
---------- Begin Simulation Statistics ----------
final_tick                                 1872416000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199040                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715700                       # Number of bytes of host memory used
host_op_rate                                   199106                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.91                       # Real time elapsed on the host
host_tick_rate                              110709399                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3366325                       # Number of instructions simulated
sim_ops                                       3367447                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001872                       # Number of seconds simulated
sim_ticks                                  1872416000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.583515                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  116683                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               117171                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12418                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            144459                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              187                       # Number of indirect misses.
system.cpu.branchPred.lookups                  148617                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         8836                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong          222                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         1216                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         3669                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           37                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           20                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         2643                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         3520                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        11590                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         7712                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        15139                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         5311                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         3734                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         4307                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         1629                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         3376                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1775                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         1552                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         2729                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         3070                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         2543                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1330                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19         1062                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         1828                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1603                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24         2076                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26         3548                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         3154                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         4676                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          726                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         4676                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect         3664                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          210                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          668                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          984                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          419                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        13187                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         8891                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         5972                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        14566                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         2601                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         5527                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         2646                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         2518                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         1121                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         2576                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         2960                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         2250                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1643                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20         2399                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1098                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1354                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26         1282                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         2758                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         7811                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        72461                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         3553                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         3418                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                     229                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect         7669                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong           15                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted           74                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  14117311                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   316303                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             12256                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     104289                       # Number of branches committed
system.cpu.commit.bw_lim_events                 79047                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          923560                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3366325                       # Number of instructions committed
system.cpu.commit.committedOps                3367447                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3602035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.934873                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.214604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1057218     29.35%     29.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2251992     62.52%     91.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       162452      4.51%     96.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49847      1.38%     97.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          309      0.01%     97.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          338      0.01%     97.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          116      0.00%     97.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          716      0.02%     97.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        79047      2.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3602035                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  123                       # Number of function calls committed.
system.cpu.commit.int_insts                   3263471                       # Number of committed integer instructions.
system.cpu.commit.loads                       1038149                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1444067     42.88%     42.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          100003      2.97%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     45.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1038149     30.83%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         785228     23.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3367447                       # Class of committed instruction
system.cpu.commit.refs                        1823377                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3366325                       # Number of Instructions Simulated
system.cpu.committedOps                       3367447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.112440                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.112440                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2952264                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   168                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               103791                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4374401                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   201224                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    110067                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12697                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   656                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                446777                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      148617                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    373746                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3319363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   810                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4836227                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            16                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   25722                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.039686                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             390773                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             116934                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.291440                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3723029                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.299596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.686164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2877230     77.28%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    56577      1.52%     78.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   122716      3.30%     82.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    27964      0.75%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    71915      1.93%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    47047      1.26%     86.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    88695      2.38%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    49611      1.33%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   381274     10.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3723029                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           21804                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12793                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   107789                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.956136                       # Inst execution rate
system.cpu.iew.exec_refs                      1970341                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     844087                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  110194                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1327085                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               172                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1008866                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4290992                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1126254                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12316                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3580569                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     42                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   107                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12697                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   153                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           783334                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          198                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          540                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       288936                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       223638                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            540                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7096                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5697                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3178225                       # num instructions consuming a value
system.cpu.iew.wb_count                       3578876                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.824097                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2619166                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.955684                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3579600                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4607525                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2572934                       # number of integer regfile writes
system.cpu.ipc                               0.898925                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.898925                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1510445     42.04%     42.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100025      2.78%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     44.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1138068     31.68%     76.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              844345     23.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3592885                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         606                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000169                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      10      1.65%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    501     82.67%     84.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    95     15.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3593489                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10909449                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3578876                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5215027                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4290948                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3592885                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  44                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          923544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                44                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3439070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3723029                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.965044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.760935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              979161     26.30%     26.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2048956     55.03%     81.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              548615     14.74%     96.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              140821      3.78%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4289      0.12%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 564      0.02%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 232      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 260      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 131      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3723029                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.959425                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1184998                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           895431                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1327085                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1008866                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4313537                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.numCycles                          3744833                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1350420                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2734888                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1607277                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   277812                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3415                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21036935                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4335835                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3503473                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    477436                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1977                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12697                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1603388                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   768585                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          5664265                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1276                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2591194                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      7813865                       # The number of ROB reads
system.cpu.rob.rob_writes                     8703039                       # The number of ROB writes
system.cpu.timesIdled                             210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           460                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          664                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                403                       # Transaction distribution
system.membus.trans_dist::ReadExReq                56                       # Transaction distribution
system.membus.trans_dist::ReadExResp               56                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               460                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     460    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 460                       # Request fanout histogram
system.membus.reqLayer0.occupancy              566000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2422250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               475                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               56                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              56                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          122                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        30976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        11392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  42368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              533                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082552                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.275462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    489     91.74%     91.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     44      8.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                533                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             463000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            270992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   47                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   17                       # number of demand (read+write) hits
system.l2.demand_hits::total                       64                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  47                       # number of overall hits
system.l2.overall_hits::.cpu.data                  17                       # number of overall hits
system.l2.overall_hits::total                      64                       # number of overall hits
system.l2.demand_misses::.cpu.inst                308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                161                       # number of demand (read+write) misses
system.l2.demand_misses::total                    469                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               308                       # number of overall misses
system.l2.overall_misses::.cpu.data               161                       # number of overall misses
system.l2.overall_misses::total                   469                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23263500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     13569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         36832500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23263500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     13569000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        36832500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  533                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 533                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.867606                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.904494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879925                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.867606                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.904494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879925                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75530.844156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84279.503106                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78534.115139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75530.844156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84279.503106                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78534.115139                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              461                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11489500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31693000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11489500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31693000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.867606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.859551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.867606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.859551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65595.779221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75094.771242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68748.373102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65595.779221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75094.771242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68748.373102                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              120                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          120                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  56                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                56                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89241.071429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89241.071429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4437500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4437500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79241.071429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79241.071429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 47                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23263500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23263500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.867606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.867606                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75530.844156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75530.844156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20203500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20203500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.867606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.867606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65595.779221                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65595.779221                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8571500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8571500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81633.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81633.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7052000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.795082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.795082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72701.030928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72701.030928                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   406.300230                       # Cycle average of tags in use
system.l2.tags.total_refs                         643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.400871                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       265.830158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       140.470072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.008112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012399                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.014008                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5683                       # Number of tag accesses
system.l2.tags.data_accesses                     5683                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          19584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              29376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19584                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 459                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10459214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5229607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15688821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10459214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10459214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10459214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5229607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15688821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000555500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         460                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       460                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4227250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12852250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9189.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27939.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      376                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   460                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           76                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.052632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   253.149933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.926192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           14     18.42%     18.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21     27.63%     46.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13     17.11%     63.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      7.89%     71.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      6.58%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      5.26%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      5.26%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9     11.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           76                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  29440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   29440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        15.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     15.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1872402000                       # Total gap between requests
system.mem_ctrls.avgGap                    4070439.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10493394.630253106356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5229607.095859039575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7672000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5180250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24990.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33857.84                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               192780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1263780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     147513600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         37321890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        687578880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          873962010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.756324                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1787213500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     62400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     22802500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               197340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2013480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     147513600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         38402040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        686669280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          875195580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.415136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1784858500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     62400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     25157500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       373266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           373266                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       373266                       # number of overall hits
system.cpu.icache.overall_hits::total          373266                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          480                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            480                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          480                       # number of overall misses
system.cpu.icache.overall_misses::total           480                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31184000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31184000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31184000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31184000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       373746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       373746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       373746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       373746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001284                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001284                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001284                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001284                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64966.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64966.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64966.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64966.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          284                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          131                       # number of writebacks
system.cpu.icache.writebacks::total               131                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          125                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24315500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24315500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24315500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24315500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000950                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000950                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000950                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000950                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68494.366197                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68494.366197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68494.366197                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68494.366197                       # average overall mshr miss latency
system.cpu.icache.replacements                    131                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       373266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          373266                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          480                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           480                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31184000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31184000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       373746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       373746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64966.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64966.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24315500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24315500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000950                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68494.366197                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68494.366197                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           209.198392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              373619                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1058.410765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   209.198392                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.817181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.817181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            747845                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           747845                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1127141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1127141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1127141                       # number of overall hits
system.cpu.dcache.overall_hits::total         1127141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          709                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            709                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          709                       # number of overall misses
system.cpu.dcache.overall_misses::total           709                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50894998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50894998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50894998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50894998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1127850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1127850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1127850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1127850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000629                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000629                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000629                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71784.200282                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71784.200282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71784.200282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71784.200282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          531                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          531                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14040998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14040998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14040998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14040998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000158                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000158                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000158                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000158                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78882.011236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78882.011236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78882.011236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78882.011236                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       342439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          342439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       342683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       342683                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62721.311475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62721.311475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73413.934426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73413.934426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       784702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         784702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35590998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35590998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       785167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       785167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76539.780645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76539.780645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5084498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5084498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90794.607143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90794.607143                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data         2500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total         2500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data         2500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         2500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           161.357042                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1127346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6333.404494                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            161000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   161.357042                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.157575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.157575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2255934                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2255934                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1872416000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1872416000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
