Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Dec  5 11:28:31 2024
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.109        0.000                      0                   43        0.225        0.000                      0                   43        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.109        0.000                      0                   43        0.225        0.000                      0                   43        9.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.307%)  route 2.725ns (76.693%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.638    -2.381    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=42, routed)          1.339    -0.586    vga_sync_unit/pixel_x[0]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.124    -0.462 f  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=6, routed)           0.692     0.231    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     0.355 r  vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     0.513    vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     0.637 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.535     1.172    vga_sync_unit/v_count_reg0
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    17.281    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.307%)  route 2.725ns (76.693%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.638    -2.381    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=42, routed)          1.339    -0.586    vga_sync_unit/pixel_x[0]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.124    -0.462 f  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=6, routed)           0.692     0.231    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     0.355 r  vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     0.513    vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     0.637 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.535     1.172    vga_sync_unit/v_count_reg0
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    17.281    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.307%)  route 2.725ns (76.693%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.638    -2.381    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=42, routed)          1.339    -0.586    vga_sync_unit/pixel_x[0]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.124    -0.462 f  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=6, routed)           0.692     0.231    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     0.355 r  vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     0.513    vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     0.637 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.535     1.172    vga_sync_unit/v_count_reg0
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    17.281    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.307%)  route 2.725ns (76.693%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.638    -2.381    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=42, routed)          1.339    -0.586    vga_sync_unit/pixel_x[0]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.124    -0.462 f  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=6, routed)           0.692     0.231    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     0.355 r  vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     0.513    vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     0.637 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.535     1.172    vga_sync_unit/v_count_reg0
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    17.281    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.307%)  route 2.725ns (76.693%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.638    -2.381    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=42, routed)          1.339    -0.586    vga_sync_unit/pixel_x[0]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.124    -0.462 f  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=6, routed)           0.692     0.231    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     0.355 r  vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     0.513    vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     0.637 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.535     1.172    vga_sync_unit/v_count_reg0
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    17.281    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.307%)  route 2.725ns (76.693%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.638    -2.381    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=42, routed)          1.339    -0.586    vga_sync_unit/pixel_x[0]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.124    -0.462 f  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=6, routed)           0.692     0.231    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     0.355 r  vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     0.513    vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     0.637 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.535     1.172    vga_sync_unit/v_count_reg0
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    17.281    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.307%)  route 2.725ns (76.693%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.638    -2.381    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=42, routed)          1.339    -0.586    vga_sync_unit/pixel_x[0]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.124    -0.462 f  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=6, routed)           0.692     0.231    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     0.355 r  vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     0.513    vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     0.637 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.535     1.172    vga_sync_unit/v_count_reg0
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    17.281    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.071ns (29.513%)  route 2.558ns (70.487%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.637    -2.382    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.419    -1.963 f  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          1.012    -0.950    vga_sync_unit/p_0_in__0[3]
    SLICE_X1Y41          LUT5 (Prop_lut5_I0_O)        0.325    -0.625 r  vga_sync_unit/v_count_reg[8]_i_2/O
                         net (fo=4, routed)           0.731     0.105    vga_sync_unit/v_count_reg[8]_i_2_n_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I0_O)        0.327     0.432 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.815     1.247    vga_sync_unit/p_0_in__1[8]
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.408    17.596    
                         clock uncertainty           -0.108    17.489    
    SLICE_X0Y42          FDCE (Setup_fdce_C_D)       -0.105    17.384    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.384    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                 16.136    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.320ns (35.170%)  route 2.433ns (64.830%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.382ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.637    -2.382    vga_sync_unit/CLK
    SLICE_X0Y41          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.456    -1.926 f  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           1.125    -0.800    vga_sync_unit/p_0_in__0[1]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.154    -0.646 r  vga_sync_unit/v_count_reg[8]_i_2/O
                         net (fo=4, routed)           0.731     0.084    vga_sync_unit/v_count_reg[8]_i_2_n_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I0_O)        0.352     0.436 r  vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.578     1.014    vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.358     1.372 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.372    vga_sync_unit/p_0_in__1[9]
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X1Y42          FDCE (Setup_fdce_C_D)        0.075    17.561    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.561    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.298ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.828ns (24.618%)  route 2.535ns (75.382%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 18.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.638    -2.381    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.925 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=42, routed)          1.339    -0.586    vga_sync_unit/pixel_x[0]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.124    -0.462 f  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=6, routed)           0.692     0.231    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I5_O)        0.124     0.355 r  vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.158     0.513    vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X0Y40          LUT2 (Prop_lut2_I0_O)        0.124     0.637 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.346     0.983    vga_sync_unit/v_count_reg0
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    18.005    vga_sync_unit/CLK
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.411    17.593    
                         clock uncertainty           -0.108    17.486    
    SLICE_X0Y42          FDCE (Setup_fdce_C_CE)      -0.205    17.281    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.281    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                 16.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          0.143    -0.251    vga_sync_unit/pixel_x[6]
    SLICE_X0Y40          LUT6 (Prop_lut6_I3_O)        0.045    -0.206 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    vga_sync_unit/p_0_in[8]
    SLICE_X0Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X0Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.219    -0.522    
    SLICE_X0Y40          FDCE (Hold_fdce_C_D)         0.091    -0.431    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.431%)  route 0.156ns (45.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.534    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.156    -0.238    vga_sync_unit/pixel_x[5]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.045    -0.193 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga_sync_unit/h_sync_reg_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y41          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.091    -0.428    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (59.897%)  route 0.151ns (40.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 f  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.151    -0.256    vga_sync_unit/p_0_in__0[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.098    -0.158 r  vga_sync_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.158    vga_sync_unit/v_sync_reg_i_1_n_0
    SLICE_X2Y42          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X2Y42          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.120    -0.399    vga_sync_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.142%)  route 0.171ns (47.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X0Y41          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.171    -0.224    vga_sync_unit/p_0_in__0[4]
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.045    -0.179 r  vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    vga_sync_unit/p_0_in__1[5]
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.092    -0.427    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.202    vga_sync_unit/p_0_in__0[0]
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.043    -0.159 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_sync_unit/p_0_in__1[3]
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.107    -0.428    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          0.203    -0.192    vga_sync_unit/pixel_x[6]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.042    -0.150 r  vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    vga_sync_unit/p_0_in[7]
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X1Y40          FDCE (Hold_fdce_C_D)         0.107    -0.428    vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.813%)  route 0.203ns (52.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X0Y41          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.203    -0.191    vga_sync_unit/p_0_in__0[1]
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.045    -0.146 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_sync_unit/p_0_in__1[2]
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.092    -0.427    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.183ns (47.094%)  route 0.206ns (52.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.206    -0.189    vga_sync_unit/p_0_in__0[5]
    SLICE_X1Y42          LUT4 (Prop_lut4_I2_O)        0.042    -0.147 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_sync_unit/p_0_in__1[7]
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.107    -0.428    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.417%)  route 0.190ns (50.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.595    -0.534    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.190    -0.203    vga_sync_unit/pixel_x[5]
    SLICE_X1Y43          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    vga_sync_unit/p_0_in[5]
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.303    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.232    -0.534    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.092    -0.442    vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.394 f  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.190    -0.204    vga_sync_unit/p_0_in__0[0]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.045    -0.159 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    vga_sync_unit/p_0_in__1[0]
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.232    -0.535    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.091    -0.444    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X1Y43     vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X2Y40     vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X3Y42     vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X1Y43     vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y43     vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y43     vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y40     vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y40     vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y42     vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y42     vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y43     vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y43     vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y40     vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y40     vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y42     vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X3Y42     vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y40     vga_sync_unit/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.472ns  (logic 9.258ns (41.200%)  route 13.213ns (58.800%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.593    13.885    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124    14.009 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.585    16.594    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    20.089 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.089    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.337ns  (logic 9.266ns (41.485%)  route 13.070ns (58.515%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.593    13.885    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124    14.009 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.441    16.451    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.954 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.954    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.208ns  (logic 9.288ns (41.822%)  route 12.920ns (58.178%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.593    13.885    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124    14.009 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.291    16.301    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.825 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.825    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.188ns  (logic 9.265ns (41.760%)  route 12.922ns (58.240%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.423    13.715    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124    13.839 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.463    16.303    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.805 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.805    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.061ns  (logic 9.282ns (42.074%)  route 12.779ns (57.926%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.423    13.715    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124    13.839 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.320    16.159    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.678 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.678    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.054ns  (logic 9.287ns (42.110%)  route 12.767ns (57.890%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.593    13.885    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124    14.009 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.138    16.147    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    19.671 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.671    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.906ns  (logic 9.292ns (42.419%)  route 12.614ns (57.581%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.593    13.885    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124    14.009 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           1.985    15.994    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.523 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.523    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.841ns  (logic 9.293ns (42.550%)  route 12.548ns (57.450%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.423    13.715    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124    13.839 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.089    15.928    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    19.459 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.459    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.768ns  (logic 9.284ns (42.648%)  route 12.485ns (57.352%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.423    13.715    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.124    13.839 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.026    15.865    vgaBlue_OBUF[2]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.386 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.386    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.732ns  (logic 9.268ns (42.649%)  route 12.464ns (57.351%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.636    -2.383    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.927 f  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=31, routed)          1.850    -0.077    vga_sync_unit/pixel_x[4]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.124     0.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_75/O
                         net (fo=34, routed)          1.011     1.059    vga_sync_unit/vgaRed_OBUF[3]_inst_i_75_n_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.152     1.211 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_72/O
                         net (fo=15, routed)          1.340     2.550    vga_sync_unit/vgaRed_OBUF[3]_inst_i_126_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.348     2.898 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_105/O
                         net (fo=4, routed)           0.971     3.869    vga_sync_unit/vgaRed_OBUF[3]_inst_i_105_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_108/O
                         net (fo=1, routed)           0.000     3.993    vga_sync_unit/vgaRed_OBUF[3]_inst_i_108_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.394 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000     4.394    vga_sync_unit/vgaRed_OBUF[3]_inst_i_82_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     4.508    vga_sync_unit/vgaRed_OBUF[3]_inst_i_66_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.730 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_71/O[0]
                         net (fo=2, routed)           0.606     5.336    vga_sync_unit/vgaRed_OBUF[3]_inst_i_71_n_7
    SLICE_X6Y42          LUT6 (Prop_lut6_I0_O)        0.299     5.635 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_46/O
                         net (fo=2, routed)           0.799     6.434    vga_sync_unit/vgaRed_OBUF[3]_inst_i_46_n_0
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     6.558 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           0.000     6.558    vga_sync_unit/vgaRed_OBUF[3]_inst_i_50_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.164 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_23/O[3]
                         net (fo=3, routed)           1.104     8.268    vga_sync_unit/vgaRed_OBUF[3]_inst_i_23_n_4
    SLICE_X6Y39          LUT1 (Prop_lut1_I0_O)        0.306     8.574 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_79/O
                         net (fo=1, routed)           0.000     8.574    vga_sync_unit/vgaRed_OBUF[3]_inst_i_79_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.107 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     9.107    vga_sync_unit/vgaRed_OBUF[3]_inst_i_54_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.430 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_38/O[1]
                         net (fo=3, routed)           0.579    10.009    vga_sync_unit/vgaRed_OBUF[3]_inst_i_38_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.306    10.315 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_135/O
                         net (fo=1, routed)           0.529    10.844    vga_sync_unit/vgaRed_OBUF[3]_inst_i_135_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.351 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_113_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.465 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.465    vga_sync_unit/vgaRed_OBUF[3]_inst_i_96_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.579 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_80/CO[3]
                         net (fo=1, routed)           0.000    11.579    vga_sync_unit/vgaRed_OBUF[3]_inst_i_80_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.693 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.693    vga_sync_unit/vgaRed_OBUF[3]_inst_i_61_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.807 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_41_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.921 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.248    13.168    vga_sync_unit/vgaRed_OBUF[3]_inst_i_22_n_0
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.124    13.292 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.593    13.885    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.124    14.009 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           1.835    15.844    vgaBlue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    19.350 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.350    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.339ns (72.655%)  route 0.504ns (27.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y41          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.504     0.110    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.307 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.307    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.368ns (73.346%)  route 0.497ns (26.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X2Y42          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.497     0.126    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.330 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.330    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.447ns (73.593%)  route 0.519ns (26.407%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.192    -0.216    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.099    -0.117 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.328     0.211    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.431 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.431    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.434ns (70.892%)  route 0.589ns (29.108%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.192    -0.216    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.099    -0.117 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.397     0.280    vgaBlue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.487 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.487    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.452ns (71.659%)  route 0.574ns (28.341%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.193    -0.215    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y44          LUT6 (Prop_lut6_I3_O)        0.099    -0.116 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.381     0.266    vgaBlue_OBUF[2]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.490 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.490    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.457ns (69.099%)  route 0.652ns (30.901%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.192    -0.216    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.099    -0.117 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.460     0.343    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.573 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.573    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.449ns (67.657%)  route 0.693ns (32.343%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.193    -0.215    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y44          LUT6 (Prop_lut6_I3_O)        0.099    -0.116 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.500     0.384    vgaBlue_OBUF[2]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.606 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.606    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.458ns (67.136%)  route 0.714ns (32.864%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.193    -0.215    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y44          LUT6 (Prop_lut6_I3_O)        0.099    -0.116 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.521     0.406    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.637 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.637    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.452ns (66.820%)  route 0.721ns (33.180%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.192    -0.216    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.099    -0.117 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.529     0.413    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.637 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.637    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.453ns (64.768%)  route 0.790ns (35.232%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.128    -0.407 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.192    -0.216    vga_sync_unit/p_0_in__0[9]
    SLICE_X1Y44          LUT5 (Prop_lut5_I2_O)        0.099    -0.117 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.598     0.482    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.708 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.708    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.725ns  (logic 1.441ns (38.688%)  route 2.284ns (61.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.284     3.725    vga_sync_unit/reset
    SLICE_X0Y42          FDCE                                         f  vga_sync_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    -1.995    vga_sync_unit/CLK
    SLICE_X0Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.441ns (38.734%)  route 2.280ns (61.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.280     3.721    vga_sync_unit/reset
    SLICE_X1Y42          FDCE                                         f  vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    -1.995    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.441ns (38.734%)  route 2.280ns (61.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.280     3.721    vga_sync_unit/reset
    SLICE_X1Y42          FDCE                                         f  vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    -1.995    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.441ns (38.734%)  route 2.280ns (61.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.280     3.721    vga_sync_unit/reset
    SLICE_X1Y42          FDCE                                         f  vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    -1.995    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.441ns (38.734%)  route 2.280ns (61.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.280     3.721    vga_sync_unit/reset
    SLICE_X1Y42          FDCE                                         f  vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    -1.995    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.441ns (38.734%)  route 2.280ns (61.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.280     3.721    vga_sync_unit/reset
    SLICE_X1Y42          FDCE                                         f  vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    -1.995    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.441ns (38.734%)  route 2.280ns (61.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.280     3.721    vga_sync_unit/reset
    SLICE_X1Y42          FDCE                                         f  vga_sync_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    -1.995    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.721ns  (logic 1.441ns (38.734%)  route 2.280ns (61.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.280     3.721    vga_sync_unit/reset
    SLICE_X1Y42          FDCE                                         f  vga_sync_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.518    -1.995    vga_sync_unit/CLK
    SLICE_X1Y42          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 1.441ns (39.948%)  route 2.167ns (60.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.167     3.608    vga_sync_unit/reset
    SLICE_X1Y43          FDCE                                         f  vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.519    -1.994    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 1.441ns (39.948%)  route 2.167ns (60.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.167     3.608    vga_sync_unit/reset
    SLICE_X1Y43          FDCE                                         f  vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.519    -1.994    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.100%)  route 0.698ns (76.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.698     0.907    vga_sync_unit/reset
    SLICE_X3Y42          FDCE                                         f  vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X3Y42          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.210ns (23.100%)  route 0.698ns (76.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.698     0.907    vga_sync_unit/reset
    SLICE_X2Y42          FDCE                                         f  vga_sync_unit/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X2Y42          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.210ns (21.627%)  route 0.759ns (78.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.759     0.969    vga_sync_unit/reset
    SLICE_X2Y40          FDCE                                         f  vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X2Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.210ns (19.705%)  route 0.854ns (80.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.854     1.063    vga_sync_unit/reset
    SLICE_X1Y40          FDCE                                         f  vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.210ns (19.705%)  route 0.854ns (80.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.854     1.063    vga_sync_unit/reset
    SLICE_X1Y40          FDCE                                         f  vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.210ns (19.705%)  route 0.854ns (80.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.854     1.063    vga_sync_unit/reset
    SLICE_X1Y40          FDCE                                         f  vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.210ns (19.705%)  route 0.854ns (80.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.854     1.063    vga_sync_unit/reset
    SLICE_X1Y40          FDCE                                         f  vga_sync_unit/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.865    -0.304    vga_sync_unit/CLK
    SLICE_X1Y40          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.210ns (19.670%)  route 0.856ns (80.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.065    vga_sync_unit/reset
    SLICE_X1Y43          FDCE                                         f  vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.303    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.210ns (19.670%)  route 0.856ns (80.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.065    vga_sync_unit/reset
    SLICE_X1Y43          FDCE                                         f  vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.303    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.210ns (19.670%)  route 0.856ns (80.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.856     1.065    vga_sync_unit/reset
    SLICE_X1Y43          FDCE                                         f  vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.866    -0.303    vga_sync_unit/CLK
    SLICE_X1Y43          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C





