Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar 21 12:06:52 2020
| Host         : dumevm running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.175        0.000                      0                   37        0.164        0.000                      0                   37       49.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             94.175        0.000                      0                   37        0.164        0.000                      0                   37       49.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack       94.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.175ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wz_bit_reg/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.919ns (34.510%)  route 3.642ns (65.490%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.690     9.277    wz_offset[1]_i_2_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.401 r  wz_offset[3]_i_3/O
                         net (fo=1, routed)           0.565     9.966    wz_offset[3]_i_3_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124    10.090 r  wz_offset[3]_i_1/O
                         net (fo=5, routed)           0.556    10.645    wz_offset[3]_i_1_n_0
    SLICE_X1Y111         FDCE                                         r  wz_bit_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.729   104.720    i_clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  wz_bit_reg/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X1Y111         FDCE (Setup_fdce_C_CE)      -0.205   104.820    wz_bit_reg
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 94.175    

Slack (MET) :             94.175ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wz_offset_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.919ns (34.510%)  route 3.642ns (65.490%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.690     9.277    wz_offset[1]_i_2_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.401 r  wz_offset[3]_i_3/O
                         net (fo=1, routed)           0.565     9.966    wz_offset[3]_i_3_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124    10.090 r  wz_offset[3]_i_1/O
                         net (fo=5, routed)           0.556    10.645    wz_offset[3]_i_1_n_0
    SLICE_X0Y111         FDPE                                         r  wz_offset_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.729   104.720    i_clk_IBUF_BUFG
    SLICE_X0Y111         FDPE                                         r  wz_offset_reg[0]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X0Y111         FDPE (Setup_fdpe_C_CE)      -0.205   104.820    wz_offset_reg[0]
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 94.175    

Slack (MET) :             94.175ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wz_offset_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.919ns (34.510%)  route 3.642ns (65.490%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.690     9.277    wz_offset[1]_i_2_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.401 r  wz_offset[3]_i_3/O
                         net (fo=1, routed)           0.565     9.966    wz_offset[3]_i_3_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124    10.090 r  wz_offset[3]_i_1/O
                         net (fo=5, routed)           0.556    10.645    wz_offset[3]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  wz_offset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.729   104.720    i_clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  wz_offset_reg[1]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X0Y111         FDCE (Setup_fdce_C_CE)      -0.205   104.820    wz_offset_reg[1]
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 94.175    

Slack (MET) :             94.175ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wz_offset_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.919ns (34.510%)  route 3.642ns (65.490%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.690     9.277    wz_offset[1]_i_2_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.401 r  wz_offset[3]_i_3/O
                         net (fo=1, routed)           0.565     9.966    wz_offset[3]_i_3_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124    10.090 r  wz_offset[3]_i_1/O
                         net (fo=5, routed)           0.556    10.645    wz_offset[3]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  wz_offset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.729   104.720    i_clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  wz_offset_reg[2]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X0Y111         FDCE (Setup_fdce_C_CE)      -0.205   104.820    wz_offset_reg[2]
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 94.175    

Slack (MET) :             94.175ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wz_offset_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.919ns (34.510%)  route 3.642ns (65.490%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.690     9.277    wz_offset[1]_i_2_n_0
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.124     9.401 r  wz_offset[3]_i_3/O
                         net (fo=1, routed)           0.565     9.966    wz_offset[3]_i_3_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.124    10.090 r  wz_offset[3]_i_1/O
                         net (fo=5, routed)           0.556    10.645    wz_offset[3]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  wz_offset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.729   104.720    i_clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  wz_offset_reg[3]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X0Y111         FDCE (Setup_fdce_C_CE)      -0.205   104.820    wz_offset_reg[3]
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                 94.175    

Slack (MET) :             94.328ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wz_bit_reg/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.823ns (34.399%)  route 3.477ns (65.601%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.690     9.277    wz_offset[1]_i_2_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I3_O)        0.152     9.429 r  wz_bit_i_1/O
                         net (fo=1, routed)           0.956    10.384    wz_bit_next
    SLICE_X1Y111         FDCE                                         r  wz_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.729   104.720    i_clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  wz_bit_reg/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)       -0.313   104.712    wz_bit_reg
  -------------------------------------------------------------------
                         required time                        104.712    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 94.328    

Slack (MET) :             94.849ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wz_offset_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.791ns (36.989%)  route 3.051ns (63.011%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.593     9.180    wz_offset[1]_i_2_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I4_O)        0.120     9.300 r  wz_offset[0]_i_1/O
                         net (fo=1, routed)           0.627     9.927    wz_offset_next[0]
    SLICE_X0Y111         FDPE                                         r  wz_offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.729   104.720    i_clk_IBUF_BUFG
    SLICE_X0Y111         FDPE                                         r  wz_offset_reg[0]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X0Y111         FDPE (Setup_fdpe_C_D)       -0.250   104.775    wz_offset_reg[0]
  -------------------------------------------------------------------
                         required time                        104.775    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                 94.849    

Slack (MET) :             94.946ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_pres_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 1.919ns (38.205%)  route 3.104ns (61.795%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 104.719 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 r  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 r  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.303     8.889    wz_offset[1]_i_2_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.124     9.013 r  FSM_sequential_pres_state[2]_i_2/O
                         net (fo=6, routed)           0.970     9.984    FSM_sequential_pres_state[2]_i_2_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.124    10.108 r  FSM_sequential_pres_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.108    FSM_sequential_pres_state[1]_i_1_n_0
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.728   104.719    i_clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[1]/C
                         clock pessimism              0.340   105.060    
                         clock uncertainty           -0.035   105.024    
    SLICE_X3Y112         FDCE (Setup_fdce_C_D)        0.029   105.053    FSM_sequential_pres_state_reg[1]
  -------------------------------------------------------------------
                         required time                        105.053    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 94.946    

Slack (MET) :             95.429ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_sequential_pres_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 1.919ns (42.250%)  route 2.623ns (57.750%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 104.719 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.303     8.889    wz_offset[1]_i_2_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.124     9.013 f  FSM_sequential_pres_state[2]_i_2/O
                         net (fo=6, routed)           0.489     9.503    FSM_sequential_pres_state[2]_i_2_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I1_O)        0.124     9.627 r  FSM_sequential_pres_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.627    FSM_sequential_pres_state[2]_i_1_n_0
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.728   104.719    i_clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[2]/C
                         clock pessimism              0.340   105.060    
                         clock uncertainty           -0.035   105.024    
    SLICE_X3Y112         FDCE (Setup_fdce_C_D)        0.031   105.055    FSM_sequential_pres_state_reg[2]
  -------------------------------------------------------------------
                         required time                        105.055    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 95.429    

Slack (MET) :             95.454ns  (required time - arrival time)
  Source:                 target_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            wz_offset_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sysClk rise@100.000ns - sysClk rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 1.919ns (42.496%)  route 2.597ns (57.504%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.847     5.085    i_clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  target_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  target_address_reg[1]/Q
                         net (fo=5, routed)           0.817     6.358    target_address_reg_n_0_[1]
    SLICE_X1Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.482 r  wz_offset[3]_i_9/O
                         net (fo=1, routed)           0.000     6.482    wz_offset[3]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.032 r  wz_offset_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.032    wz_offset_reg[3]_i_5_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.271 f  wz_offset_reg[1]_i_3/O[2]
                         net (fo=1, routed)           1.014     8.285    COUNT[6]
    SLICE_X0Y112         LUT6 (Prop_lut6_I0_O)        0.302     8.587 f  wz_offset[1]_i_2/O
                         net (fo=6, routed)           0.593     9.180    wz_offset[1]_i_2_n_0
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.124     9.304 r  wz_offset[3]_i_4/O
                         net (fo=2, routed)           0.173     9.476    wz_offset[3]_i_4_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I0_O)        0.124     9.600 r  wz_offset[2]_i_1/O
                         net (fo=1, routed)           0.000     9.600    wz_offset_next[2]
    SLICE_X0Y111         FDCE                                         r  wz_offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)   100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.729   104.720    i_clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  wz_offset_reg[2]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.029   105.054    wz_offset_reg[2]
  -------------------------------------------------------------------
                         required time                        105.054    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 95.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 target_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.248%)  route 0.083ns (30.752%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  target_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  target_address_reg[5]/Q
                         net (fo=5, routed)           0.083     1.812    target_address_reg_n_0_[5]
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.045     1.857 r  o_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.857    o_data_next[5]
    SLICE_X0Y113         FDRE                                         r  o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.924     2.113    i_clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  o_data_reg[5]/C
                         clock pessimism             -0.512     1.601    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.092     1.693    o_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FSM_sequential_pres_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.496%)  route 0.138ns (42.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.653     1.590    i_clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  FSM_sequential_pres_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.731 r  FSM_sequential_pres_state_reg[0]/Q
                         net (fo=21, routed)          0.138     1.869    pres_state[0]
    SLICE_X2Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.914 r  o_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    o_address_next[2]
    SLICE_X2Y111         FDRE                                         r  o_address_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.927     2.116    i_clk_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  o_address_reg_reg[2]/C
                         clock pessimism             -0.513     1.603    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.121     1.724    o_address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_sequential_pres_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.348%)  route 0.144ns (43.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  FSM_sequential_pres_state_reg[2]/Q
                         net (fo=22, routed)          0.144     1.874    pres_state[2]
    SLICE_X2Y112         LUT5 (Prop_lut5_I3_O)        0.045     1.919 r  o_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.919    o_data_next[1]
    SLICE_X2Y112         FDRE                                         r  o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  o_data_reg[1]/C
                         clock pessimism             -0.512     1.602    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     1.723    o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_sequential_pres_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  FSM_sequential_pres_state_reg[1]/Q
                         net (fo=11, routed)          0.143     1.874    pres_state[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  o_address_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.919    o_address_next[3]
    SLICE_X2Y112         FDRE                                         r  o_address_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  o_address_reg_reg[3]/C
                         clock pessimism             -0.512     1.602    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120     1.722    o_address_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 FSM_sequential_pres_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  FSM_sequential_pres_state_reg[2]/Q
                         net (fo=22, routed)          0.146     1.876    pres_state[2]
    SLICE_X2Y112         LUT5 (Prop_lut5_I3_O)        0.045     1.921 r  o_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.921    o_data_next[2]
    SLICE_X2Y112         FDRE                                         r  o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  o_data_reg[2]/C
                         clock pessimism             -0.512     1.602    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     1.723    o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_sequential_pres_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  FSM_sequential_pres_state_reg[1]/Q
                         net (fo=11, routed)          0.147     1.878    pres_state[1]
    SLICE_X2Y112         LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  o_address_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    o_address_next[0]
    SLICE_X2Y112         FDRE                                         r  o_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  o_address_reg_reg[0]/C
                         clock pessimism             -0.512     1.602    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     1.723    o_address_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 target_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.350%)  route 0.176ns (48.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  target_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  target_address_reg[4]/Q
                         net (fo=5, routed)           0.176     1.905    target_address_reg_n_0_[4]
    SLICE_X2Y113         LUT5 (Prop_lut5_I0_O)        0.045     1.950 r  o_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.950    o_data_next[4]
    SLICE_X2Y113         FDRE                                         r  o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.924     2.113    i_clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  o_data_reg[4]/C
                         clock pessimism             -0.510     1.603    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.120     1.723    o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 target_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.704%)  route 0.160ns (46.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.651     1.588    i_clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  target_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  target_address_reg[6]/Q
                         net (fo=5, routed)           0.160     1.889    target_address_reg_n_0_[6]
    SLICE_X0Y113         LUT5 (Prop_lut5_I0_O)        0.045     1.934 r  o_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.934    o_data_next[6]
    SLICE_X0Y113         FDRE                                         r  o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.924     2.113    i_clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  o_data_reg[6]/C
                         clock pessimism             -0.512     1.601    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.092     1.693    o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 FSM_sequential_pres_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_we_reg/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.470%)  route 0.185ns (49.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.653     1.590    i_clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  FSM_sequential_pres_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.731 f  FSM_sequential_pres_state_reg[0]/Q
                         net (fo=21, routed)          0.185     1.917    pres_state[0]
    SLICE_X0Y112         LUT2 (Prop_lut2_I1_O)        0.048     1.965 r  o_we_i_1/O
                         net (fo=1, routed)           0.000     1.965    o_we_next
    SLICE_X0Y112         FDCE                                         r  o_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.925     2.114    i_clk_IBUF_BUFG
    SLICE_X0Y112         FDCE                                         r  o_we_reg/C
                         clock pessimism             -0.510     1.604    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.107     1.711    o_we_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM_sequential_pres_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            o_address_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.435%)  route 0.215ns (53.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.652     1.589    i_clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  FSM_sequential_pres_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  FSM_sequential_pres_state_reg[1]/Q
                         net (fo=11, routed)          0.215     1.945    pres_state[1]
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045     1.990 r  o_address_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.990    o_address_next[1]
    SLICE_X2Y111         FDRE                                         r  o_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.927     2.116    i_clk_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  o_address_reg_reg[1]/C
                         clock pessimism             -0.510     1.606    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120     1.726    o_address_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y111   FSM_sequential_pres_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y112   FSM_sequential_pres_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y112   FSM_sequential_pres_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X3Y111   is_target_address_set_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y112   o_address_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y111   o_address_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y111   o_address_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y112   o_address_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y113   o_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y111   FSM_sequential_pres_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112   FSM_sequential_pres_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112   FSM_sequential_pres_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112   FSM_sequential_pres_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112   FSM_sequential_pres_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y111   is_target_address_set_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112   o_address_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112   o_address_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y111   o_address_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y111   o_address_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y111   FSM_sequential_pres_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X3Y111   is_target_address_set_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y111   o_address_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y111   o_address_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y113   o_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y113   o_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y113   o_data_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y113   o_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y113   o_data_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y113   o_data_reg[4]/C



