#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2626c70 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
L_0x26420c0 .functor AND 1, L_0x2671ee0, L_0x2672000, C4<1>, C4<1>;
L_0x26722a0 .functor AND 1, L_0x26420c0, L_0x2672170, C4<1>, C4<1>;
L_0x2672400 .functor AND 1, L_0x26722a0, L_0x2672360, C4<1>, C4<1>;
L_0x26726c0 .functor AND 1, L_0x2672540, L_0x26725e0, C4<1>, C4<1>;
L_0x2672210 .functor AND 1, L_0x26726c0, L_0x26727d0, C4<1>, C4<1>;
L_0x2672b40 .functor AND 1, L_0x2672210, L_0x2672a50, C4<1>, C4<1>;
L_0x2672df0 .functor AND 1, L_0x2672c50, L_0x2672cf0, C4<1>, C4<1>;
L_0x2672f50 .functor AND 1, L_0x2672df0, L_0x2672eb0, C4<1>, C4<1>;
L_0x26731c0 .functor AND 1, L_0x2672f50, L_0x26730b0, C4<1>, C4<1>;
L_0x2673150 .functor AND 1, L_0x26732d0, L_0x2673370, C4<1>, C4<1>;
L_0x2672870 .functor AND 1, L_0x2673150, L_0x2673530, C4<1>, C4<1>;
L_0x2673910 .functor AND 1, L_0x2672870, L_0x26737e0, C4<1>, C4<1>;
L_0x2673ae0 .functor AND 1, L_0x2673910, L_0x2673a40, C4<1>, C4<1>;
v0x266f880_0 .net *"_s1", 0 0, L_0x2671ee0;  1 drivers
v0x266f980_0 .net *"_s11", 0 0, L_0x2672360;  1 drivers
v0x266fa60_0 .net *"_s15", 0 0, L_0x2672540;  1 drivers
v0x266fb20_0 .net *"_s17", 0 0, L_0x26725e0;  1 drivers
v0x266fc00_0 .net *"_s18", 0 0, L_0x26726c0;  1 drivers
v0x266fce0_0 .net *"_s21", 0 0, L_0x26727d0;  1 drivers
v0x266fdc0_0 .net *"_s22", 0 0, L_0x2672210;  1 drivers
v0x266fea0_0 .net *"_s25", 0 0, L_0x2672a50;  1 drivers
v0x266ff80_0 .net *"_s29", 0 0, L_0x2672c50;  1 drivers
v0x26700f0_0 .net *"_s3", 0 0, L_0x2672000;  1 drivers
v0x26701d0_0 .net *"_s31", 0 0, L_0x2672cf0;  1 drivers
v0x26702b0_0 .net *"_s32", 0 0, L_0x2672df0;  1 drivers
v0x2670390_0 .net *"_s35", 0 0, L_0x2672eb0;  1 drivers
v0x2670470_0 .net *"_s36", 0 0, L_0x2672f50;  1 drivers
v0x2670550_0 .net *"_s39", 0 0, L_0x26730b0;  1 drivers
v0x2670630_0 .net *"_s4", 0 0, L_0x26420c0;  1 drivers
v0x2670710_0 .net *"_s43", 0 0, L_0x26732d0;  1 drivers
v0x26708c0_0 .net *"_s45", 0 0, L_0x2673370;  1 drivers
v0x2670960_0 .net *"_s46", 0 0, L_0x2673150;  1 drivers
v0x2670a40_0 .net *"_s49", 0 0, L_0x2673530;  1 drivers
v0x2670b20_0 .net *"_s50", 0 0, L_0x2672870;  1 drivers
v0x2670c00_0 .net *"_s53", 0 0, L_0x26737e0;  1 drivers
v0x2670ce0_0 .net *"_s54", 0 0, L_0x2673910;  1 drivers
v0x2670dc0_0 .net *"_s57", 0 0, L_0x2673a40;  1 drivers
v0x2670ea0_0 .net *"_s7", 0 0, L_0x2672170;  1 drivers
v0x2670f80_0 .net *"_s8", 0 0, L_0x26722a0;  1 drivers
v0x2671060_0 .var "clk", 0 0;
v0x2671100_0 .net "done", 0 0, L_0x2671e40;  1 drivers
v0x26711d0_0 .var/i "i", 31 0;
v0x2671270_0 .net "inst", 18 0, v0x266ed30_0;  1 drivers
v0x2671360_0 .var "int_fifo_full", 0 0;
v0x2671430_0 .var "k_full", 0 0;
v0x2671500_0 .net "k_full_wire", 0 0, L_0x2672b40;  1 drivers
v0x26707b0_0 .var "ld_done", 0 0;
v0x26717b0_0 .net "ld_done_wire", 0 0, L_0x26731c0;  1 drivers
v0x2671850_0 .var "ofifo_full", 0 0;
v0x26718f0_0 .var "ofifo_wr", 0 0;
v0x26719c0_0 .net "ofifo_wr_wire", 0 0, L_0x2673ae0;  1 drivers
v0x2671a60_0 .var "q_full", 0 0;
v0x2671b30_0 .net "q_full_wire", 0 0, L_0x2672400;  1 drivers
v0x2671bd0_0 .var "reset", 0 0;
v0x2671ca0_0 .var "sfp_ready", 0 0;
v0x2671d70_0 .var "start", 0 0;
L_0x2671ee0 .part v0x266ed30_0, 4, 1;
L_0x2672000 .part v0x266ed30_0, 12, 1;
L_0x2672170 .part v0x266ed30_0, 13, 1;
L_0x2672360 .part v0x266ed30_0, 14, 1;
L_0x2672540 .part v0x266ed30_0, 2, 1;
L_0x26725e0 .part v0x266ed30_0, 12, 1;
L_0x26727d0 .part v0x266ed30_0, 13, 1;
L_0x2672a50 .part v0x266ed30_0, 14, 1;
L_0x2672c50 .part v0x266ed30_0, 3, 1;
L_0x2672cf0 .part v0x266ed30_0, 12, 1;
L_0x2672eb0 .part v0x266ed30_0, 13, 1;
L_0x26730b0 .part v0x266ed30_0, 14, 1;
L_0x26732d0 .part v0x266ed30_0, 5, 1;
L_0x2673370 .part v0x266ed30_0, 7, 1;
L_0x2673530 .part v0x266ed30_0, 12, 1;
L_0x26737e0 .part v0x266ed30_0, 13, 1;
L_0x2673a40 .part v0x266ed30_0, 14, 1;
S_0x26136b0 .scope module, "DUT" "controller" 2 27, 3 1 0, S_0x2626c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 1 "q_full"
    .port_info 4 /INPUT 1 "k_full"
    .port_info 5 /INPUT 1 "ld_done"
    .port_info 6 /INPUT 1 "ofifo_wr"
    .port_info 7 /INPUT 1 "ofifo_full"
    .port_info 8 /INPUT 1 "sfp_ready"
    .port_info 9 /INPUT 1 "int_fifo_full"
    .port_info 10 /OUTPUT 19 "inst"
    .port_info 11 /OUTPUT 1 "done"
P_0x263f8e0 .param/l "EXEC" 1 3 59, C4<0100>;
P_0x263f920 .param/l "IDLE" 1 3 55, C4<0000>;
P_0x263f960 .param/l "K_LOAD" 1 3 58, C4<0011>;
P_0x263f9a0 .param/l "K_WRITE" 1 3 57, C4<0010>;
P_0x263f9e0 .param/l "OFIFO_WRITE" 1 3 60, C4<0101>;
P_0x263fa20 .param/l "Q_WRITE" 1 3 56, C4<0001>;
P_0x263fa60 .param/l "SFP_ACCUM" 1 3 61, C4<0110>;
P_0x263faa0 .param/l "SFP_DIV" 1 3 63, C4<1000>;
P_0x263fae0 .param/l "SFP_HOLD" 1 3 62, C4<0111>;
P_0x263fb20 .param/l "WRITE_PMEM" 1 3 64, C4<1001>;
v0x264c530_0 .net "clk", 0 0, v0x2671060_0;  1 drivers
v0x266eaa0_0 .var "counter", 4 0;
v0x266eb80_0 .var "current_state", 3 0;
v0x266ec70_0 .net "done", 0 0, L_0x2671e40;  alias, 1 drivers
v0x266ed30_0 .var "inst", 18 0;
v0x266ee60_0 .net "int_fifo_full", 0 0, v0x2671360_0;  1 drivers
v0x266ef20_0 .net "k_full", 0 0, v0x2671430_0;  1 drivers
v0x266efe0_0 .net "ld_done", 0 0, v0x26707b0_0;  1 drivers
v0x266f0a0_0 .var "nxt_state", 3 0;
v0x266f210_0 .net "ofifo_full", 0 0, v0x2671850_0;  1 drivers
v0x266f2d0_0 .net "ofifo_wr", 0 0, v0x26718f0_0;  1 drivers
v0x266f390_0 .net "q_full", 0 0, v0x2671a60_0;  1 drivers
v0x266f450_0 .net "reset", 0 0, v0x2671bd0_0;  1 drivers
v0x266f510_0 .net "sfp_ready", 0 0, v0x2671ca0_0;  1 drivers
v0x266f5d0_0 .net "start", 0 0, v0x2671d70_0;  1 drivers
E_0x264c3f0 .event posedge, v0x264c530_0;
L_0x2671e40 .reduce/nor v0x266eb80_0;
    .scope S_0x26136b0;
T_0 ;
    %wait E_0x264c3f0;
    %load/vec4 v0x266f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x266eb80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x266f0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x266ed30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x266f0a0_0;
    %assign/vec4 v0x266eb80_0, 0;
    %load/vec4 v0x266eb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x266f5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x266f0a0_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x266f390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %load/vec4 v0x266eaa0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %load/vec4 v0x266eaa0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x266f0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
T_0.12 ;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x266ef20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %load/vec4 v0x266eaa0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %load/vec4 v0x266eaa0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x266f0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
T_0.14 ;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x266ed30_0;
    %parti/s 1, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x266ed30_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v0x266efe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %load/vec4 v0x266eaa0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %load/vec4 v0x266eaa0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %load/vec4 v0x266efe0_0;
    %load/vec4 v0x266ed30_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x266f0a0_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
T_0.22 ;
T_0.20 ;
T_0.17 ;
T_0.16 ;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x266f2d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %load/vec4 v0x266eaa0_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %load/vec4 v0x266eaa0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x266f0a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x266eaa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x266ed30_0, 4, 5;
T_0.24 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x266f210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x266ed30_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x266f0a0_0, 0;
T_0.26 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2626c70;
T_1 ;
    %vpi_call 2 52 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x2626c70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26707b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26718f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671360_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671bd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671bd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26711d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x26711d0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2671060_0, 0, 1;
    %load/vec4 v0x26711d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x26711d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2626c70;
T_2 ;
    %wait E_0x264c3f0;
    %load/vec4 v0x2671b30_0;
    %assign/vec4 v0x2671a60_0, 0;
    %load/vec4 v0x2671500_0;
    %assign/vec4 v0x2671430_0, 0;
    %load/vec4 v0x26717b0_0;
    %assign/vec4 v0x26707b0_0, 0;
    %load/vec4 v0x26719c0_0;
    %assign/vec4 v0x26718f0_0, 0;
    %load/vec4 v0x26719c0_0;
    %assign/vec4 v0x2671850_0, 0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "verilog/controller_tb.v";
    "verilog/controller.v";
