\doxysection{portmacro.\+h}
\hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source}{}\label{_g_c_c_2_tri_core__1782_2portmacro_8h_source}\index{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/TriCore\_1782/portmacro.h@{D:/Projects/Raspberrypi\_pico/pico\_freertos\_final/freertos\_pico2/pico\_freertos/FreeRTOS-\/Kernel/portable/GCC/TriCore\_1782/portmacro.h}}
\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00001}00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00002}00002\ \textcolor{comment}{\ *\ FreeRTOS\ Kernel\ <DEVELOPMENT\ BRANCH>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00003}00003\ \textcolor{comment}{\ *\ Copyright\ (C)\ 2021\ Amazon.com,\ Inc.\ or\ its\ affiliates.\ All\ Rights\ Reserved.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00004}00004\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00005}00005\ \textcolor{comment}{\ *\ SPDX-\/License-\/Identifier:\ MIT}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00006}00006\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00007}00007\ \textcolor{comment}{\ *\ Permission\ is\ hereby\ granted,\ free\ of\ charge,\ to\ any\ person\ obtaining\ a\ copy\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00008}00008\ \textcolor{comment}{\ *\ this\ software\ and\ associated\ documentation\ files\ (the\ "{}Software"{}),\ to\ deal\ in}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00009}00009\ \textcolor{comment}{\ *\ the\ Software\ without\ restriction,\ including\ without\ limitation\ the\ rights\ to}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00010}00010\ \textcolor{comment}{\ *\ use,\ copy,\ modify,\ merge,\ publish,\ distribute,\ sublicense,\ and/or\ sell\ copies\ of}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00011}00011\ \textcolor{comment}{\ *\ the\ Software,\ and\ to\ permit\ persons\ to\ whom\ the\ Software\ is\ furnished\ to\ do\ so,}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00012}00012\ \textcolor{comment}{\ *\ subject\ to\ the\ following\ conditions:}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00013}00013\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00014}00014\ \textcolor{comment}{\ *\ The\ above\ copyright\ notice\ and\ this\ permission\ notice\ shall\ be\ included\ in\ all}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00015}00015\ \textcolor{comment}{\ *\ copies\ or\ substantial\ portions\ of\ the\ Software.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00016}00016\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00017}00017\ \textcolor{comment}{\ *\ THE\ SOFTWARE\ IS\ PROVIDED\ "{}AS\ IS"{},\ WITHOUT\ WARRANTY\ OF\ ANY\ KIND,\ EXPRESS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00018}00018\ \textcolor{comment}{\ *\ IMPLIED,\ INCLUDING\ BUT\ NOT\ LIMITED\ TO\ THE\ WARRANTIES\ OF\ MERCHANTABILITY,\ FITNESS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00019}00019\ \textcolor{comment}{\ *\ FOR\ A\ PARTICULAR\ PURPOSE\ AND\ NONINFRINGEMENT.\ IN\ NO\ EVENT\ SHALL\ THE\ AUTHORS\ OR}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00020}00020\ \textcolor{comment}{\ *\ COPYRIGHT\ HOLDERS\ BE\ LIABLE\ FOR\ ANY\ CLAIM,\ DAMAGES\ OR\ OTHER\ LIABILITY,\ WHETHER}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00021}00021\ \textcolor{comment}{\ *\ IN\ AN\ ACTION\ OF\ CONTRACT,\ TORT\ OR\ OTHERWISE,\ ARISING\ FROM,\ OUT\ OF\ OR\ IN}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00022}00022\ \textcolor{comment}{\ *\ CONNECTION\ WITH\ THE\ SOFTWARE\ OR\ THE\ USE\ OR\ OTHER\ DEALINGS\ IN\ THE\ SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00023}00023\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00024}00024\ \textcolor{comment}{\ *\ https://www.FreeRTOS.org}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00025}00025\ \textcolor{comment}{\ *\ https://github.com/FreeRTOS}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00026}00026\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00027}00027\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00028}00028\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00029}00029\ \textcolor{preprocessor}{\#ifndef\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00030}00030\ \textcolor{preprocessor}{\#define\ PORTMACRO\_H}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00032}00032\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00033}00033\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00034}00034\ \ \ \ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00035}00035\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00036}00036\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00038}00038\ \textcolor{comment}{/*\ System\ Includes.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00039}00039\ \textcolor{preprocessor}{\#include\ <tc1782.h>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00040}00040\ \textcolor{preprocessor}{\#include\ <machine/intrinsics.h>}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00041}00041\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00042}00042\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00043}00043\ \textcolor{comment}{\ *\ Port\ specific\ definitions.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00044}00044\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00045}00045\ \textcolor{comment}{\ *\ The\ settings\ in\ this\ file\ configure\ FreeRTOS\ correctly\ for\ the}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00046}00046\ \textcolor{comment}{\ *\ given\ hardware\ and\ compiler.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00047}00047\ \textcolor{comment}{\ *}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00048}00048\ \textcolor{comment}{\ *\ These\ settings\ should\ not\ be\ altered.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00049}00049\ \textcolor{comment}{\ *-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00050}00050\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00051}00051\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00052}00052\ \textcolor{comment}{/*\ Type\ definitions.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00053}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{00053}}\ \textcolor{preprocessor}{\#define\ portCHAR\ \ \ \ \ \ \ \ \ \ char}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00054}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{00054}}\ \textcolor{preprocessor}{\#define\ portFLOAT\ \ \ \ \ \ \ \ \ float}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00055}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{00055}}\ \textcolor{preprocessor}{\#define\ portDOUBLE\ \ \ \ \ \ \ \ double}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00056}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{00056}}\ \textcolor{preprocessor}{\#define\ portLONG\ \ \ \ \ \ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00057}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{00057}}\ \textcolor{preprocessor}{\#define\ portSHORT\ \ \ \ \ \ \ \ \ short}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00058}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{00058}}\ \textcolor{preprocessor}{\#define\ portSTACK\_TYPE\ \ \ \ uint32\_t}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00059}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{00059}}\ \textcolor{preprocessor}{\#define\ portBASE\_TYPE\ \ \ \ \ long}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00061}00061\ \textcolor{keyword}{typedef}\ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_ab0a294066ac7369b8f59a52d9491a92c}{portSTACK\_TYPE}}\ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{StackType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00062}00062\ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{long}\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a46fb21e00ae0729d7515c0fbf2269796}{BaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00063}00063\ \textcolor{keyword}{typedef}\ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{long}\ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a646f89d4298e4f5afd522202b11cb2e6}{UBaseType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00064}00064\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00065}00065\ \textcolor{preprocessor}{\#if\ (\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ ==\ TICK\_TYPE\_WIDTH\_16\_BITS\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00066}00066\ \ \ \ \ \textcolor{keyword}{typedef}\ uint16\_t\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00067}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{00067}}\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ TickType\_t\ )\ 0xffff}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00068}00068\ \textcolor{preprocessor}{\#elif\ (\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ ==\ TICK\_TYPE\_WIDTH\_32\_BITS\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00069}00069\ \ \ \ \ \textcolor{keyword}{typedef}\ uint32\_t\ \ \ \ \ \mbox{\hyperlink{_a_r_mv8_m_2non__secure_2portmacrocommon_8h_a83586323ab175c3dfcbd7f4704e09743}{TickType\_t}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00070}00070\ \textcolor{preprocessor}{\ \ \ \ \#define\ portMAX\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ TickType\_t\ )\ 0xffffffffUL}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00072}00072\ \textcolor{comment}{/*\ 32-\/bit\ tick\ type\ on\ a\ 32-\/bit\ architecture,\ so\ reads\ of\ the\ tick\ count\ do}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00073}00073\ \textcolor{comment}{\ *\ not\ need\ to\ be\ guarded\ with\ a\ critical\ section.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00074}00074\ \textcolor{preprocessor}{\ \ \ \ \#define\ portTICK\_TYPE\_IS\_ATOMIC\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00075}00075\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00076}00076\ \textcolor{preprocessor}{\ \ \ \ \#error\ configTICK\_TYPE\_WIDTH\_IN\_BITS\ set\ to\ unsupported\ tick\ type\ width.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00077}00077\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00078}00078\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00080}00080\ \textcolor{comment}{/*\ Architecture\ specifics.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00081}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{00081}}\ \textcolor{preprocessor}{\#define\ portSTACK\_GROWTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ -\/1\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00082}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{00082}}\ \textcolor{preprocessor}{\#define\ portTICK\_PERIOD\_MS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ (\ TickType\_t\ )\ 1000\ /\ configTICK\_RATE\_HZ\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00083}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{00083}}\ \textcolor{preprocessor}{\#define\ portBYTE\_ALIGNMENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00084}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a23c54dff0b50ff35563ef06c6d6d1835}{00084}}\ \textcolor{preprocessor}{\#define\ portNOP()\ \ \ \ \_\_asm\ volatile\ (\ "{}\ nop\ "{}\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00085}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a4088d4f41bae06c9e871b918888ce7e6}{00085}}\ \textcolor{preprocessor}{\#define\ portCRITICAL\_NESTING\_IN\_TCB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00086}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a7b90da2f7fb24564161d2e32b27b50ef}{00086}}\ \textcolor{preprocessor}{\#define\ portRESTORE\_FIRST\_TASK\_PRIORITY\_LEVEL\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00089}00089\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00091}00091\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{struct_m_p_u___s_e_t_t_i_n_g_s}{MPU\_SETTINGS}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00092}00092\ \{}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00093}\mbox{\hyperlink{struct_m_p_u___s_e_t_t_i_n_g_s_a9599c07af8be7854df16440f6735456e}{00093}}\ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_m_p_u___s_e_t_t_i_n_g_s_a9599c07af8be7854df16440f6735456e}{ulNotUsed}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00094}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a0f8f90148a90e1be9815fda669fc0e28}{00094}}\ \}\ \mbox{\hyperlink{structx_m_p_u___s_e_t_t_i_n_g_s}{xMPU\_SETTINGS}};}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00096}00096\ \textcolor{comment}{/*\ Define\ away\ the\ instruction\ from\ the\ Restore\ Context\ Macro.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00097}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a27b7e11718b2ec5b5217e60f3b9e8aec}{00097}}\ \textcolor{preprocessor}{\#define\ portPRIVILEGE\_BIT\ \ \ \ 0x0UL}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00099}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a0eec68f987bc22eeca0775242c24af6a}{00099}}\ \textcolor{preprocessor}{\#define\ portCCPN\_MASK\ \ \ \ \ \ \ \ (\ 0x000000FFUL\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00101}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_af7496ea503bc46ef98e35db9ce9d747f}{00101}}\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_c_o_r_t_u_s___a_p_s3_2portmacro_8h_af7496ea503bc46ef98e35db9ce9d747f}{vTaskEnterCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00102}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_ab2026aedc871bc29b9ef3f88c08e2e85}{00102}}\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_c_o_r_t_u_s___a_p_s3_2portmacro_8h_ab2026aedc871bc29b9ef3f88c08e2e85}{vTaskExitCritical}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00103}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{00103}}\ \textcolor{preprocessor}{\#define\ portENTER\_CRITICAL()\ \ \ \ vTaskEnterCritical()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00104}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{00104}}\ \textcolor{preprocessor}{\#define\ portEXIT\_CRITICAL()\ \ \ \ \ vTaskExitCritical()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00105}00105\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00107}00107\ \textcolor{comment}{/*\ CSA\ Manipulation.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00108}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a7bfbb11e7993c09f2c131e50b65edbff}{00108}}\ \textcolor{preprocessor}{\#define\ portCSA\_TO\_ADDRESS(\ pCSA\ )\ \ \ \ \ \ \ \ (\ (\ uint32\_t\ *\ )\ (\ (\ (\ (\ pCSA\ )\ \&\ 0x000F0000\ )\ <<\ 12\ )\ |\ (\ (\ (\ pCSA\ )\ \&\ 0x0000FFFF\ )\ <<\ 6\ )\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00109}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a625b0cc597364c07a6fa0f13f7c83374}{00109}}\ \textcolor{preprocessor}{\#define\ portADDRESS\_TO\_CSA(\ pAddress\ )\ \ \ \ (\ (\ uint32\_t\ )\ (\ (\ (\ (\ (\ uint32\_t\ )\ (\ pAddress\ )\ )\ \&\ 0xF0000000\ )\ >>\ 12\ )\ |\ (\ (\ (\ uint32\_t\ )\ (\ pAddress\ )\ \&\ 0x003FFFC0\ )\ >>\ 6\ )\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00110}00110\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00112}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{00112}}\ \textcolor{preprocessor}{\#define\ portYIELD()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_syscall(\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00113}00113\ \textcolor{comment}{/*\ Port\ Restore\ is\ implicit\ in\ the\ platform\ when\ the\ function\ is\ returned\ from\ the\ original\ PSW\ is\ automatically\ replaced.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00114}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a29bb80ae7b67ad3a2d45e91dacb790bf}{00114}}\ \textcolor{preprocessor}{\#define\ portSYSCALL\_TASK\_YIELD\ \ \ \ \ \ \ \ 0}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00115}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a5acabc22c7d4a0bd7c06f0016bab22ed}{00115}}\ \textcolor{preprocessor}{\#define\ portSYSCALL\_RAISE\_PRIORITY\ \ \ \ 1}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00116}00116\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00117}00117\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00118}00118\ \textcolor{comment}{/*\ Critical\ section\ management.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00120}00120\ \textcolor{comment}{/*\ Set\ ICR.CCPN\ to\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00121}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{00121}}\ \textcolor{preprocessor}{\#define\ portDISABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00123}00123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ uint32\_t\ ulICR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_disable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00125}00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ulICR\ =\ \_\_MFCR(\ \$ICR\ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Get\ current\ ICR\ value.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ulICR\ \&=\ \string~portCCPN\_MASK;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Clear\ down\ mask\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00127}00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ulICR\ |=\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY;\ }\textcolor{comment}{/*\ Set\ mask\ bits\ to\ required\ priority\ mask.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00128}00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_mtcr(\ \$ICR,\ ulICR\ );\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Write\ back\ updated\ ICR.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00129}00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_isync();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00130}00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_enable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00131}00131\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00133}00133\ \textcolor{comment}{/*\ Clear\ ICR.CCPN\ to\ allow\ all\ interrupt\ priorities.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00134}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{00134}}\ \textcolor{preprocessor}{\#define\ portENABLE\_INTERRUPTS()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00135}00135\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00136}00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ uint32\_t\ ulICR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_disable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00138}00138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ulICR\ =\ \_\_MFCR(\ \$ICR\ );\ \ }\textcolor{comment}{/*\ Get\ current\ ICR\ value.\ */}\textcolor{preprocessor}{\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00139}00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ulICR\ \&=\ \string~portCCPN\_MASK;\ }\textcolor{comment}{/*\ Clear\ down\ mask\ bits.\ */}\textcolor{preprocessor}{\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00140}00140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_mtcr(\ \$ICR,\ ulICR\ );\ \ \ \ }\textcolor{comment}{/*\ Write\ back\ updated\ ICR.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_isync();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00142}00142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_enable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00143}00143\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00145}00145\ \textcolor{comment}{/*\ Set\ ICR.CCPN\ to\ uxSavedMaskValue.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00146}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_acf0d990e280999ad45aef02e5020d51a}{00146}}\ \textcolor{preprocessor}{\#define\ portCLEAR\_INTERRUPT\_MASK\_FROM\_ISR(\ uxSavedMaskValue\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00147}00147\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00148}00148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ uint32\_t\ ulICR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00149}00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_disable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ulICR\ =\ \_\_MFCR(\ \$ICR\ );\ \ \ \ }\textcolor{comment}{/*\ Get\ current\ ICR\ value.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ulICR\ \&=\ \string~portCCPN\_MASK;\ \ \ }\textcolor{comment}{/*\ Clear\ down\ mask\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ulICR\ |=\ uxSavedMaskValue;\ }\textcolor{comment}{/*\ Set\ mask\ bits\ to\ previously\ saved\ mask\ value.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_mtcr(\ \$ICR,\ ulICR\ );\ \ \ \ \ \ }\textcolor{comment}{/*\ Write\ back\ updated\ ICR.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_isync();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00155}00155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \_enable();\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00156}00156\ \textcolor{preprocessor}{\ \ \ \ \}}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00157}00157\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00158}00158\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00159}00159\ \textcolor{comment}{/*\ Set\ ICR.CCPN\ to\ configMAX\_SYSCALL\_INTERRUPT\_PRIORITY\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00160}00160\ \textcolor{keyword}{extern}\ uint32\_t\ \mbox{\hyperlink{_code_warrior_2_cold_fire___v1_2portmacro_8h_ad3b846f809a7cff169a8c3cb621ec1ee}{uxPortSetInterruptMaskFromISR}}(\ \textcolor{keywordtype}{void}\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00161}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a31b4260dbc1823ba80b578f86eb15a98}{00161}}\ \textcolor{preprocessor}{\#define\ portSET\_INTERRUPT\_MASK\_FROM\_ISR()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uxPortSetInterruptMaskFromISR()}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00163}00163\ \textcolor{comment}{/*\ Pend\ a\ priority\ 1\ interrupt,\ which\ will\ take\ care\ of\ the\ context\ switch.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00164}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_af7d5c040c7f4f82844a8b4585602c9b6}{00164}}\ \textcolor{preprocessor}{\#define\ portYIELD\_FROM\_ISR(\ xHigherPriorityTaskWoken\ )\ \ \ \ do\ \{\ if(\ xHigherPriorityTaskWoken\ !=\ pdFALSE\ )\ \{\ CPU\_SRC0.bits.SETR\ =\ 1;\ \_isync();\ \}\ \}\ while(\ 0\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00166}00166\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00168}00168\ \textcolor{comment}{/*\ Task\ function\ macros\ as\ described\ on\ the\ FreeRTOS.org\ WEB\ site.\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00169}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{00169}}\ \textcolor{preprocessor}{\#define\ portTASK\_FUNCTION\_PROTO(\ vFunction,\ pvParameters\ )\ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00170}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{00170}}\ \textcolor{preprocessor}{\#define\ portTASK\_FUNCTION(\ vFunction,\ pvParameters\ )\ \ \ \ \ \ \ \ \ \ void\ vFunction(\ void\ *\ pvParameters\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00171}00171\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00173}00173\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00174}00174\ \textcolor{comment}{\ *\ Port\ specific\ clean\ up\ macro\ required\ to\ free\ the\ CSAs\ that\ were\ consumed\ by}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00175}00175\ \textcolor{comment}{\ *\ a\ task\ that\ has\ since\ been\ deleted.}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00176}00176\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00177}00177\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a439885284a5dd45017f84a4a80d03afc}{vPortReclaimCSA}}(\ uint32\_t\ *\ pxTCB\ );}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00178}\mbox{\hyperlink{_g_c_c_2_tri_core__1782_2portmacro_8h_a3c506bf351102047fb5a75491287fe69}{00178}}\ \textcolor{preprocessor}{\#define\ portCLEAN\_UP\_TCB(\ pxTCB\ )\ \ \ \ vPortReclaimCSA(\ (\ uint32\_t\ *\ )\ (\ pxTCB\ )\ )}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00180}00180\ \textcolor{comment}{/*\ *INDENT-\/OFF*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00181}00181\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00182}00182\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00183}00183\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00184}00184\ \textcolor{comment}{/*\ *INDENT-\/ON*\ */}}
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{_g_c_c_2_tri_core__1782_2portmacro_8h_source_l00186}00186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PORTMACRO\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
