
sensor_blue_pill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002970  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08002a7c  08002a7c  00003a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ad8  08002ad8  00004024  2**0
                  CONTENTS
  4 .ARM          00000008  08002ad8  08002ad8  00003ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ae0  08002ae0  00004024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ae0  08002ae0  00003ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ae4  08002ae4  00003ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08002ae8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  20000024  08002b0c  00004024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08002b0c  0000410c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004024  2**0
                  CONTENTS, READONLY
 12 .debug_info   000063b3  00000000  00000000  0000404d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b60  00000000  00000000  0000a400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  0000bf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000056b  00000000  00000000  0000c6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c9a  00000000  00000000  0000cc3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009d2a  00000000  00000000  000248d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083066  00000000  00000000  0002e5ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b1665  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b68  00000000  00000000  000b16a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000b3210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a64 	.word	0x08002a64

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	08002a64 	.word	0x08002a64

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <DebounceFSMInit>:
/**
  * @brief  Inicializa las variables de la máuina de estado para la función anti rebote.
  * @param  Puntero a la estructura que contiene las variabes.
  * @retval None
  */
void DebounceFSMInit(debounceData_t * antirrebote_boton_n) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]

	assert_param(antirrebote_boton_n);
	antirrebote_boton_n->estadoActual = BOTON_SIN_CAMBIOS;
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2203      	movs	r2, #3
 800017c:	701a      	strb	r2, [r3, #0]
	DelayInit(&antirrebote_boton_n->delay_anti_rebote, TIEMPO_ANTI_REBOTE);
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	3304      	adds	r3, #4
 8000182:	2128      	movs	r1, #40	@ 0x28
 8000184:	4618      	mov	r0, r3
 8000186:	f000 f86b 	bl	8000260 <DelayInit>
}
 800018a:	bf00      	nop
 800018c:	3708      	adds	r7, #8
 800018e:	46bd      	mov	sp, r7
 8000190:	bd80      	pop	{r7, pc}
	...

08000194 <DebounceFSMUpdate>:
  * @param  Estado actual - booleano.
  * @retval Devuelvo la información si el botón fue presionado, soltado, sin cambios o si hubo un error.
  * @note	En el enunciado la función no posee parámetros, pero de esta forma independizo totalmente
  * 		el driver del hardware en donde lo implemento.
  */
estadoPulsador_t DebounceFSMUpdate(debounceData_t * antirrebote_boton_n, bool_t estado_pin) {
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
 800019a:	6078      	str	r0, [r7, #4]
 800019c:	460b      	mov	r3, r1
 800019e:	70fb      	strb	r3, [r7, #3]

	assert_param(antirrebote_boton_n);

	switch(antirrebote_boton_n->estadoActual) {
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	2b03      	cmp	r3, #3
 80001a6:	d849      	bhi.n	800023c <DebounceFSMUpdate+0xa8>
 80001a8:	a201      	add	r2, pc, #4	@ (adr r2, 80001b0 <DebounceFSMUpdate+0x1c>)
 80001aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001ae:	bf00      	nop
 80001b0:	080001c1 	.word	0x080001c1
 80001b4:	080001d5 	.word	0x080001d5
 80001b8:	0800022f 	.word	0x0800022f
 80001bc:	08000205 	.word	0x08000205

		case BUTTON_UP:

			if(!estado_pin)
 80001c0:	78fb      	ldrb	r3, [r7, #3]
 80001c2:	f083 0301 	eor.w	r3, r3, #1
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d03c      	beq.n	8000246 <DebounceFSMUpdate+0xb2>
				antirrebote_boton_n->estadoActual = BUTTON_FALLING;
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2201      	movs	r2, #1
 80001d0:	701a      	strb	r2, [r3, #0]
			break;
 80001d2:	e038      	b.n	8000246 <DebounceFSMUpdate+0xb2>

		case BUTTON_FALLING:

			if(DelayRead(&antirrebote_boton_n->delay_anti_rebote)) {
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	3304      	adds	r3, #4
 80001d8:	4618      	mov	r0, r3
 80001da:	f000 f858 	bl	800028e <DelayRead>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d032      	beq.n	800024a <DebounceFSMUpdate+0xb6>

				if(!estado_pin) {
 80001e4:	78fb      	ldrb	r3, [r7, #3]
 80001e6:	f083 0301 	eor.w	r3, r3, #1
 80001ea:	b2db      	uxtb	r3, r3
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d004      	beq.n	80001fa <DebounceFSMUpdate+0x66>

					antirrebote_boton_n->estadoActual = BUTTON_DOWN;
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	2202      	movs	r2, #2
 80001f4:	701a      	strb	r2, [r3, #0]
					return PRESIONO_BOTON;
 80001f6:	2301      	movs	r3, #1
 80001f8:	e02d      	b.n	8000256 <DebounceFSMUpdate+0xc2>
				} else {

					antirrebote_boton_n->estadoActual = BUTTON_UP;
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	2200      	movs	r2, #0
 80001fe:	701a      	strb	r2, [r3, #0]
					return RUIDO;
 8000200:	2304      	movs	r3, #4
 8000202:	e028      	b.n	8000256 <DebounceFSMUpdate+0xc2>
			}
			break;

		case BUTTON_RAISING:

			if(DelayRead(&antirrebote_boton_n->delay_anti_rebote)) {
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	3304      	adds	r3, #4
 8000208:	4618      	mov	r0, r3
 800020a:	f000 f840 	bl	800028e <DelayRead>
 800020e:	4603      	mov	r3, r0
 8000210:	2b00      	cmp	r3, #0
 8000212:	d01c      	beq.n	800024e <DebounceFSMUpdate+0xba>

				if(estado_pin) {
 8000214:	78fb      	ldrb	r3, [r7, #3]
 8000216:	2b00      	cmp	r3, #0
 8000218:	d004      	beq.n	8000224 <DebounceFSMUpdate+0x90>

					antirrebote_boton_n->estadoActual = BUTTON_UP;
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	2200      	movs	r2, #0
 800021e:	701a      	strb	r2, [r3, #0]
					return SUELTO_BOTON;
 8000220:	2302      	movs	r3, #2
 8000222:	e018      	b.n	8000256 <DebounceFSMUpdate+0xc2>
				} else {

					antirrebote_boton_n->estadoActual = BUTTON_DOWN;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	2202      	movs	r2, #2
 8000228:	701a      	strb	r2, [r3, #0]
					return RUIDO;
 800022a:	2304      	movs	r3, #4
 800022c:	e013      	b.n	8000256 <DebounceFSMUpdate+0xc2>
			}
			break;

		case BUTTON_DOWN:

			if(estado_pin)
 800022e:	78fb      	ldrb	r3, [r7, #3]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d00e      	beq.n	8000252 <DebounceFSMUpdate+0xbe>
				antirrebote_boton_n->estadoActual = BUTTON_RAISING;
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	2203      	movs	r2, #3
 8000238:	701a      	strb	r2, [r3, #0]
			break;
 800023a:	e00a      	b.n	8000252 <DebounceFSMUpdate+0xbe>

		default:

			DebounceFSMInit(antirrebote_boton_n);
 800023c:	6878      	ldr	r0, [r7, #4]
 800023e:	f7ff ff97 	bl	8000170 <DebounceFSMInit>
			return ERROR_ANTI_REBOTE;
 8000242:	2300      	movs	r3, #0
 8000244:	e007      	b.n	8000256 <DebounceFSMUpdate+0xc2>
			break;
 8000246:	bf00      	nop
 8000248:	e004      	b.n	8000254 <DebounceFSMUpdate+0xc0>
			break;
 800024a:	bf00      	nop
 800024c:	e002      	b.n	8000254 <DebounceFSMUpdate+0xc0>
			break;
 800024e:	bf00      	nop
 8000250:	e000      	b.n	8000254 <DebounceFSMUpdate+0xc0>
			break;
 8000252:	bf00      	nop
	}
	return BOTON_SIN_CAMBIOS;
 8000254:	2303      	movs	r3, #3
}
 8000256:	4618      	mov	r0, r3
 8000258:	3708      	adds	r7, #8
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop

08000260 <DelayInit>:
  * @brief  Inicializa el delay no bloqueante.
  * @param  Puntero a la estructura con las variables.
  * @param  Duración del delay.
  * @retval None
  */
void DelayInit(delayNoBloqueanteData * delay, tick_t duration) {
 8000260:	b580      	push	{r7, lr}
 8000262:	b082      	sub	sp, #8
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
 8000268:	6039      	str	r1, [r7, #0]

	if(delay == NULL || duration == 0)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d002      	beq.n	8000276 <DelayInit+0x16>
 8000270:	683b      	ldr	r3, [r7, #0]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d101      	bne.n	800027a <DelayInit+0x1a>
		Error_Handler();
 8000276:	f000 fa61 	bl	800073c <Error_Handler>
	delay->duration = duration;
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	683a      	ldr	r2, [r7, #0]
 800027e:	605a      	str	r2, [r3, #4]
	delay->running = false;
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2200      	movs	r2, #0
 8000284:	721a      	strb	r2, [r3, #8]
	return;
 8000286:	bf00      	nop
}
 8000288:	3708      	adds	r7, #8
 800028a:	46bd      	mov	sp, r7
 800028c:	bd80      	pop	{r7, pc}

0800028e <DelayRead>:
/**
  * @brief  Obtengo el estado del delay.
  * @param  Puntero a la estructura con las variables.
  * @retval Estado del delay (contando / tiempo cumplido).
  */
bool_t DelayRead(delayNoBloqueanteData * delay) {
 800028e:	b580      	push	{r7, lr}
 8000290:	b082      	sub	sp, #8
 8000292:	af00      	add	r7, sp, #0
 8000294:	6078      	str	r0, [r7, #4]

	if(delay == NULL)
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d101      	bne.n	80002a0 <DelayRead+0x12>
		Error_Handler();
 800029c:	f000 fa4e 	bl	800073c <Error_Handler>

	if(DelayIsRunning(delay) == false) {
 80002a0:	6878      	ldr	r0, [r7, #4]
 80002a2:	f000 f833 	bl	800030c <DelayIsRunning>
 80002a6:	4603      	mov	r3, r0
 80002a8:	f083 0301 	eor.w	r3, r3, #1
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d008      	beq.n	80002c4 <DelayRead+0x36>

		delay->startTime = HAL_GetTick();
 80002b2:	f000 fb85 	bl	80009c0 <HAL_GetTick>
 80002b6:	4602      	mov	r2, r0
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	601a      	str	r2, [r3, #0]
		delay->running = true;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2201      	movs	r2, #1
 80002c0:	721a      	strb	r2, [r3, #8]
 80002c2:	e00e      	b.n	80002e2 <DelayRead+0x54>
	} else {

		if((HAL_GetTick() - delay->startTime) >= delay->duration) {
 80002c4:	f000 fb7c 	bl	80009c0 <HAL_GetTick>
 80002c8:	4602      	mov	r2, r0
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	1ad2      	subs	r2, r2, r3
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	685b      	ldr	r3, [r3, #4]
 80002d4:	429a      	cmp	r2, r3
 80002d6:	d304      	bcc.n	80002e2 <DelayRead+0x54>

			delay->running = false;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2200      	movs	r2, #0
 80002dc:	721a      	strb	r2, [r3, #8]
			return true;
 80002de:	2301      	movs	r3, #1
 80002e0:	e000      	b.n	80002e4 <DelayRead+0x56>
		}
	}
	return false;
 80002e2:	2300      	movs	r3, #0
}
 80002e4:	4618      	mov	r0, r3
 80002e6:	3708      	adds	r7, #8
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <DelayReset>:
/**
  * @brief  Reseteo la cuenta del tiempo.
  * @param  Puntero a la estructura con las variables.
  * @retval None
  */
void DelayReset( delayNoBloqueanteData * delay) {
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]

	delay->startTime = HAL_GetTick();
 80002f4:	f000 fb64 	bl	80009c0 <HAL_GetTick>
 80002f8:	4602      	mov	r2, r0
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	601a      	str	r2, [r3, #0]
	delay->running = true;
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	2201      	movs	r2, #1
 8000302:	721a      	strb	r2, [r3, #8]
	return;
 8000304:	bf00      	nop
}
 8000306:	3708      	adds	r7, #8
 8000308:	46bd      	mov	sp, r7
 800030a:	bd80      	pop	{r7, pc}

0800030c <DelayIsRunning>:
  * @retval Estado del delay (contando / tiempo cumplido).
  * @note	En el trabajo práctico la define como función pública, pero para mejorar
  * 		el encapsulamiento la defino como privada ya que solo se utiliza en el
  * 		ámbito de este archivo.
  */
static bool_t DelayIsRunning(delayNoBloqueanteData * delay) {
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]

	if(delay == NULL)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d101      	bne.n	800031e <DelayIsRunning+0x12>
		Error_Handler();
 800031a:	f000 fa0f 	bl	800073c <Error_Handler>
	return delay->running;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	7a1b      	ldrb	r3, [r3, #8]
}
 8000322:	4618      	mov	r0, r3
 8000324:	3708      	adds	r7, #8
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
	...

0800032c <set_led>:
 * @brief   Wrapper para escribir en el GPIO.
 * @param   Led al que voy a escribir.
 * @param   Valor a escribir.
 * @retval  None.
 */
void set_led(color_leds color, estado_leds_t estado) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	4603      	mov	r3, r0
 8000334:	460a      	mov	r2, r1
 8000336:	71fb      	strb	r3, [r7, #7]
 8000338:	4613      	mov	r3, r2
 800033a:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(led[color].puerto, led[color].pin, estado);
 800033c:	79fb      	ldrb	r3, [r7, #7]
 800033e:	4a08      	ldr	r2, [pc, #32]	@ (8000360 <set_led+0x34>)
 8000340:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000344:	79fb      	ldrb	r3, [r7, #7]
 8000346:	4a06      	ldr	r2, [pc, #24]	@ (8000360 <set_led+0x34>)
 8000348:	00db      	lsls	r3, r3, #3
 800034a:	4413      	add	r3, r2
 800034c:	889b      	ldrh	r3, [r3, #4]
 800034e:	79ba      	ldrb	r2, [r7, #6]
 8000350:	4619      	mov	r1, r3
 8000352:	f000 fde2 	bl	8000f1a <HAL_GPIO_WritePin>
}
 8000356:	bf00      	nop
 8000358:	3708      	adds	r7, #8
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	20000000 	.word	0x20000000

08000364 <toggle_led>:
/**
 * @brief   Wrapper para hacer un toggle en el GPIO.
 * @param   Led al que voy a escribir.
 * @retval  None.
 */
void toggle_led(color_leds color) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	4603      	mov	r3, r0
 800036c:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_TogglePin(led[color].puerto, led[color].pin);
 800036e:	79fb      	ldrb	r3, [r7, #7]
 8000370:	4a07      	ldr	r2, [pc, #28]	@ (8000390 <toggle_led+0x2c>)
 8000372:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000376:	79fb      	ldrb	r3, [r7, #7]
 8000378:	4905      	ldr	r1, [pc, #20]	@ (8000390 <toggle_led+0x2c>)
 800037a:	00db      	lsls	r3, r3, #3
 800037c:	440b      	add	r3, r1
 800037e:	889b      	ldrh	r3, [r3, #4]
 8000380:	4619      	mov	r1, r3
 8000382:	4610      	mov	r0, r2
 8000384:	f000 fde1 	bl	8000f4a <HAL_GPIO_TogglePin>
}
 8000388:	bf00      	nop
 800038a:	3708      	adds	r7, #8
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	20000000 	.word	0x20000000

08000394 <bucle>:
static debounceData_t boton1;

/* Prototipo de funciones privadas -------------------------------------------*/
static void CheckBoton(void);

void bucle(void) {
 8000394:	b580      	push	{r7, lr}
 8000396:	b08e      	sub	sp, #56	@ 0x38
 8000398:	af00      	add	r7, sp, #0

	DebounceFSMInit(&boton1);
 800039a:	4828      	ldr	r0, [pc, #160]	@ (800043c <bucle+0xa8>)
 800039c:	f7ff fee8 	bl	8000170 <DebounceFSMInit>
	set_led(VERDE, LED_APAGADO);
 80003a0:	2101      	movs	r1, #1
 80003a2:	2000      	movs	r0, #0
 80003a4:	f7ff ffc2 	bl	800032c <set_led>
	set_led(AMARILLO, LED_APAGADO);
 80003a8:	2101      	movs	r1, #1
 80003aa:	2001      	movs	r0, #1
 80003ac:	f7ff ffbe 	bl	800032c <set_led>
	set_led(ROJO, LED_APAGADO);
 80003b0:	2101      	movs	r1, #1
 80003b2:	2002      	movs	r0, #2
 80003b4:	f7ff ffba 	bl	800032c <set_led>

	if(MRF24J40Init() != INICIALIZACION_OK)
 80003b8:	f002 f8f6 	bl	80025a8 <MRF24J40Init>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <bucle+0x32>
		Error_Handler();
 80003c2:	f000 f9bb 	bl	800073c <Error_Handler>
	mrf24_data_in_t * mrf24_data_in;

	while(1) {

		CheckBoton();
 80003c6:	f000 f83f 	bl	8000448 <CheckBoton>

		if(MRF24IsNewMsg() == MSG_PRESENTE) {
 80003ca:	f002 f9ef 	bl	80027ac <MRF24IsNewMsg>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b02      	cmp	r3, #2
 80003d2:	d1f8      	bne.n	80003c6 <bucle+0x32>

			if(MRF24ReciboPaquete() == MSG_LEIDO) {
 80003d4:	f002 fa02 	bl	80027dc <MRF24ReciboPaquete>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b04      	cmp	r3, #4
 80003dc:	d12a      	bne.n	8000434 <bucle+0xa0>

				mrf24_data_in = MRF24DataIn();
 80003de:	f002 fa53 	bl	8002888 <MRF24DataIn>
 80003e2:	6378      	str	r0, [r7, #52]	@ 0x34
				char msg[50] = {0};
 80003e4:	2300      	movs	r3, #0
 80003e6:	603b      	str	r3, [r7, #0]
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	222e      	movs	r2, #46	@ 0x2e
 80003ec:	2100      	movs	r1, #0
 80003ee:	4618      	mov	r0, r3
 80003f0:	f002 faf0 	bl	80029d4 <memset>
				strcpy((char*)msg, (const char*)mrf24_data_in->buffer);
 80003f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80003f6:	1d9a      	adds	r2, r3, #6
 80003f8:	463b      	mov	r3, r7
 80003fa:	4611      	mov	r1, r2
 80003fc:	4618      	mov	r0, r3
 80003fe:	f002 fb29 	bl	8002a54 <strcpy>

				if(!strcmp(msg, "CMD:PLV"))
 8000402:	463b      	mov	r3, r7
 8000404:	490e      	ldr	r1, [pc, #56]	@ (8000440 <bucle+0xac>)
 8000406:	4618      	mov	r0, r3
 8000408:	f7ff fea0 	bl	800014c <strcmp>
 800040c:	4603      	mov	r3, r0
 800040e:	2b00      	cmp	r3, #0
 8000410:	d103      	bne.n	800041a <bucle+0x86>
					set_led(VERDE, LED_PRENDIDO);
 8000412:	2100      	movs	r1, #0
 8000414:	2000      	movs	r0, #0
 8000416:	f7ff ff89 	bl	800032c <set_led>
				if(!strcmp(msg, "CMD:ALV"))
 800041a:	463b      	mov	r3, r7
 800041c:	4909      	ldr	r1, [pc, #36]	@ (8000444 <bucle+0xb0>)
 800041e:	4618      	mov	r0, r3
 8000420:	f7ff fe94 	bl	800014c <strcmp>
 8000424:	4603      	mov	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d1cd      	bne.n	80003c6 <bucle+0x32>
					set_led(VERDE, LED_APAGADO);
 800042a:	2101      	movs	r1, #1
 800042c:	2000      	movs	r0, #0
 800042e:	f7ff ff7d 	bl	800032c <set_led>
 8000432:	e7c8      	b.n	80003c6 <bucle+0x32>
			} else {

				toggle_led(AMARILLO);
 8000434:	2001      	movs	r0, #1
 8000436:	f7ff ff95 	bl	8000364 <toggle_led>
		CheckBoton();
 800043a:	e7c4      	b.n	80003c6 <bucle+0x32>
 800043c:	20000040 	.word	0x20000040
 8000440:	08002a7c 	.word	0x08002a7c
 8000444:	08002a84 	.word	0x08002a84

08000448 <CheckBoton>:

/**
  * @brief  Manejo de las pulsaciones del botón
  * @retval
  */
static void CheckBoton(void){
 8000448:	b580      	push	{r7, lr}
 800044a:	b08e      	sub	sp, #56	@ 0x38
 800044c:	af00      	add	r7, sp, #0

	mrf24_data_out_t data_out_s;
	data_out_s.dest_address = LOW_END_ADDR;
 800044e:	f241 1312 	movw	r3, #4370	@ 0x1112
 8000452:	807b      	strh	r3, [r7, #2]
	data_out_s.dest_panid = MRF24GetMiPANID();
 8000454:	f002 f8c4 	bl	80025e0 <MRF24GetMiPANID>
 8000458:	4603      	mov	r3, r0
 800045a:	803b      	strh	r3, [r7, #0]
	data_out_s.origin_address = MRF24GetMyAddr();
 800045c:	f002 f8ca 	bl	80025f4 <MRF24GetMyAddr>
 8000460:	4603      	mov	r3, r0
 8000462:	80bb      	strh	r3, [r7, #4]

	switch(DebounceFSMUpdate(&boton1, HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))) {
 8000464:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000468:	4821      	ldr	r0, [pc, #132]	@ (80004f0 <CheckBoton+0xa8>)
 800046a:	f000 fd3f 	bl	8000eec <HAL_GPIO_ReadPin>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	bf14      	ite	ne
 8000474:	2301      	movne	r3, #1
 8000476:	2300      	moveq	r3, #0
 8000478:	b2db      	uxtb	r3, r3
 800047a:	4619      	mov	r1, r3
 800047c:	481d      	ldr	r0, [pc, #116]	@ (80004f4 <CheckBoton+0xac>)
 800047e:	f7ff fe89 	bl	8000194 <DebounceFSMUpdate>
 8000482:	4603      	mov	r3, r0
 8000484:	2b04      	cmp	r3, #4
 8000486:	d82e      	bhi.n	80004e6 <CheckBoton+0x9e>
 8000488:	a201      	add	r2, pc, #4	@ (adr r2, 8000490 <CheckBoton+0x48>)
 800048a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800048e:	bf00      	nop
 8000490:	080004e5 	.word	0x080004e5
 8000494:	080004a5 	.word	0x080004a5
 8000498:	080004c5 	.word	0x080004c5
 800049c:	080004e5 	.word	0x080004e5
 80004a0:	080004e5 	.word	0x080004e5

		case PRESIONO_BOTON:
			toggle_led(ROJO);
 80004a4:	2002      	movs	r0, #2
 80004a6:	f7ff ff5d 	bl	8000364 <toggle_led>
			strcpy(data_out_s.buffer, "CMD:ALA");
 80004aa:	463b      	mov	r3, r7
 80004ac:	3306      	adds	r3, #6
 80004ae:	4912      	ldr	r1, [pc, #72]	@ (80004f8 <CheckBoton+0xb0>)
 80004b0:	461a      	mov	r2, r3
 80004b2:	460b      	mov	r3, r1
 80004b4:	cb03      	ldmia	r3!, {r0, r1}
 80004b6:	6010      	str	r0, [r2, #0]
 80004b8:	6051      	str	r1, [r2, #4]
			MRF24TransmitirDato(&data_out_s);
 80004ba:	463b      	mov	r3, r7
 80004bc:	4618      	mov	r0, r3
 80004be:	f002 f8a3 	bl	8002608 <MRF24TransmitirDato>
			break;
 80004c2:	e010      	b.n	80004e6 <CheckBoton+0x9e>

		case SUELTO_BOTON:
			toggle_led(ROJO);
 80004c4:	2002      	movs	r0, #2
 80004c6:	f7ff ff4d 	bl	8000364 <toggle_led>
			strcpy(data_out_s.buffer, "CMD:PLA");
 80004ca:	463b      	mov	r3, r7
 80004cc:	3306      	adds	r3, #6
 80004ce:	490b      	ldr	r1, [pc, #44]	@ (80004fc <CheckBoton+0xb4>)
 80004d0:	461a      	mov	r2, r3
 80004d2:	460b      	mov	r3, r1
 80004d4:	cb03      	ldmia	r3!, {r0, r1}
 80004d6:	6010      	str	r0, [r2, #0]
 80004d8:	6051      	str	r1, [r2, #4]
			MRF24TransmitirDato(&data_out_s);
 80004da:	463b      	mov	r3, r7
 80004dc:	4618      	mov	r0, r3
 80004de:	f002 f893 	bl	8002608 <MRF24TransmitirDato>
			break;
 80004e2:	e000      	b.n	80004e6 <CheckBoton+0x9e>

		case RUIDO:
			break;

		case ERROR_ANTI_REBOTE:
			break;
 80004e4:	bf00      	nop
		case BOTON_SIN_CAMBIOS:
			break;

		default:
	}
}
 80004e6:	bf00      	nop
 80004e8:	3738      	adds	r7, #56	@ 0x38
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40010c00 	.word	0x40010c00
 80004f4:	20000040 	.word	0x20000040
 80004f8:	08002a8c 	.word	0x08002a8c
 80004fc:	08002a94 	.word	0x08002a94

08000500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000504:	f000 fa04 	bl	8000910 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000508:	f000 f808 	bl	800051c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050c:	f000 f876 	bl	80005fc <MX_GPIO_Init>
  MX_SPI1_Init();
 8000510:	f000 f83e 	bl	8000590 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  bucle();
 8000514:	f7ff ff3e 	bl	8000394 <bucle>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000518:	bf00      	nop
 800051a:	e7fd      	b.n	8000518 <main+0x18>

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b090      	sub	sp, #64	@ 0x40
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	f107 0318 	add.w	r3, r7, #24
 8000526:	2228      	movs	r2, #40	@ 0x28
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f002 fa52 	bl	80029d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]
 8000538:	609a      	str	r2, [r3, #8]
 800053a:	60da      	str	r2, [r3, #12]
 800053c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800053e:	2301      	movs	r3, #1
 8000540:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000542:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000546:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000548:	2300      	movs	r3, #0
 800054a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800054c:	f107 0318 	add.w	r3, r7, #24
 8000550:	4618      	mov	r0, r3
 8000552:	f000 fd13 	bl	8000f7c <HAL_RCC_OscConfig>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <SystemClock_Config+0x44>
  {
    Error_Handler();
 800055c:	f000 f8ee 	bl	800073c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000560:	230f      	movs	r3, #15
 8000562:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000564:	2301      	movs	r3, #1
 8000566:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000568:	2300      	movs	r3, #0
 800056a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800056c:	2300      	movs	r3, #0
 800056e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000570:	2300      	movs	r3, #0
 8000572:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000574:	1d3b      	adds	r3, r7, #4
 8000576:	2100      	movs	r1, #0
 8000578:	4618      	mov	r0, r3
 800057a:	f000 ff81 	bl	8001480 <HAL_RCC_ClockConfig>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000584:	f000 f8da 	bl	800073c <Error_Handler>
  }
}
 8000588:	bf00      	nop
 800058a:	3740      	adds	r7, #64	@ 0x40
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}

08000590 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000594:	4b17      	ldr	r3, [pc, #92]	@ (80005f4 <MX_SPI1_Init+0x64>)
 8000596:	4a18      	ldr	r2, [pc, #96]	@ (80005f8 <MX_SPI1_Init+0x68>)
 8000598:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800059a:	4b16      	ldr	r3, [pc, #88]	@ (80005f4 <MX_SPI1_Init+0x64>)
 800059c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80005a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005a2:	4b14      	ldr	r3, [pc, #80]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005a8:	4b12      	ldr	r3, [pc, #72]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005ae:	4b11      	ldr	r3, [pc, #68]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005ba:	4b0e      	ldr	r3, [pc, #56]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80005c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80005c2:	4b0c      	ldr	r3, [pc, #48]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005c4:	2220      	movs	r2, #32
 80005c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005c8:	4b0a      	ldr	r3, [pc, #40]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005ce:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005d4:	4b07      	ldr	r3, [pc, #28]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80005da:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005dc:	220a      	movs	r2, #10
 80005de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80005e0:	4804      	ldr	r0, [pc, #16]	@ (80005f4 <MX_SPI1_Init+0x64>)
 80005e2:	f001 f8a9 	bl	8001738 <HAL_SPI_Init>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80005ec:	f000 f8a6 	bl	800073c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000050 	.word	0x20000050
 80005f8:	40013000 	.word	0x40013000

080005fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000602:	f107 0310 	add.w	r3, r7, #16
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000610:	4b46      	ldr	r3, [pc, #280]	@ (800072c <MX_GPIO_Init+0x130>)
 8000612:	699b      	ldr	r3, [r3, #24]
 8000614:	4a45      	ldr	r2, [pc, #276]	@ (800072c <MX_GPIO_Init+0x130>)
 8000616:	f043 0310 	orr.w	r3, r3, #16
 800061a:	6193      	str	r3, [r2, #24]
 800061c:	4b43      	ldr	r3, [pc, #268]	@ (800072c <MX_GPIO_Init+0x130>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	f003 0310 	and.w	r3, r3, #16
 8000624:	60fb      	str	r3, [r7, #12]
 8000626:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000628:	4b40      	ldr	r3, [pc, #256]	@ (800072c <MX_GPIO_Init+0x130>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	4a3f      	ldr	r2, [pc, #252]	@ (800072c <MX_GPIO_Init+0x130>)
 800062e:	f043 0320 	orr.w	r3, r3, #32
 8000632:	6193      	str	r3, [r2, #24]
 8000634:	4b3d      	ldr	r3, [pc, #244]	@ (800072c <MX_GPIO_Init+0x130>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	f003 0320 	and.w	r3, r3, #32
 800063c:	60bb      	str	r3, [r7, #8]
 800063e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000640:	4b3a      	ldr	r3, [pc, #232]	@ (800072c <MX_GPIO_Init+0x130>)
 8000642:	699b      	ldr	r3, [r3, #24]
 8000644:	4a39      	ldr	r2, [pc, #228]	@ (800072c <MX_GPIO_Init+0x130>)
 8000646:	f043 0304 	orr.w	r3, r3, #4
 800064a:	6193      	str	r3, [r2, #24]
 800064c:	4b37      	ldr	r3, [pc, #220]	@ (800072c <MX_GPIO_Init+0x130>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	f003 0304 	and.w	r3, r3, #4
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000658:	4b34      	ldr	r3, [pc, #208]	@ (800072c <MX_GPIO_Init+0x130>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	4a33      	ldr	r2, [pc, #204]	@ (800072c <MX_GPIO_Init+0x130>)
 800065e:	f043 0308 	orr.w	r3, r3, #8
 8000662:	6193      	str	r3, [r2, #24]
 8000664:	4b31      	ldr	r3, [pc, #196]	@ (800072c <MX_GPIO_Init+0x130>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	f003 0308 	and.w	r3, r3, #8
 800066c:	603b      	str	r3, [r7, #0]
 800066e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_SET);
 8000670:	2201      	movs	r2, #1
 8000672:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000676:	482e      	ldr	r0, [pc, #184]	@ (8000730 <MX_GPIO_Init+0x134>)
 8000678:	f000 fc4f 	bl	8000f1a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_VERDE_Pin|LED_AMARILLO_Pin|LED_ROJO_Pin, GPIO_PIN_RESET);
 800067c:	2200      	movs	r2, #0
 800067e:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8000682:	482c      	ldr	r0, [pc, #176]	@ (8000734 <MX_GPIO_Init+0x138>)
 8000684:	f000 fc49 	bl	8000f1a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MRF24_CS_Pin|MRF24_RESET_Pin|MRF24_WAKE_Pin, GPIO_PIN_RESET);
 8000688:	2200      	movs	r2, #0
 800068a:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 800068e:	482a      	ldr	r0, [pc, #168]	@ (8000738 <MX_GPIO_Init+0x13c>)
 8000690:	f000 fc43 	bl	8000f1a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_BOARD_Pin;
 8000694:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000698:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069a:	2301      	movs	r3, #1
 800069c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069e:	2300      	movs	r3, #0
 80006a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a2:	2302      	movs	r3, #2
 80006a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BOARD_GPIO_Port, &GPIO_InitStruct);
 80006a6:	f107 0310 	add.w	r3, r7, #16
 80006aa:	4619      	mov	r1, r3
 80006ac:	4820      	ldr	r0, [pc, #128]	@ (8000730 <MX_GPIO_Init+0x134>)
 80006ae:	f000 fa99 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_VERDE_Pin LED_AMARILLO_Pin LED_ROJO_Pin */
  GPIO_InitStruct.Pin = LED_VERDE_Pin|LED_AMARILLO_Pin|LED_ROJO_Pin;
 80006b2:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80006b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2302      	movs	r3, #2
 80006c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c4:	f107 0310 	add.w	r3, r7, #16
 80006c8:	4619      	mov	r1, r3
 80006ca:	481a      	ldr	r0, [pc, #104]	@ (8000734 <MX_GPIO_Init+0x138>)
 80006cc:	f000 fa8a 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80006d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d6:	2300      	movs	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006da:	2302      	movs	r3, #2
 80006dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80006de:	f107 0310 	add.w	r3, r7, #16
 80006e2:	4619      	mov	r1, r3
 80006e4:	4813      	ldr	r0, [pc, #76]	@ (8000734 <MX_GPIO_Init+0x138>)
 80006e6:	f000 fa7d 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MRF24_CS_Pin MRF24_RESET_Pin MRF24_WAKE_Pin */
  GPIO_InitStruct.Pin = MRF24_CS_Pin|MRF24_RESET_Pin|MRF24_WAKE_Pin;
 80006ea:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 80006ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f0:	2301      	movs	r3, #1
 80006f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f4:	2300      	movs	r3, #0
 80006f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f8:	2302      	movs	r3, #2
 80006fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fc:	f107 0310 	add.w	r3, r7, #16
 8000700:	4619      	mov	r1, r3
 8000702:	480d      	ldr	r0, [pc, #52]	@ (8000738 <MX_GPIO_Init+0x13c>)
 8000704:	f000 fa6e 	bl	8000be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MRF24_INTERRUP_Pin */
  GPIO_InitStruct.Pin = MRF24_INTERRUP_Pin;
 8000708:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800070c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800070e:	2300      	movs	r3, #0
 8000710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000712:	2300      	movs	r3, #0
 8000714:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MRF24_INTERRUP_GPIO_Port, &GPIO_InitStruct);
 8000716:	f107 0310 	add.w	r3, r7, #16
 800071a:	4619      	mov	r1, r3
 800071c:	4806      	ldr	r0, [pc, #24]	@ (8000738 <MX_GPIO_Init+0x13c>)
 800071e:	f000 fa61 	bl	8000be4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000722:	bf00      	nop
 8000724:	3720      	adds	r7, #32
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40021000 	.word	0x40021000
 8000730:	40011000 	.word	0x40011000
 8000734:	40010c00 	.word	0x40010c00
 8000738:	40010800 	.word	0x40010800

0800073c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000740:	b672      	cpsid	i
}
 8000742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800074a:	4805      	ldr	r0, [pc, #20]	@ (8000760 <Error_Handler+0x24>)
 800074c:	f000 fbe5 	bl	8000f1a <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ROJO_GPIO_Port, LED_ROJO_Pin, GPIO_PIN_RESET);
 8000750:	2200      	movs	r2, #0
 8000752:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000756:	4803      	ldr	r0, [pc, #12]	@ (8000764 <Error_Handler+0x28>)
 8000758:	f000 fbdf 	bl	8000f1a <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_BOARD_GPIO_Port, LED_BOARD_Pin, GPIO_PIN_RESET);
 800075c:	bf00      	nop
 800075e:	e7f1      	b.n	8000744 <Error_Handler+0x8>
 8000760:	40011000 	.word	0x40011000
 8000764:	40010c00 	.word	0x40010c00

08000768 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800076e:	4b15      	ldr	r3, [pc, #84]	@ (80007c4 <HAL_MspInit+0x5c>)
 8000770:	699b      	ldr	r3, [r3, #24]
 8000772:	4a14      	ldr	r2, [pc, #80]	@ (80007c4 <HAL_MspInit+0x5c>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6193      	str	r3, [r2, #24]
 800077a:	4b12      	ldr	r3, [pc, #72]	@ (80007c4 <HAL_MspInit+0x5c>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000786:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <HAL_MspInit+0x5c>)
 8000788:	69db      	ldr	r3, [r3, #28]
 800078a:	4a0e      	ldr	r2, [pc, #56]	@ (80007c4 <HAL_MspInit+0x5c>)
 800078c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000790:	61d3      	str	r3, [r2, #28]
 8000792:	4b0c      	ldr	r3, [pc, #48]	@ (80007c4 <HAL_MspInit+0x5c>)
 8000794:	69db      	ldr	r3, [r3, #28]
 8000796:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800079e:	4b0a      	ldr	r3, [pc, #40]	@ (80007c8 <HAL_MspInit+0x60>)
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	4a04      	ldr	r2, [pc, #16]	@ (80007c8 <HAL_MspInit+0x60>)
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ba:	bf00      	nop
 80007bc:	3714      	adds	r7, #20
 80007be:	46bd      	mov	sp, r7
 80007c0:	bc80      	pop	{r7}
 80007c2:	4770      	bx	lr
 80007c4:	40021000 	.word	0x40021000
 80007c8:	40010000 	.word	0x40010000

080007cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b088      	sub	sp, #32
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d4:	f107 0310 	add.w	r3, r7, #16
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a1b      	ldr	r2, [pc, #108]	@ (8000854 <HAL_SPI_MspInit+0x88>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d12f      	bne.n	800084c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000858 <HAL_SPI_MspInit+0x8c>)
 80007ee:	699b      	ldr	r3, [r3, #24]
 80007f0:	4a19      	ldr	r2, [pc, #100]	@ (8000858 <HAL_SPI_MspInit+0x8c>)
 80007f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007f6:	6193      	str	r3, [r2, #24]
 80007f8:	4b17      	ldr	r3, [pc, #92]	@ (8000858 <HAL_SPI_MspInit+0x8c>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000804:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <HAL_SPI_MspInit+0x8c>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	4a13      	ldr	r2, [pc, #76]	@ (8000858 <HAL_SPI_MspInit+0x8c>)
 800080a:	f043 0304 	orr.w	r3, r3, #4
 800080e:	6193      	str	r3, [r2, #24]
 8000810:	4b11      	ldr	r3, [pc, #68]	@ (8000858 <HAL_SPI_MspInit+0x8c>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	f003 0304 	and.w	r3, r3, #4
 8000818:	60bb      	str	r3, [r7, #8]
 800081a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800081c:	23a0      	movs	r3, #160	@ 0xa0
 800081e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000820:	2302      	movs	r3, #2
 8000822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000824:	2301      	movs	r3, #1
 8000826:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000828:	f107 0310 	add.w	r3, r7, #16
 800082c:	4619      	mov	r1, r3
 800082e:	480b      	ldr	r0, [pc, #44]	@ (800085c <HAL_SPI_MspInit+0x90>)
 8000830:	f000 f9d8 	bl	8000be4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000834:	2340      	movs	r3, #64	@ 0x40
 8000836:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000838:	2300      	movs	r3, #0
 800083a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	2300      	movs	r3, #0
 800083e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000840:	f107 0310 	add.w	r3, r7, #16
 8000844:	4619      	mov	r1, r3
 8000846:	4805      	ldr	r0, [pc, #20]	@ (800085c <HAL_SPI_MspInit+0x90>)
 8000848:	f000 f9cc 	bl	8000be4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800084c:	bf00      	nop
 800084e:	3720      	adds	r7, #32
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40013000 	.word	0x40013000
 8000858:	40021000 	.word	0x40021000
 800085c:	40010800 	.word	0x40010800

08000860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <NMI_Handler+0x4>

08000868 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <HardFault_Handler+0x4>

08000870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <MemManage_Handler+0x4>

08000878 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <BusFault_Handler+0x4>

08000880 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <UsageFault_Handler+0x4>

08000888 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr

08000894 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr

080008a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bc80      	pop	{r7}
 80008aa:	4770      	bx	lr

080008ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008b0:	f000 f874 	bl	800099c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr

080008c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008c4:	f7ff fff8 	bl	80008b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c8:	480b      	ldr	r0, [pc, #44]	@ (80008f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008ca:	490c      	ldr	r1, [pc, #48]	@ (80008fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008cc:	4a0c      	ldr	r2, [pc, #48]	@ (8000900 <LoopFillZerobss+0x16>)
  movs r3, #0
 80008ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d0:	e002      	b.n	80008d8 <LoopCopyDataInit>

080008d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008d6:	3304      	adds	r3, #4

080008d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008dc:	d3f9      	bcc.n	80008d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008de:	4a09      	ldr	r2, [pc, #36]	@ (8000904 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008e0:	4c09      	ldr	r4, [pc, #36]	@ (8000908 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008e4:	e001      	b.n	80008ea <LoopFillZerobss>

080008e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e8:	3204      	adds	r2, #4

080008ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008ec:	d3fb      	bcc.n	80008e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008ee:	f002 f88d 	bl	8002a0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008f2:	f7ff fe05 	bl	8000500 <main>
  bx lr
 80008f6:	4770      	bx	lr
  ldr r0, =_sdata
 80008f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008fc:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000900:	08002ae8 	.word	0x08002ae8
  ldr r2, =_sbss
 8000904:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000908:	2000010c 	.word	0x2000010c

0800090c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800090c:	e7fe      	b.n	800090c <ADC1_2_IRQHandler>
	...

08000910 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000914:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <HAL_Init+0x28>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a07      	ldr	r2, [pc, #28]	@ (8000938 <HAL_Init+0x28>)
 800091a:	f043 0310 	orr.w	r3, r3, #16
 800091e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000920:	2003      	movs	r0, #3
 8000922:	f000 f92b 	bl	8000b7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000926:	200f      	movs	r0, #15
 8000928:	f000 f808 	bl	800093c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800092c:	f7ff ff1c 	bl	8000768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	40022000 	.word	0x40022000

0800093c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <HAL_InitTick+0x54>)
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <HAL_InitTick+0x58>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	4619      	mov	r1, r3
 800094e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000952:	fbb3 f3f1 	udiv	r3, r3, r1
 8000956:	fbb2 f3f3 	udiv	r3, r2, r3
 800095a:	4618      	mov	r0, r3
 800095c:	f000 f935 	bl	8000bca <HAL_SYSTICK_Config>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	e00e      	b.n	8000988 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2b0f      	cmp	r3, #15
 800096e:	d80a      	bhi.n	8000986 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000970:	2200      	movs	r2, #0
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	f04f 30ff 	mov.w	r0, #4294967295
 8000978:	f000 f90b 	bl	8000b92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800097c:	4a06      	ldr	r2, [pc, #24]	@ (8000998 <HAL_InitTick+0x5c>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000982:	2300      	movs	r3, #0
 8000984:	e000      	b.n	8000988 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
}
 8000988:	4618      	mov	r0, r3
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000018 	.word	0x20000018
 8000994:	20000020 	.word	0x20000020
 8000998:	2000001c 	.word	0x2000001c

0800099c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009a0:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <HAL_IncTick+0x1c>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	461a      	mov	r2, r3
 80009a6:	4b05      	ldr	r3, [pc, #20]	@ (80009bc <HAL_IncTick+0x20>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4413      	add	r3, r2
 80009ac:	4a03      	ldr	r2, [pc, #12]	@ (80009bc <HAL_IncTick+0x20>)
 80009ae:	6013      	str	r3, [r2, #0]
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr
 80009b8:	20000020 	.word	0x20000020
 80009bc:	200000a8 	.word	0x200000a8

080009c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  return uwTick;
 80009c4:	4b02      	ldr	r3, [pc, #8]	@ (80009d0 <HAL_GetTick+0x10>)
 80009c6:	681b      	ldr	r3, [r3, #0]
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr
 80009d0:	200000a8 	.word	0x200000a8

080009d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009dc:	f7ff fff0 	bl	80009c0 <HAL_GetTick>
 80009e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009ec:	d005      	beq.n	80009fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <HAL_Delay+0x44>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	461a      	mov	r2, r3
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	4413      	add	r3, r2
 80009f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009fa:	bf00      	nop
 80009fc:	f7ff ffe0 	bl	80009c0 <HAL_GetTick>
 8000a00:	4602      	mov	r2, r0
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	68fa      	ldr	r2, [r7, #12]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d8f7      	bhi.n	80009fc <HAL_Delay+0x28>
  {
  }
}
 8000a0c:	bf00      	nop
 8000a0e:	bf00      	nop
 8000a10:	3710      	adds	r7, #16
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000020 	.word	0x20000020

08000a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	f003 0307 	and.w	r3, r3, #7
 8000a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a60 <__NVIC_SetPriorityGrouping+0x44>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a38:	4013      	ands	r3, r2
 8000a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a4e:	4a04      	ldr	r2, [pc, #16]	@ (8000a60 <__NVIC_SetPriorityGrouping+0x44>)
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	60d3      	str	r3, [r2, #12]
}
 8000a54:	bf00      	nop
 8000a56:	3714      	adds	r7, #20
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bc80      	pop	{r7}
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a68:	4b04      	ldr	r3, [pc, #16]	@ (8000a7c <__NVIC_GetPriorityGrouping+0x18>)
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	0a1b      	lsrs	r3, r3, #8
 8000a6e:	f003 0307 	and.w	r3, r3, #7
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bc80      	pop	{r7}
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	6039      	str	r1, [r7, #0]
 8000a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	db0a      	blt.n	8000aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	490c      	ldr	r1, [pc, #48]	@ (8000acc <__NVIC_SetPriority+0x4c>)
 8000a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a9e:	0112      	lsls	r2, r2, #4
 8000aa0:	b2d2      	uxtb	r2, r2
 8000aa2:	440b      	add	r3, r1
 8000aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aa8:	e00a      	b.n	8000ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	b2da      	uxtb	r2, r3
 8000aae:	4908      	ldr	r1, [pc, #32]	@ (8000ad0 <__NVIC_SetPriority+0x50>)
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	f003 030f 	and.w	r3, r3, #15
 8000ab6:	3b04      	subs	r3, #4
 8000ab8:	0112      	lsls	r2, r2, #4
 8000aba:	b2d2      	uxtb	r2, r2
 8000abc:	440b      	add	r3, r1
 8000abe:	761a      	strb	r2, [r3, #24]
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	e000e100 	.word	0xe000e100
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b089      	sub	sp, #36	@ 0x24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ae8:	69fb      	ldr	r3, [r7, #28]
 8000aea:	f1c3 0307 	rsb	r3, r3, #7
 8000aee:	2b04      	cmp	r3, #4
 8000af0:	bf28      	it	cs
 8000af2:	2304      	movcs	r3, #4
 8000af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	3304      	adds	r3, #4
 8000afa:	2b06      	cmp	r3, #6
 8000afc:	d902      	bls.n	8000b04 <NVIC_EncodePriority+0x30>
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	3b03      	subs	r3, #3
 8000b02:	e000      	b.n	8000b06 <NVIC_EncodePriority+0x32>
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b08:	f04f 32ff 	mov.w	r2, #4294967295
 8000b0c:	69bb      	ldr	r3, [r7, #24]
 8000b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b12:	43da      	mvns	r2, r3
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	401a      	ands	r2, r3
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	fa01 f303 	lsl.w	r3, r1, r3
 8000b26:	43d9      	mvns	r1, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b2c:	4313      	orrs	r3, r2
         );
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3724      	adds	r7, #36	@ 0x24
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr

08000b38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b48:	d301      	bcc.n	8000b4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e00f      	b.n	8000b6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b78 <SysTick_Config+0x40>)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	3b01      	subs	r3, #1
 8000b54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b56:	210f      	movs	r1, #15
 8000b58:	f04f 30ff 	mov.w	r0, #4294967295
 8000b5c:	f7ff ff90 	bl	8000a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b60:	4b05      	ldr	r3, [pc, #20]	@ (8000b78 <SysTick_Config+0x40>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b66:	4b04      	ldr	r3, [pc, #16]	@ (8000b78 <SysTick_Config+0x40>)
 8000b68:	2207      	movs	r2, #7
 8000b6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b6c:	2300      	movs	r3, #0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	e000e010 	.word	0xe000e010

08000b7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff ff49 	bl	8000a1c <__NVIC_SetPriorityGrouping>
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b92:	b580      	push	{r7, lr}
 8000b94:	b086      	sub	sp, #24
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	4603      	mov	r3, r0
 8000b9a:	60b9      	str	r1, [r7, #8]
 8000b9c:	607a      	str	r2, [r7, #4]
 8000b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ba4:	f7ff ff5e 	bl	8000a64 <__NVIC_GetPriorityGrouping>
 8000ba8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000baa:	687a      	ldr	r2, [r7, #4]
 8000bac:	68b9      	ldr	r1, [r7, #8]
 8000bae:	6978      	ldr	r0, [r7, #20]
 8000bb0:	f7ff ff90 	bl	8000ad4 <NVIC_EncodePriority>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bba:	4611      	mov	r1, r2
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff ff5f 	bl	8000a80 <__NVIC_SetPriority>
}
 8000bc2:	bf00      	nop
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b082      	sub	sp, #8
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f7ff ffb0 	bl	8000b38 <SysTick_Config>
 8000bd8:	4603      	mov	r3, r0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3708      	adds	r7, #8
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b08b      	sub	sp, #44	@ 0x2c
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf6:	e169      	b.n	8000ecc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000c00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	69fa      	ldr	r2, [r7, #28]
 8000c08:	4013      	ands	r3, r2
 8000c0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c0c:	69ba      	ldr	r2, [r7, #24]
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	f040 8158 	bne.w	8000ec6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	4a9a      	ldr	r2, [pc, #616]	@ (8000e84 <HAL_GPIO_Init+0x2a0>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d05e      	beq.n	8000cde <HAL_GPIO_Init+0xfa>
 8000c20:	4a98      	ldr	r2, [pc, #608]	@ (8000e84 <HAL_GPIO_Init+0x2a0>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d875      	bhi.n	8000d12 <HAL_GPIO_Init+0x12e>
 8000c26:	4a98      	ldr	r2, [pc, #608]	@ (8000e88 <HAL_GPIO_Init+0x2a4>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d058      	beq.n	8000cde <HAL_GPIO_Init+0xfa>
 8000c2c:	4a96      	ldr	r2, [pc, #600]	@ (8000e88 <HAL_GPIO_Init+0x2a4>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d86f      	bhi.n	8000d12 <HAL_GPIO_Init+0x12e>
 8000c32:	4a96      	ldr	r2, [pc, #600]	@ (8000e8c <HAL_GPIO_Init+0x2a8>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d052      	beq.n	8000cde <HAL_GPIO_Init+0xfa>
 8000c38:	4a94      	ldr	r2, [pc, #592]	@ (8000e8c <HAL_GPIO_Init+0x2a8>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d869      	bhi.n	8000d12 <HAL_GPIO_Init+0x12e>
 8000c3e:	4a94      	ldr	r2, [pc, #592]	@ (8000e90 <HAL_GPIO_Init+0x2ac>)
 8000c40:	4293      	cmp	r3, r2
 8000c42:	d04c      	beq.n	8000cde <HAL_GPIO_Init+0xfa>
 8000c44:	4a92      	ldr	r2, [pc, #584]	@ (8000e90 <HAL_GPIO_Init+0x2ac>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d863      	bhi.n	8000d12 <HAL_GPIO_Init+0x12e>
 8000c4a:	4a92      	ldr	r2, [pc, #584]	@ (8000e94 <HAL_GPIO_Init+0x2b0>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d046      	beq.n	8000cde <HAL_GPIO_Init+0xfa>
 8000c50:	4a90      	ldr	r2, [pc, #576]	@ (8000e94 <HAL_GPIO_Init+0x2b0>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d85d      	bhi.n	8000d12 <HAL_GPIO_Init+0x12e>
 8000c56:	2b12      	cmp	r3, #18
 8000c58:	d82a      	bhi.n	8000cb0 <HAL_GPIO_Init+0xcc>
 8000c5a:	2b12      	cmp	r3, #18
 8000c5c:	d859      	bhi.n	8000d12 <HAL_GPIO_Init+0x12e>
 8000c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8000c64 <HAL_GPIO_Init+0x80>)
 8000c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c64:	08000cdf 	.word	0x08000cdf
 8000c68:	08000cb9 	.word	0x08000cb9
 8000c6c:	08000ccb 	.word	0x08000ccb
 8000c70:	08000d0d 	.word	0x08000d0d
 8000c74:	08000d13 	.word	0x08000d13
 8000c78:	08000d13 	.word	0x08000d13
 8000c7c:	08000d13 	.word	0x08000d13
 8000c80:	08000d13 	.word	0x08000d13
 8000c84:	08000d13 	.word	0x08000d13
 8000c88:	08000d13 	.word	0x08000d13
 8000c8c:	08000d13 	.word	0x08000d13
 8000c90:	08000d13 	.word	0x08000d13
 8000c94:	08000d13 	.word	0x08000d13
 8000c98:	08000d13 	.word	0x08000d13
 8000c9c:	08000d13 	.word	0x08000d13
 8000ca0:	08000d13 	.word	0x08000d13
 8000ca4:	08000d13 	.word	0x08000d13
 8000ca8:	08000cc1 	.word	0x08000cc1
 8000cac:	08000cd5 	.word	0x08000cd5
 8000cb0:	4a79      	ldr	r2, [pc, #484]	@ (8000e98 <HAL_GPIO_Init+0x2b4>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d013      	beq.n	8000cde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000cb6:	e02c      	b.n	8000d12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	623b      	str	r3, [r7, #32]
          break;
 8000cbe:	e029      	b.n	8000d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	623b      	str	r3, [r7, #32]
          break;
 8000cc8:	e024      	b.n	8000d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	68db      	ldr	r3, [r3, #12]
 8000cce:	3308      	adds	r3, #8
 8000cd0:	623b      	str	r3, [r7, #32]
          break;
 8000cd2:	e01f      	b.n	8000d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	68db      	ldr	r3, [r3, #12]
 8000cd8:	330c      	adds	r3, #12
 8000cda:	623b      	str	r3, [r7, #32]
          break;
 8000cdc:	e01a      	b.n	8000d14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d102      	bne.n	8000cec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ce6:	2304      	movs	r3, #4
 8000ce8:	623b      	str	r3, [r7, #32]
          break;
 8000cea:	e013      	b.n	8000d14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d105      	bne.n	8000d00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cf4:	2308      	movs	r3, #8
 8000cf6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	69fa      	ldr	r2, [r7, #28]
 8000cfc:	611a      	str	r2, [r3, #16]
          break;
 8000cfe:	e009      	b.n	8000d14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d00:	2308      	movs	r3, #8
 8000d02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	69fa      	ldr	r2, [r7, #28]
 8000d08:	615a      	str	r2, [r3, #20]
          break;
 8000d0a:	e003      	b.n	8000d14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	623b      	str	r3, [r7, #32]
          break;
 8000d10:	e000      	b.n	8000d14 <HAL_GPIO_Init+0x130>
          break;
 8000d12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	2bff      	cmp	r3, #255	@ 0xff
 8000d18:	d801      	bhi.n	8000d1e <HAL_GPIO_Init+0x13a>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	e001      	b.n	8000d22 <HAL_GPIO_Init+0x13e>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	3304      	adds	r3, #4
 8000d22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	2bff      	cmp	r3, #255	@ 0xff
 8000d28:	d802      	bhi.n	8000d30 <HAL_GPIO_Init+0x14c>
 8000d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	e002      	b.n	8000d36 <HAL_GPIO_Init+0x152>
 8000d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d32:	3b08      	subs	r3, #8
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	210f      	movs	r1, #15
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	fa01 f303 	lsl.w	r3, r1, r3
 8000d44:	43db      	mvns	r3, r3
 8000d46:	401a      	ands	r2, r3
 8000d48:	6a39      	ldr	r1, [r7, #32]
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d50:	431a      	orrs	r2, r3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f000 80b1 	beq.w	8000ec6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d64:	4b4d      	ldr	r3, [pc, #308]	@ (8000e9c <HAL_GPIO_Init+0x2b8>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	4a4c      	ldr	r2, [pc, #304]	@ (8000e9c <HAL_GPIO_Init+0x2b8>)
 8000d6a:	f043 0301 	orr.w	r3, r3, #1
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b4a      	ldr	r3, [pc, #296]	@ (8000e9c <HAL_GPIO_Init+0x2b8>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d7c:	4a48      	ldr	r2, [pc, #288]	@ (8000ea0 <HAL_GPIO_Init+0x2bc>)
 8000d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d80:	089b      	lsrs	r3, r3, #2
 8000d82:	3302      	adds	r3, #2
 8000d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d8c:	f003 0303 	and.w	r3, r3, #3
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	220f      	movs	r2, #15
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	43db      	mvns	r3, r3
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4a40      	ldr	r2, [pc, #256]	@ (8000ea4 <HAL_GPIO_Init+0x2c0>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d013      	beq.n	8000dd0 <HAL_GPIO_Init+0x1ec>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a3f      	ldr	r2, [pc, #252]	@ (8000ea8 <HAL_GPIO_Init+0x2c4>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d00d      	beq.n	8000dcc <HAL_GPIO_Init+0x1e8>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a3e      	ldr	r2, [pc, #248]	@ (8000eac <HAL_GPIO_Init+0x2c8>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d007      	beq.n	8000dc8 <HAL_GPIO_Init+0x1e4>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a3d      	ldr	r2, [pc, #244]	@ (8000eb0 <HAL_GPIO_Init+0x2cc>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d101      	bne.n	8000dc4 <HAL_GPIO_Init+0x1e0>
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e006      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dc4:	2304      	movs	r3, #4
 8000dc6:	e004      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dc8:	2302      	movs	r3, #2
 8000dca:	e002      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dcc:	2301      	movs	r3, #1
 8000dce:	e000      	b.n	8000dd2 <HAL_GPIO_Init+0x1ee>
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000dd4:	f002 0203 	and.w	r2, r2, #3
 8000dd8:	0092      	lsls	r2, r2, #2
 8000dda:	4093      	lsls	r3, r2
 8000ddc:	68fa      	ldr	r2, [r7, #12]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000de2:	492f      	ldr	r1, [pc, #188]	@ (8000ea0 <HAL_GPIO_Init+0x2bc>)
 8000de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de6:	089b      	lsrs	r3, r3, #2
 8000de8:	3302      	adds	r3, #2
 8000dea:	68fa      	ldr	r2, [r7, #12]
 8000dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d006      	beq.n	8000e0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000dfe:	689a      	ldr	r2, [r3, #8]
 8000e00:	492c      	ldr	r1, [pc, #176]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	608b      	str	r3, [r1, #8]
 8000e08:	e006      	b.n	8000e18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e0c:	689a      	ldr	r2, [r3, #8]
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	43db      	mvns	r3, r3
 8000e12:	4928      	ldr	r1, [pc, #160]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e14:	4013      	ands	r3, r2
 8000e16:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d006      	beq.n	8000e32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e24:	4b23      	ldr	r3, [pc, #140]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e26:	68da      	ldr	r2, [r3, #12]
 8000e28:	4922      	ldr	r1, [pc, #136]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e2a:	69bb      	ldr	r3, [r7, #24]
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	60cb      	str	r3, [r1, #12]
 8000e30:	e006      	b.n	8000e40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e32:	4b20      	ldr	r3, [pc, #128]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e34:	68da      	ldr	r2, [r3, #12]
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	491e      	ldr	r1, [pc, #120]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d006      	beq.n	8000e5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000e4c:	4b19      	ldr	r3, [pc, #100]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e4e:	685a      	ldr	r2, [r3, #4]
 8000e50:	4918      	ldr	r1, [pc, #96]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	604b      	str	r3, [r1, #4]
 8000e58:	e006      	b.n	8000e68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e5a:	4b16      	ldr	r3, [pc, #88]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e5c:	685a      	ldr	r2, [r3, #4]
 8000e5e:	69bb      	ldr	r3, [r7, #24]
 8000e60:	43db      	mvns	r3, r3
 8000e62:	4914      	ldr	r1, [pc, #80]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e64:	4013      	ands	r3, r2
 8000e66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d021      	beq.n	8000eb8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e74:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	490e      	ldr	r1, [pc, #56]	@ (8000eb4 <HAL_GPIO_Init+0x2d0>)
 8000e7a:	69bb      	ldr	r3, [r7, #24]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	600b      	str	r3, [r1, #0]
 8000e80:	e021      	b.n	8000ec6 <HAL_GPIO_Init+0x2e2>
 8000e82:	bf00      	nop
 8000e84:	10320000 	.word	0x10320000
 8000e88:	10310000 	.word	0x10310000
 8000e8c:	10220000 	.word	0x10220000
 8000e90:	10210000 	.word	0x10210000
 8000e94:	10120000 	.word	0x10120000
 8000e98:	10110000 	.word	0x10110000
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	40010000 	.word	0x40010000
 8000ea4:	40010800 	.word	0x40010800
 8000ea8:	40010c00 	.word	0x40010c00
 8000eac:	40011000 	.word	0x40011000
 8000eb0:	40011400 	.word	0x40011400
 8000eb4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee8 <HAL_GPIO_Init+0x304>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	69bb      	ldr	r3, [r7, #24]
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	4909      	ldr	r1, [pc, #36]	@ (8000ee8 <HAL_GPIO_Init+0x304>)
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ec8:	3301      	adds	r3, #1
 8000eca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	f47f ae8e 	bne.w	8000bf8 <HAL_GPIO_Init+0x14>
  }
}
 8000edc:	bf00      	nop
 8000ede:	bf00      	nop
 8000ee0:	372c      	adds	r7, #44	@ 0x2c
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr
 8000ee8:	40010400 	.word	0x40010400

08000eec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	689a      	ldr	r2, [r3, #8]
 8000efc:	887b      	ldrh	r3, [r7, #2]
 8000efe:	4013      	ands	r3, r2
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d002      	beq.n	8000f0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000f04:	2301      	movs	r3, #1
 8000f06:	73fb      	strb	r3, [r7, #15]
 8000f08:	e001      	b.n	8000f0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3714      	adds	r7, #20
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr

08000f1a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b083      	sub	sp, #12
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	460b      	mov	r3, r1
 8000f24:	807b      	strh	r3, [r7, #2]
 8000f26:	4613      	mov	r3, r2
 8000f28:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f2a:	787b      	ldrb	r3, [r7, #1]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d003      	beq.n	8000f38 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f30:	887a      	ldrh	r2, [r7, #2]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000f36:	e003      	b.n	8000f40 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000f38:	887b      	ldrh	r3, [r7, #2]
 8000f3a:	041a      	lsls	r2, r3, #16
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	611a      	str	r2, [r3, #16]
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bc80      	pop	{r7}
 8000f48:	4770      	bx	lr

08000f4a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b085      	sub	sp, #20
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	460b      	mov	r3, r1
 8000f54:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f5c:	887a      	ldrh	r2, [r7, #2]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	4013      	ands	r3, r2
 8000f62:	041a      	lsls	r2, r3, #16
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	43d9      	mvns	r1, r3
 8000f68:	887b      	ldrh	r3, [r7, #2]
 8000f6a:	400b      	ands	r3, r1
 8000f6c:	431a      	orrs	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	611a      	str	r2, [r3, #16]
}
 8000f72:	bf00      	nop
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr

08000f7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e272      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f000 8087 	beq.w	80010aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f9c:	4b92      	ldr	r3, [pc, #584]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f003 030c 	and.w	r3, r3, #12
 8000fa4:	2b04      	cmp	r3, #4
 8000fa6:	d00c      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fa8:	4b8f      	ldr	r3, [pc, #572]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f003 030c 	and.w	r3, r3, #12
 8000fb0:	2b08      	cmp	r3, #8
 8000fb2:	d112      	bne.n	8000fda <HAL_RCC_OscConfig+0x5e>
 8000fb4:	4b8c      	ldr	r3, [pc, #560]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fc0:	d10b      	bne.n	8000fda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fc2:	4b89      	ldr	r3, [pc, #548]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d06c      	beq.n	80010a8 <HAL_RCC_OscConfig+0x12c>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d168      	bne.n	80010a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e24c      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fe2:	d106      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x76>
 8000fe4:	4b80      	ldr	r3, [pc, #512]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a7f      	ldr	r2, [pc, #508]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8000fea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fee:	6013      	str	r3, [r2, #0]
 8000ff0:	e02e      	b.n	8001050 <HAL_RCC_OscConfig+0xd4>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d10c      	bne.n	8001014 <HAL_RCC_OscConfig+0x98>
 8000ffa:	4b7b      	ldr	r3, [pc, #492]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a7a      	ldr	r2, [pc, #488]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001000:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001004:	6013      	str	r3, [r2, #0]
 8001006:	4b78      	ldr	r3, [pc, #480]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a77      	ldr	r2, [pc, #476]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 800100c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001010:	6013      	str	r3, [r2, #0]
 8001012:	e01d      	b.n	8001050 <HAL_RCC_OscConfig+0xd4>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800101c:	d10c      	bne.n	8001038 <HAL_RCC_OscConfig+0xbc>
 800101e:	4b72      	ldr	r3, [pc, #456]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a71      	ldr	r2, [pc, #452]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001024:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001028:	6013      	str	r3, [r2, #0]
 800102a:	4b6f      	ldr	r3, [pc, #444]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a6e      	ldr	r2, [pc, #440]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001030:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001034:	6013      	str	r3, [r2, #0]
 8001036:	e00b      	b.n	8001050 <HAL_RCC_OscConfig+0xd4>
 8001038:	4b6b      	ldr	r3, [pc, #428]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a6a      	ldr	r2, [pc, #424]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 800103e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001042:	6013      	str	r3, [r2, #0]
 8001044:	4b68      	ldr	r3, [pc, #416]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a67      	ldr	r2, [pc, #412]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 800104a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800104e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d013      	beq.n	8001080 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001058:	f7ff fcb2 	bl	80009c0 <HAL_GetTick>
 800105c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800105e:	e008      	b.n	8001072 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001060:	f7ff fcae 	bl	80009c0 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b64      	cmp	r3, #100	@ 0x64
 800106c:	d901      	bls.n	8001072 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800106e:	2303      	movs	r3, #3
 8001070:	e200      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001072:	4b5d      	ldr	r3, [pc, #372]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d0f0      	beq.n	8001060 <HAL_RCC_OscConfig+0xe4>
 800107e:	e014      	b.n	80010aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001080:	f7ff fc9e 	bl	80009c0 <HAL_GetTick>
 8001084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001086:	e008      	b.n	800109a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001088:	f7ff fc9a 	bl	80009c0 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b64      	cmp	r3, #100	@ 0x64
 8001094:	d901      	bls.n	800109a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e1ec      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800109a:	4b53      	ldr	r3, [pc, #332]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1f0      	bne.n	8001088 <HAL_RCC_OscConfig+0x10c>
 80010a6:	e000      	b.n	80010aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0302 	and.w	r3, r3, #2
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d063      	beq.n	800117e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010b6:	4b4c      	ldr	r3, [pc, #304]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 030c 	and.w	r3, r3, #12
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d00b      	beq.n	80010da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010c2:	4b49      	ldr	r3, [pc, #292]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 030c 	and.w	r3, r3, #12
 80010ca:	2b08      	cmp	r3, #8
 80010cc:	d11c      	bne.n	8001108 <HAL_RCC_OscConfig+0x18c>
 80010ce:	4b46      	ldr	r3, [pc, #280]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d116      	bne.n	8001108 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010da:	4b43      	ldr	r3, [pc, #268]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d005      	beq.n	80010f2 <HAL_RCC_OscConfig+0x176>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	691b      	ldr	r3, [r3, #16]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d001      	beq.n	80010f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e1c0      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f2:	4b3d      	ldr	r3, [pc, #244]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	4939      	ldr	r1, [pc, #228]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001102:	4313      	orrs	r3, r2
 8001104:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001106:	e03a      	b.n	800117e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	691b      	ldr	r3, [r3, #16]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d020      	beq.n	8001152 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001110:	4b36      	ldr	r3, [pc, #216]	@ (80011ec <HAL_RCC_OscConfig+0x270>)
 8001112:	2201      	movs	r2, #1
 8001114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001116:	f7ff fc53 	bl	80009c0 <HAL_GetTick>
 800111a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800111c:	e008      	b.n	8001130 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800111e:	f7ff fc4f 	bl	80009c0 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e1a1      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001130:	4b2d      	ldr	r3, [pc, #180]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0302 	and.w	r3, r3, #2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d0f0      	beq.n	800111e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800113c:	4b2a      	ldr	r3, [pc, #168]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	00db      	lsls	r3, r3, #3
 800114a:	4927      	ldr	r1, [pc, #156]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 800114c:	4313      	orrs	r3, r2
 800114e:	600b      	str	r3, [r1, #0]
 8001150:	e015      	b.n	800117e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001152:	4b26      	ldr	r3, [pc, #152]	@ (80011ec <HAL_RCC_OscConfig+0x270>)
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001158:	f7ff fc32 	bl	80009c0 <HAL_GetTick>
 800115c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800115e:	e008      	b.n	8001172 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001160:	f7ff fc2e 	bl	80009c0 <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	2b02      	cmp	r3, #2
 800116c:	d901      	bls.n	8001172 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800116e:	2303      	movs	r3, #3
 8001170:	e180      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001172:	4b1d      	ldr	r3, [pc, #116]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	2b00      	cmp	r3, #0
 800117c:	d1f0      	bne.n	8001160 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0308 	and.w	r3, r3, #8
 8001186:	2b00      	cmp	r3, #0
 8001188:	d03a      	beq.n	8001200 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	699b      	ldr	r3, [r3, #24]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d019      	beq.n	80011c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001192:	4b17      	ldr	r3, [pc, #92]	@ (80011f0 <HAL_RCC_OscConfig+0x274>)
 8001194:	2201      	movs	r2, #1
 8001196:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001198:	f7ff fc12 	bl	80009c0 <HAL_GetTick>
 800119c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800119e:	e008      	b.n	80011b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011a0:	f7ff fc0e 	bl	80009c0 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d901      	bls.n	80011b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e160      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011b2:	4b0d      	ldr	r3, [pc, #52]	@ (80011e8 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d0f0      	beq.n	80011a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80011be:	2001      	movs	r0, #1
 80011c0:	f000 fa9c 	bl	80016fc <RCC_Delay>
 80011c4:	e01c      	b.n	8001200 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011c6:	4b0a      	ldr	r3, [pc, #40]	@ (80011f0 <HAL_RCC_OscConfig+0x274>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011cc:	f7ff fbf8 	bl	80009c0 <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d2:	e00f      	b.n	80011f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011d4:	f7ff fbf4 	bl	80009c0 <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d908      	bls.n	80011f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e146      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
 80011e6:	bf00      	nop
 80011e8:	40021000 	.word	0x40021000
 80011ec:	42420000 	.word	0x42420000
 80011f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011f4:	4b92      	ldr	r3, [pc, #584]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80011f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011f8:	f003 0302 	and.w	r3, r3, #2
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1e9      	bne.n	80011d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0304 	and.w	r3, r3, #4
 8001208:	2b00      	cmp	r3, #0
 800120a:	f000 80a6 	beq.w	800135a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800120e:	2300      	movs	r3, #0
 8001210:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001212:	4b8b      	ldr	r3, [pc, #556]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d10d      	bne.n	800123a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800121e:	4b88      	ldr	r3, [pc, #544]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001220:	69db      	ldr	r3, [r3, #28]
 8001222:	4a87      	ldr	r2, [pc, #540]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001228:	61d3      	str	r3, [r2, #28]
 800122a:	4b85      	ldr	r3, [pc, #532]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001236:	2301      	movs	r3, #1
 8001238:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800123a:	4b82      	ldr	r3, [pc, #520]	@ (8001444 <HAL_RCC_OscConfig+0x4c8>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001242:	2b00      	cmp	r3, #0
 8001244:	d118      	bne.n	8001278 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001246:	4b7f      	ldr	r3, [pc, #508]	@ (8001444 <HAL_RCC_OscConfig+0x4c8>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a7e      	ldr	r2, [pc, #504]	@ (8001444 <HAL_RCC_OscConfig+0x4c8>)
 800124c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001250:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001252:	f7ff fbb5 	bl	80009c0 <HAL_GetTick>
 8001256:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001258:	e008      	b.n	800126c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800125a:	f7ff fbb1 	bl	80009c0 <HAL_GetTick>
 800125e:	4602      	mov	r2, r0
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	2b64      	cmp	r3, #100	@ 0x64
 8001266:	d901      	bls.n	800126c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001268:	2303      	movs	r3, #3
 800126a:	e103      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800126c:	4b75      	ldr	r3, [pc, #468]	@ (8001444 <HAL_RCC_OscConfig+0x4c8>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001274:	2b00      	cmp	r3, #0
 8001276:	d0f0      	beq.n	800125a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d106      	bne.n	800128e <HAL_RCC_OscConfig+0x312>
 8001280:	4b6f      	ldr	r3, [pc, #444]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	4a6e      	ldr	r2, [pc, #440]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001286:	f043 0301 	orr.w	r3, r3, #1
 800128a:	6213      	str	r3, [r2, #32]
 800128c:	e02d      	b.n	80012ea <HAL_RCC_OscConfig+0x36e>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10c      	bne.n	80012b0 <HAL_RCC_OscConfig+0x334>
 8001296:	4b6a      	ldr	r3, [pc, #424]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001298:	6a1b      	ldr	r3, [r3, #32]
 800129a:	4a69      	ldr	r2, [pc, #420]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 800129c:	f023 0301 	bic.w	r3, r3, #1
 80012a0:	6213      	str	r3, [r2, #32]
 80012a2:	4b67      	ldr	r3, [pc, #412]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012a4:	6a1b      	ldr	r3, [r3, #32]
 80012a6:	4a66      	ldr	r2, [pc, #408]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012a8:	f023 0304 	bic.w	r3, r3, #4
 80012ac:	6213      	str	r3, [r2, #32]
 80012ae:	e01c      	b.n	80012ea <HAL_RCC_OscConfig+0x36e>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	d10c      	bne.n	80012d2 <HAL_RCC_OscConfig+0x356>
 80012b8:	4b61      	ldr	r3, [pc, #388]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012ba:	6a1b      	ldr	r3, [r3, #32]
 80012bc:	4a60      	ldr	r2, [pc, #384]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012be:	f043 0304 	orr.w	r3, r3, #4
 80012c2:	6213      	str	r3, [r2, #32]
 80012c4:	4b5e      	ldr	r3, [pc, #376]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012c6:	6a1b      	ldr	r3, [r3, #32]
 80012c8:	4a5d      	ldr	r2, [pc, #372]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	6213      	str	r3, [r2, #32]
 80012d0:	e00b      	b.n	80012ea <HAL_RCC_OscConfig+0x36e>
 80012d2:	4b5b      	ldr	r3, [pc, #364]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012d4:	6a1b      	ldr	r3, [r3, #32]
 80012d6:	4a5a      	ldr	r2, [pc, #360]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012d8:	f023 0301 	bic.w	r3, r3, #1
 80012dc:	6213      	str	r3, [r2, #32]
 80012de:	4b58      	ldr	r3, [pc, #352]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012e0:	6a1b      	ldr	r3, [r3, #32]
 80012e2:	4a57      	ldr	r2, [pc, #348]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80012e4:	f023 0304 	bic.w	r3, r3, #4
 80012e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d015      	beq.n	800131e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f2:	f7ff fb65 	bl	80009c0 <HAL_GetTick>
 80012f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f8:	e00a      	b.n	8001310 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012fa:	f7ff fb61 	bl	80009c0 <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001308:	4293      	cmp	r3, r2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e0b1      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001310:	4b4b      	ldr	r3, [pc, #300]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001312:	6a1b      	ldr	r3, [r3, #32]
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0ee      	beq.n	80012fa <HAL_RCC_OscConfig+0x37e>
 800131c:	e014      	b.n	8001348 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800131e:	f7ff fb4f 	bl	80009c0 <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001324:	e00a      	b.n	800133c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001326:	f7ff fb4b 	bl	80009c0 <HAL_GetTick>
 800132a:	4602      	mov	r2, r0
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001334:	4293      	cmp	r3, r2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e09b      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800133c:	4b40      	ldr	r3, [pc, #256]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1ee      	bne.n	8001326 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001348:	7dfb      	ldrb	r3, [r7, #23]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d105      	bne.n	800135a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800134e:	4b3c      	ldr	r3, [pc, #240]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001350:	69db      	ldr	r3, [r3, #28]
 8001352:	4a3b      	ldr	r2, [pc, #236]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001354:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001358:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	2b00      	cmp	r3, #0
 8001360:	f000 8087 	beq.w	8001472 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001364:	4b36      	ldr	r3, [pc, #216]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f003 030c 	and.w	r3, r3, #12
 800136c:	2b08      	cmp	r3, #8
 800136e:	d061      	beq.n	8001434 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	69db      	ldr	r3, [r3, #28]
 8001374:	2b02      	cmp	r3, #2
 8001376:	d146      	bne.n	8001406 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001378:	4b33      	ldr	r3, [pc, #204]	@ (8001448 <HAL_RCC_OscConfig+0x4cc>)
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137e:	f7ff fb1f 	bl	80009c0 <HAL_GetTick>
 8001382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001384:	e008      	b.n	8001398 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001386:	f7ff fb1b 	bl	80009c0 <HAL_GetTick>
 800138a:	4602      	mov	r2, r0
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	2b02      	cmp	r3, #2
 8001392:	d901      	bls.n	8001398 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	e06d      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001398:	4b29      	ldr	r3, [pc, #164]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1f0      	bne.n	8001386 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013ac:	d108      	bne.n	80013c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013ae:	4b24      	ldr	r3, [pc, #144]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	4921      	ldr	r1, [pc, #132]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80013bc:	4313      	orrs	r3, r2
 80013be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a19      	ldr	r1, [r3, #32]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d0:	430b      	orrs	r3, r1
 80013d2:	491b      	ldr	r1, [pc, #108]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80013d4:	4313      	orrs	r3, r2
 80013d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001448 <HAL_RCC_OscConfig+0x4cc>)
 80013da:	2201      	movs	r2, #1
 80013dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013de:	f7ff faef 	bl	80009c0 <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013e4:	e008      	b.n	80013f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013e6:	f7ff faeb 	bl	80009c0 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e03d      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013f8:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d0f0      	beq.n	80013e6 <HAL_RCC_OscConfig+0x46a>
 8001404:	e035      	b.n	8001472 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001406:	4b10      	ldr	r3, [pc, #64]	@ (8001448 <HAL_RCC_OscConfig+0x4cc>)
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140c:	f7ff fad8 	bl	80009c0 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001414:	f7ff fad4 	bl	80009c0 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e026      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001426:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <HAL_RCC_OscConfig+0x4c4>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0x498>
 8001432:	e01e      	b.n	8001472 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d107      	bne.n	800144c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e019      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
 8001440:	40021000 	.word	0x40021000
 8001444:	40007000 	.word	0x40007000
 8001448:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800144c:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <HAL_RCC_OscConfig+0x500>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6a1b      	ldr	r3, [r3, #32]
 800145c:	429a      	cmp	r2, r3
 800145e:	d106      	bne.n	800146e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800146a:	429a      	cmp	r2, r3
 800146c:	d001      	beq.n	8001472 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e000      	b.n	8001474 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40021000 	.word	0x40021000

08001480 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
 8001488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d101      	bne.n	8001494 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e0d0      	b.n	8001636 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001494:	4b6a      	ldr	r3, [pc, #424]	@ (8001640 <HAL_RCC_ClockConfig+0x1c0>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0307 	and.w	r3, r3, #7
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d910      	bls.n	80014c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014a2:	4b67      	ldr	r3, [pc, #412]	@ (8001640 <HAL_RCC_ClockConfig+0x1c0>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f023 0207 	bic.w	r2, r3, #7
 80014aa:	4965      	ldr	r1, [pc, #404]	@ (8001640 <HAL_RCC_ClockConfig+0x1c0>)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b2:	4b63      	ldr	r3, [pc, #396]	@ (8001640 <HAL_RCC_ClockConfig+0x1c0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d001      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e0b8      	b.n	8001636 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d020      	beq.n	8001512 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d005      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014dc:	4b59      	ldr	r3, [pc, #356]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	4a58      	ldr	r2, [pc, #352]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 80014e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80014e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0308 	and.w	r3, r3, #8
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d005      	beq.n	8001500 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014f4:	4b53      	ldr	r3, [pc, #332]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	4a52      	ldr	r2, [pc, #328]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 80014fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80014fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001500:	4b50      	ldr	r3, [pc, #320]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	494d      	ldr	r1, [pc, #308]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 800150e:	4313      	orrs	r3, r2
 8001510:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	2b00      	cmp	r3, #0
 800151c:	d040      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d107      	bne.n	8001536 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001526:	4b47      	ldr	r3, [pc, #284]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d115      	bne.n	800155e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e07f      	b.n	8001636 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	2b02      	cmp	r3, #2
 800153c:	d107      	bne.n	800154e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800153e:	4b41      	ldr	r3, [pc, #260]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d109      	bne.n	800155e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e073      	b.n	8001636 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800154e:	4b3d      	ldr	r3, [pc, #244]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e06b      	b.n	8001636 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800155e:	4b39      	ldr	r3, [pc, #228]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f023 0203 	bic.w	r2, r3, #3
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	4936      	ldr	r1, [pc, #216]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 800156c:	4313      	orrs	r3, r2
 800156e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001570:	f7ff fa26 	bl	80009c0 <HAL_GetTick>
 8001574:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001576:	e00a      	b.n	800158e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001578:	f7ff fa22 	bl	80009c0 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001586:	4293      	cmp	r3, r2
 8001588:	d901      	bls.n	800158e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e053      	b.n	8001636 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800158e:	4b2d      	ldr	r3, [pc, #180]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 020c 	and.w	r2, r3, #12
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	429a      	cmp	r2, r3
 800159e:	d1eb      	bne.n	8001578 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015a0:	4b27      	ldr	r3, [pc, #156]	@ (8001640 <HAL_RCC_ClockConfig+0x1c0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 0307 	and.w	r3, r3, #7
 80015a8:	683a      	ldr	r2, [r7, #0]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d210      	bcs.n	80015d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ae:	4b24      	ldr	r3, [pc, #144]	@ (8001640 <HAL_RCC_ClockConfig+0x1c0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f023 0207 	bic.w	r2, r3, #7
 80015b6:	4922      	ldr	r1, [pc, #136]	@ (8001640 <HAL_RCC_ClockConfig+0x1c0>)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015be:	4b20      	ldr	r3, [pc, #128]	@ (8001640 <HAL_RCC_ClockConfig+0x1c0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0307 	and.w	r3, r3, #7
 80015c6:	683a      	ldr	r2, [r7, #0]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d001      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e032      	b.n	8001636 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d008      	beq.n	80015ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015dc:	4b19      	ldr	r3, [pc, #100]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	4916      	ldr	r1, [pc, #88]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d009      	beq.n	800160e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015fa:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	490e      	ldr	r1, [pc, #56]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 800160a:	4313      	orrs	r3, r2
 800160c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800160e:	f000 f821 	bl	8001654 <HAL_RCC_GetSysClockFreq>
 8001612:	4602      	mov	r2, r0
 8001614:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <HAL_RCC_ClockConfig+0x1c4>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	091b      	lsrs	r3, r3, #4
 800161a:	f003 030f 	and.w	r3, r3, #15
 800161e:	490a      	ldr	r1, [pc, #40]	@ (8001648 <HAL_RCC_ClockConfig+0x1c8>)
 8001620:	5ccb      	ldrb	r3, [r1, r3]
 8001622:	fa22 f303 	lsr.w	r3, r2, r3
 8001626:	4a09      	ldr	r2, [pc, #36]	@ (800164c <HAL_RCC_ClockConfig+0x1cc>)
 8001628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800162a:	4b09      	ldr	r3, [pc, #36]	@ (8001650 <HAL_RCC_ClockConfig+0x1d0>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff f984 	bl	800093c <HAL_InitTick>

  return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40022000 	.word	0x40022000
 8001644:	40021000 	.word	0x40021000
 8001648:	08002a9c 	.word	0x08002a9c
 800164c:	20000018 	.word	0x20000018
 8001650:	2000001c 	.word	0x2000001c

08001654 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001654:	b480      	push	{r7}
 8001656:	b087      	sub	sp, #28
 8001658:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	2300      	movs	r3, #0
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	2300      	movs	r3, #0
 8001668:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800166e:	4b1e      	ldr	r3, [pc, #120]	@ (80016e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f003 030c 	and.w	r3, r3, #12
 800167a:	2b04      	cmp	r3, #4
 800167c:	d002      	beq.n	8001684 <HAL_RCC_GetSysClockFreq+0x30>
 800167e:	2b08      	cmp	r3, #8
 8001680:	d003      	beq.n	800168a <HAL_RCC_GetSysClockFreq+0x36>
 8001682:	e027      	b.n	80016d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001684:	4b19      	ldr	r3, [pc, #100]	@ (80016ec <HAL_RCC_GetSysClockFreq+0x98>)
 8001686:	613b      	str	r3, [r7, #16]
      break;
 8001688:	e027      	b.n	80016da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	0c9b      	lsrs	r3, r3, #18
 800168e:	f003 030f 	and.w	r3, r3, #15
 8001692:	4a17      	ldr	r2, [pc, #92]	@ (80016f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001694:	5cd3      	ldrb	r3, [r2, r3]
 8001696:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d010      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80016a2:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	0c5b      	lsrs	r3, r3, #17
 80016a8:	f003 0301 	and.w	r3, r3, #1
 80016ac:	4a11      	ldr	r2, [pc, #68]	@ (80016f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80016ae:	5cd3      	ldrb	r3, [r2, r3]
 80016b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <HAL_RCC_GetSysClockFreq+0x98>)
 80016b6:	fb03 f202 	mul.w	r2, r3, r2
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c0:	617b      	str	r3, [r7, #20]
 80016c2:	e004      	b.n	80016ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4a0c      	ldr	r2, [pc, #48]	@ (80016f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80016c8:	fb02 f303 	mul.w	r3, r2, r3
 80016cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	613b      	str	r3, [r7, #16]
      break;
 80016d2:	e002      	b.n	80016da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016d4:	4b05      	ldr	r3, [pc, #20]	@ (80016ec <HAL_RCC_GetSysClockFreq+0x98>)
 80016d6:	613b      	str	r3, [r7, #16]
      break;
 80016d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016da:	693b      	ldr	r3, [r7, #16]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	371c      	adds	r7, #28
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000
 80016ec:	007a1200 	.word	0x007a1200
 80016f0:	08002aac 	.word	0x08002aac
 80016f4:	08002abc 	.word	0x08002abc
 80016f8:	003d0900 	.word	0x003d0900

080016fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001704:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <RCC_Delay+0x34>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a0a      	ldr	r2, [pc, #40]	@ (8001734 <RCC_Delay+0x38>)
 800170a:	fba2 2303 	umull	r2, r3, r2, r3
 800170e:	0a5b      	lsrs	r3, r3, #9
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	fb02 f303 	mul.w	r3, r2, r3
 8001716:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001718:	bf00      	nop
  }
  while (Delay --);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	1e5a      	subs	r2, r3, #1
 800171e:	60fa      	str	r2, [r7, #12]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d1f9      	bne.n	8001718 <RCC_Delay+0x1c>
}
 8001724:	bf00      	nop
 8001726:	bf00      	nop
 8001728:	3714      	adds	r7, #20
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	20000018 	.word	0x20000018
 8001734:	10624dd3 	.word	0x10624dd3

08001738 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e076      	b.n	8001838 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800174e:	2b00      	cmp	r3, #0
 8001750:	d108      	bne.n	8001764 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800175a:	d009      	beq.n	8001770 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	61da      	str	r2, [r3, #28]
 8001762:	e005      	b.n	8001770 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b00      	cmp	r3, #0
 8001780:	d106      	bne.n	8001790 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f7ff f81e 	bl	80007cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2202      	movs	r2, #2
 8001794:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80017a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80017b8:	431a      	orrs	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017c2:	431a      	orrs	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	f003 0302 	and.w	r3, r3, #2
 80017cc:	431a      	orrs	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	431a      	orrs	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017e0:	431a      	orrs	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017ea:	431a      	orrs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6a1b      	ldr	r3, [r3, #32]
 80017f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017f4:	ea42 0103 	orr.w	r1, r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	430a      	orrs	r2, r1
 8001806:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	0c1a      	lsrs	r2, r3, #16
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f002 0204 	and.w	r2, r2, #4
 8001816:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	69da      	ldr	r2, [r3, #28]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001826:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2201      	movs	r2, #1
 8001832:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	4613      	mov	r3, r2
 800184e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001850:	f7ff f8b6 	bl	80009c0 <HAL_GetTick>
 8001854:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001856:	88fb      	ldrh	r3, [r7, #6]
 8001858:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001860:	b2db      	uxtb	r3, r3
 8001862:	2b01      	cmp	r3, #1
 8001864:	d001      	beq.n	800186a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001866:	2302      	movs	r3, #2
 8001868:	e12a      	b.n	8001ac0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d002      	beq.n	8001876 <HAL_SPI_Transmit+0x36>
 8001870:	88fb      	ldrh	r3, [r7, #6]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e122      	b.n	8001ac0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001880:	2b01      	cmp	r3, #1
 8001882:	d101      	bne.n	8001888 <HAL_SPI_Transmit+0x48>
 8001884:	2302      	movs	r3, #2
 8001886:	e11b      	b.n	8001ac0 <HAL_SPI_Transmit+0x280>
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2201      	movs	r2, #1
 800188c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2203      	movs	r2, #3
 8001894:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2200      	movs	r2, #0
 800189c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	88fa      	ldrh	r2, [r7, #6]
 80018a8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	88fa      	ldrh	r2, [r7, #6]
 80018ae:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2200      	movs	r2, #0
 80018b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2200      	movs	r2, #0
 80018ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2200      	movs	r2, #0
 80018c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2200      	movs	r2, #0
 80018c6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2200      	movs	r2, #0
 80018cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80018d6:	d10f      	bne.n	80018f8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80018e6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80018f6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001902:	2b40      	cmp	r3, #64	@ 0x40
 8001904:	d007      	beq.n	8001916 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001914:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800191e:	d152      	bne.n	80019c6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d002      	beq.n	800192e <HAL_SPI_Transmit+0xee>
 8001928:	8b7b      	ldrh	r3, [r7, #26]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d145      	bne.n	80019ba <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	881a      	ldrh	r2, [r3, #0]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	1c9a      	adds	r2, r3, #2
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001948:	b29b      	uxth	r3, r3
 800194a:	3b01      	subs	r3, #1
 800194c:	b29a      	uxth	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001952:	e032      	b.n	80019ba <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b02      	cmp	r3, #2
 8001960:	d112      	bne.n	8001988 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	881a      	ldrh	r2, [r3, #0]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	1c9a      	adds	r2, r3, #2
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800197c:	b29b      	uxth	r3, r3
 800197e:	3b01      	subs	r3, #1
 8001980:	b29a      	uxth	r2, r3
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001986:	e018      	b.n	80019ba <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001988:	f7ff f81a 	bl	80009c0 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d803      	bhi.n	80019a0 <HAL_SPI_Transmit+0x160>
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800199e:	d102      	bne.n	80019a6 <HAL_SPI_Transmit+0x166>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d109      	bne.n	80019ba <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2201      	movs	r2, #1
 80019aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e082      	b.n	8001ac0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80019be:	b29b      	uxth	r3, r3
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1c7      	bne.n	8001954 <HAL_SPI_Transmit+0x114>
 80019c4:	e053      	b.n	8001a6e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d002      	beq.n	80019d4 <HAL_SPI_Transmit+0x194>
 80019ce:	8b7b      	ldrh	r3, [r7, #26]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d147      	bne.n	8001a64 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	330c      	adds	r3, #12
 80019de:	7812      	ldrb	r2, [r2, #0]
 80019e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	1c5a      	adds	r2, r3, #1
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	3b01      	subs	r3, #1
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80019fa:	e033      	b.n	8001a64 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d113      	bne.n	8001a32 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	330c      	adds	r3, #12
 8001a14:	7812      	ldrb	r2, [r2, #0]
 8001a16:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001a30:	e018      	b.n	8001a64 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a32:	f7fe ffc5 	bl	80009c0 <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	683a      	ldr	r2, [r7, #0]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d803      	bhi.n	8001a4a <HAL_SPI_Transmit+0x20a>
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a48:	d102      	bne.n	8001a50 <HAL_SPI_Transmit+0x210>
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d109      	bne.n	8001a64 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001a60:	2303      	movs	r3, #3
 8001a62:	e02d      	b.n	8001ac0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1c6      	bne.n	80019fc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a6e:	69fa      	ldr	r2, [r7, #28]
 8001a70:	6839      	ldr	r1, [r7, #0]
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f000 fbc4 	bl	8002200 <SPI_EndRxTxTransaction>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d002      	beq.n	8001a84 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2220      	movs	r2, #32
 8001a82:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d10a      	bne.n	8001aa2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e000      	b.n	8001ac0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001abe:	2300      	movs	r3, #0
  }
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3720      	adds	r7, #32
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b088      	sub	sp, #32
 8001acc:	af02      	add	r7, sp, #8
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	603b      	str	r3, [r7, #0]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d001      	beq.n	8001ae8 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e104      	b.n	8001cf2 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001af0:	d112      	bne.n	8001b18 <HAL_SPI_Receive+0x50>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10e      	bne.n	8001b18 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2204      	movs	r2, #4
 8001afe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001b02:	88fa      	ldrh	r2, [r7, #6]
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	68ba      	ldr	r2, [r7, #8]
 8001b0c:	68b9      	ldr	r1, [r7, #8]
 8001b0e:	68f8      	ldr	r0, [r7, #12]
 8001b10:	f000 f8f3 	bl	8001cfa <HAL_SPI_TransmitReceive>
 8001b14:	4603      	mov	r3, r0
 8001b16:	e0ec      	b.n	8001cf2 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b18:	f7fe ff52 	bl	80009c0 <HAL_GetTick>
 8001b1c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d002      	beq.n	8001b2a <HAL_SPI_Receive+0x62>
 8001b24:	88fb      	ldrh	r3, [r7, #6]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e0e1      	b.n	8001cf2 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d101      	bne.n	8001b3c <HAL_SPI_Receive+0x74>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e0da      	b.n	8001cf2 <HAL_SPI_Receive+0x22a>
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2204      	movs	r2, #4
 8001b48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	88fa      	ldrh	r2, [r7, #6]
 8001b5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	88fa      	ldrh	r2, [r7, #6]
 8001b62:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2200      	movs	r2, #0
 8001b74:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b8a:	d10f      	bne.n	8001bac <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b9a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001baa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bb6:	2b40      	cmp	r3, #64	@ 0x40
 8001bb8:	d007      	beq.n	8001bca <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001bc8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d170      	bne.n	8001cb4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001bd2:	e035      	b.n	8001c40 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d115      	bne.n	8001c0e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f103 020c 	add.w	r2, r3, #12
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bee:	7812      	ldrb	r2, [r2, #0]
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	3b01      	subs	r3, #1
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001c0c:	e018      	b.n	8001c40 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c0e:	f7fe fed7 	bl	80009c0 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d803      	bhi.n	8001c26 <HAL_SPI_Receive+0x15e>
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c24:	d102      	bne.n	8001c2c <HAL_SPI_Receive+0x164>
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d109      	bne.n	8001c40 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e058      	b.n	8001cf2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1c4      	bne.n	8001bd4 <HAL_SPI_Receive+0x10c>
 8001c4a:	e038      	b.n	8001cbe <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f003 0301 	and.w	r3, r3, #1
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d113      	bne.n	8001c82 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68da      	ldr	r2, [r3, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c64:	b292      	uxth	r2, r2
 8001c66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c6c:	1c9a      	adds	r2, r3, #2
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001c80:	e018      	b.n	8001cb4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c82:	f7fe fe9d 	bl	80009c0 <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d803      	bhi.n	8001c9a <HAL_SPI_Receive+0x1d2>
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c98:	d102      	bne.n	8001ca0 <HAL_SPI_Receive+0x1d8>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d109      	bne.n	8001cb4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e01e      	b.n	8001cf2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1c6      	bne.n	8001c4c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	6839      	ldr	r1, [r7, #0]
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	f000 fa4a 	bl	800215c <SPI_EndRxTransaction>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d002      	beq.n	8001cd4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	2220      	movs	r2, #32
 8001cd2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e000      	b.n	8001cf2 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
  }
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b08a      	sub	sp, #40	@ 0x28
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	60f8      	str	r0, [r7, #12]
 8001d02:	60b9      	str	r1, [r7, #8]
 8001d04:	607a      	str	r2, [r7, #4]
 8001d06:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d0c:	f7fe fe58 	bl	80009c0 <HAL_GetTick>
 8001d10:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001d18:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001d20:	887b      	ldrh	r3, [r7, #2]
 8001d22:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001d24:	7ffb      	ldrb	r3, [r7, #31]
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d00c      	beq.n	8001d44 <HAL_SPI_TransmitReceive+0x4a>
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d30:	d106      	bne.n	8001d40 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d102      	bne.n	8001d40 <HAL_SPI_TransmitReceive+0x46>
 8001d3a:	7ffb      	ldrb	r3, [r7, #31]
 8001d3c:	2b04      	cmp	r3, #4
 8001d3e:	d001      	beq.n	8001d44 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001d40:	2302      	movs	r3, #2
 8001d42:	e17f      	b.n	8002044 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d005      	beq.n	8001d56 <HAL_SPI_TransmitReceive+0x5c>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d002      	beq.n	8001d56 <HAL_SPI_TransmitReceive+0x5c>
 8001d50:	887b      	ldrh	r3, [r7, #2]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e174      	b.n	8002044 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d101      	bne.n	8001d68 <HAL_SPI_TransmitReceive+0x6e>
 8001d64:	2302      	movs	r3, #2
 8001d66:	e16d      	b.n	8002044 <HAL_SPI_TransmitReceive+0x34a>
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d003      	beq.n	8001d84 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2205      	movs	r2, #5
 8001d80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2200      	movs	r2, #0
 8001d88:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	887a      	ldrh	r2, [r7, #2]
 8001d94:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	887a      	ldrh	r2, [r7, #2]
 8001d9a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	887a      	ldrh	r2, [r7, #2]
 8001da6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	887a      	ldrh	r2, [r7, #2]
 8001dac:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	2200      	movs	r2, #0
 8001db2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2200      	movs	r2, #0
 8001db8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dc4:	2b40      	cmp	r3, #64	@ 0x40
 8001dc6:	d007      	beq.n	8001dd8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001dd6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001de0:	d17e      	bne.n	8001ee0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d002      	beq.n	8001df0 <HAL_SPI_TransmitReceive+0xf6>
 8001dea:	8afb      	ldrh	r3, [r7, #22]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d16c      	bne.n	8001eca <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df4:	881a      	ldrh	r2, [r3, #0]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e00:	1c9a      	adds	r2, r3, #2
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e14:	e059      	b.n	8001eca <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d11b      	bne.n	8001e5c <HAL_SPI_TransmitReceive+0x162>
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d016      	beq.n	8001e5c <HAL_SPI_TransmitReceive+0x162>
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d113      	bne.n	8001e5c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e38:	881a      	ldrh	r2, [r3, #0]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e44:	1c9a      	adds	r2, r3, #2
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	3b01      	subs	r3, #1
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d119      	bne.n	8001e9e <HAL_SPI_TransmitReceive+0x1a4>
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d014      	beq.n	8001e9e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e7e:	b292      	uxth	r2, r2
 8001e80:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e86:	1c9a      	adds	r2, r3, #2
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	3b01      	subs	r3, #1
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001e9e:	f7fe fd8f 	bl	80009c0 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	6a3b      	ldr	r3, [r7, #32]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d80d      	bhi.n	8001eca <HAL_SPI_TransmitReceive+0x1d0>
 8001eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb4:	d009      	beq.n	8001eca <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e0bc      	b.n	8002044 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1a0      	bne.n	8001e16 <HAL_SPI_TransmitReceive+0x11c>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d19b      	bne.n	8001e16 <HAL_SPI_TransmitReceive+0x11c>
 8001ede:	e082      	b.n	8001fe6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d002      	beq.n	8001eee <HAL_SPI_TransmitReceive+0x1f4>
 8001ee8:	8afb      	ldrh	r3, [r7, #22]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d171      	bne.n	8001fd2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	330c      	adds	r3, #12
 8001ef8:	7812      	ldrb	r2, [r2, #0]
 8001efa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f00:	1c5a      	adds	r2, r3, #1
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f14:	e05d      	b.n	8001fd2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d11c      	bne.n	8001f5e <HAL_SPI_TransmitReceive+0x264>
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d017      	beq.n	8001f5e <HAL_SPI_TransmitReceive+0x264>
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d114      	bne.n	8001f5e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	330c      	adds	r3, #12
 8001f3e:	7812      	ldrb	r2, [r2, #0]
 8001f40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	1c5a      	adds	r2, r3, #1
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	3b01      	subs	r3, #1
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d119      	bne.n	8001fa0 <HAL_SPI_TransmitReceive+0x2a6>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d014      	beq.n	8001fa0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68da      	ldr	r2, [r3, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f80:	b2d2      	uxtb	r2, r2
 8001f82:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f88:	1c5a      	adds	r2, r3, #1
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	3b01      	subs	r3, #1
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001fa0:	f7fe fd0e 	bl	80009c0 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	6a3b      	ldr	r3, [r7, #32]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d803      	bhi.n	8001fb8 <HAL_SPI_TransmitReceive+0x2be>
 8001fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb6:	d102      	bne.n	8001fbe <HAL_SPI_TransmitReceive+0x2c4>
 8001fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d109      	bne.n	8001fd2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e038      	b.n	8002044 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d19c      	bne.n	8001f16 <HAL_SPI_TransmitReceive+0x21c>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d197      	bne.n	8001f16 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fe6:	6a3a      	ldr	r2, [r7, #32]
 8001fe8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001fea:	68f8      	ldr	r0, [r7, #12]
 8001fec:	f000 f908 	bl	8002200 <SPI_EndRxTxTransaction>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d008      	beq.n	8002008 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e01d      	b.n	8002044 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d10a      	bne.n	8002026 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002010:	2300      	movs	r3, #0
 8002012:	613b      	str	r3, [r7, #16]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	613b      	str	r3, [r7, #16]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	613b      	str	r3, [r7, #16]
 8002024:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e000      	b.n	8002044 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002042:	2300      	movs	r3, #0
  }
}
 8002044:	4618      	mov	r0, r3
 8002046:	3728      	adds	r7, #40	@ 0x28
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	603b      	str	r3, [r7, #0]
 8002058:	4613      	mov	r3, r2
 800205a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800205c:	f7fe fcb0 	bl	80009c0 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002064:	1a9b      	subs	r3, r3, r2
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	4413      	add	r3, r2
 800206a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800206c:	f7fe fca8 	bl	80009c0 <HAL_GetTick>
 8002070:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002072:	4b39      	ldr	r3, [pc, #228]	@ (8002158 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	015b      	lsls	r3, r3, #5
 8002078:	0d1b      	lsrs	r3, r3, #20
 800207a:	69fa      	ldr	r2, [r7, #28]
 800207c:	fb02 f303 	mul.w	r3, r2, r3
 8002080:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002082:	e054      	b.n	800212e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208a:	d050      	beq.n	800212e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800208c:	f7fe fc98 	bl	80009c0 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	69fa      	ldr	r2, [r7, #28]
 8002098:	429a      	cmp	r2, r3
 800209a:	d902      	bls.n	80020a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d13d      	bne.n	800211e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80020b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80020ba:	d111      	bne.n	80020e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80020c4:	d004      	beq.n	80020d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020ce:	d107      	bne.n	80020e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020e8:	d10f      	bne.n	800210a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002108:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e017      	b.n	800214e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	3b01      	subs	r3, #1
 800212c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	4013      	ands	r3, r2
 8002138:	68ba      	ldr	r2, [r7, #8]
 800213a:	429a      	cmp	r2, r3
 800213c:	bf0c      	ite	eq
 800213e:	2301      	moveq	r3, #1
 8002140:	2300      	movne	r3, #0
 8002142:	b2db      	uxtb	r3, r3
 8002144:	461a      	mov	r2, r3
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	429a      	cmp	r2, r3
 800214a:	d19b      	bne.n	8002084 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	3720      	adds	r7, #32
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000018 	.word	0x20000018

0800215c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af02      	add	r7, sp, #8
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002170:	d111      	bne.n	8002196 <SPI_EndRxTransaction+0x3a>
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800217a:	d004      	beq.n	8002186 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002184:	d107      	bne.n	8002196 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002194:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800219e:	d117      	bne.n	80021d0 <SPI_EndRxTransaction+0x74>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a8:	d112      	bne.n	80021d0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	2200      	movs	r2, #0
 80021b2:	2101      	movs	r1, #1
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f7ff ff49 	bl	800204c <SPI_WaitFlagStateUntilTimeout>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d01a      	beq.n	80021f6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c4:	f043 0220 	orr.w	r2, r3, #32
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e013      	b.n	80021f8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	2200      	movs	r2, #0
 80021d8:	2180      	movs	r1, #128	@ 0x80
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f7ff ff36 	bl	800204c <SPI_WaitFlagStateUntilTimeout>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d007      	beq.n	80021f6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ea:	f043 0220 	orr.w	r2, r3, #32
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e000      	b.n	80021f8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3710      	adds	r7, #16
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b086      	sub	sp, #24
 8002204:	af02      	add	r7, sp, #8
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	2201      	movs	r2, #1
 8002214:	2102      	movs	r1, #2
 8002216:	68f8      	ldr	r0, [r7, #12]
 8002218:	f7ff ff18 	bl	800204c <SPI_WaitFlagStateUntilTimeout>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d007      	beq.n	8002232 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002226:	f043 0220 	orr.w	r2, r3, #32
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e013      	b.n	800225a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	2200      	movs	r2, #0
 800223a:	2180      	movs	r1, #128	@ 0x80
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f7ff ff05 	bl	800204c <SPI_WaitFlagStateUntilTimeout>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d007      	beq.n	8002258 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800224c:	f043 0220 	orr.w	r2, r3, #32
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e000      	b.n	800225a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <InicializoVariables>:
/**
 * @brief  Inicialización de variables de configuración por defecto.
 * @param  None
 * @retval None
 */
static void InicializoVariables(void) {
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0

	strncpy((char *)data_config_s.security_key,
 8002268:	2210      	movs	r2, #16
 800226a:	490f      	ldr	r1, [pc, #60]	@ (80022a8 <InicializoVariables+0x44>)
 800226c:	480f      	ldr	r0, [pc, #60]	@ (80022ac <InicializoVariables+0x48>)
 800226e:	f000 fbb9 	bl	80029e4 <strncpy>
			(char *) default_security_key,
			SEC_KEY_SIZE);
	strncpy((char *)data_config_s.my_mac,
 8002272:	2208      	movs	r2, #8
 8002274:	490e      	ldr	r1, [pc, #56]	@ (80022b0 <InicializoVariables+0x4c>)
 8002276:	480f      	ldr	r0, [pc, #60]	@ (80022b4 <InicializoVariables+0x50>)
 8002278:	f000 fbb4 	bl	80029e4 <strncpy>
			(char *) default_mac_address,
			LARGE_MAC_SIZE);
	data_config_s.sequence_number = DEFAULT_SEC_NUMBER;
 800227c:	4b0e      	ldr	r3, [pc, #56]	@ (80022b8 <InicializoVariables+0x54>)
 800227e:	2201      	movs	r2, #1
 8002280:	709a      	strb	r2, [r3, #2]
	data_config_s.my_channel = DEFAULT_CHANNEL;
 8002282:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <InicializoVariables+0x54>)
 8002284:	2203      	movs	r2, #3
 8002286:	70da      	strb	r2, [r3, #3]
	data_config_s.get_new_msg = false;
 8002288:	4b0b      	ldr	r3, [pc, #44]	@ (80022b8 <InicializoVariables+0x54>)
 800228a:	2200      	movs	r2, #0
 800228c:	701a      	strb	r2, [r3, #0]
	data_config_s.put_new_msg = false;
 800228e:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <InicializoVariables+0x54>)
 8002290:	2200      	movs	r2, #0
 8002292:	705a      	strb	r2, [r3, #1]
	data_config_s.my_panid = MY_DEFAULT_PAN_ID;
 8002294:	4b08      	ldr	r3, [pc, #32]	@ (80022b8 <InicializoVariables+0x54>)
 8002296:	f241 2234 	movw	r2, #4660	@ 0x1234
 800229a:	839a      	strh	r2, [r3, #28]
	data_config_s.my_address = MY_DEFAULT_ADDRESS;
 800229c:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <InicializoVariables+0x54>)
 800229e:	f241 1211 	movw	r2, #4369	@ 0x1111
 80022a2:	83da      	strh	r2, [r3, #30]
	return;
 80022a4:	bf00      	nop
}
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	08002ac8 	.word	0x08002ac8
 80022ac:	200000ec 	.word	0x200000ec
 80022b0:	08002ac0 	.word	0x08002ac0
 80022b4:	200000fc 	.word	0x200000fc
 80022b8:	200000e8 	.word	0x200000e8

080022bc <InicializoMRF24>:
/**
 * @brief  Inicialización del módulo MRF24J40MA
 * @param  None
 * @retval Estado de la operación (TIME_OUT_OCURRIDO, INICIALIZACION_OK)
 */
static mrf24_state_t InicializoMRF24(void) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0

	uint8_t lectura;
	delayNoBloqueanteData delay_time_out;
	DelayInit(&delay_time_out, MRF_TIME_OUT);
 80022c2:	463b      	mov	r3, r7
 80022c4:	21c8      	movs	r1, #200	@ 0xc8
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fd ffca 	bl	8000260 <DelayInit>
	SetShortAddr(SOFTRST, RSTPWR | RSTBB | RSTMAC);
 80022cc:	2107      	movs	r1, #7
 80022ce:	202a      	movs	r0, #42	@ 0x2a
 80022d0:	f000 f887 	bl	80023e2 <SetShortAddr>
	DelayReset(&delay_time_out);
 80022d4:	463b      	mov	r3, r7
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe f808 	bl	80002ec <DelayReset>

	do {

		lectura = GetShortAddr(SOFTRST);
 80022dc:	202a      	movs	r0, #42	@ 0x2a
 80022de:	f000 f8a0 	bl	8002422 <GetShortAddr>
 80022e2:	4603      	mov	r3, r0
 80022e4:	73fb      	strb	r3, [r7, #15]
		if(DelayRead(&delay_time_out))
 80022e6:	463b      	mov	r3, r7
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7fd ffd0 	bl	800028e <DelayRead>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <InicializoMRF24+0x3c>
			return TIME_OUT_OCURRIDO;
 80022f4:	2305      	movs	r3, #5
 80022f6:	e070      	b.n	80023da <InicializoMRF24+0x11e>
	}while((lectura & (RSTPWR | RSTBB | RSTMAC)) != VACIO);
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1ec      	bne.n	80022dc <InicializoMRF24+0x20>
	delay_t(WAIT_50_MS);
 8002302:	2032      	movs	r0, #50	@ 0x32
 8002304:	f7fe fb66 	bl	80009d4 <HAL_Delay>
	SetShortAddr(RXFLUSH, RXFLUSH_RESET);
 8002308:	2101      	movs	r1, #1
 800230a:	200d      	movs	r0, #13
 800230c:	f000 f869 	bl	80023e2 <SetShortAddr>
	SetDeviceAddress();
 8002310:	f000 f906 	bl	8002520 <SetDeviceAddress>
	SetDeviceMACAddress();
 8002314:	f000 f92a 	bl	800256c <SetDeviceMACAddress>
	SetLongAddr(RFCON1, VCOOPT1 | VCOOPT0);
 8002318:	2103      	movs	r1, #3
 800231a:	f240 2001 	movw	r0, #513	@ 0x201
 800231e:	f000 f8a1 	bl	8002464 <SetLongAddr>
	SetLongAddr(RFCON2, PLLEN);
 8002322:	2180      	movs	r1, #128	@ 0x80
 8002324:	f240 2002 	movw	r0, #514	@ 0x202
 8002328:	f000 f89c 	bl	8002464 <SetLongAddr>
	SetLongAddr(RFCON3, P20dBm | P0dBm);
 800232c:	2180      	movs	r1, #128	@ 0x80
 800232e:	f240 2003 	movw	r0, #515	@ 0x203
 8002332:	f000 f897 	bl	8002464 <SetLongAddr>
	SetLongAddr(RFCON6, TXFIL | _20MRECVR);
 8002336:	2190      	movs	r1, #144	@ 0x90
 8002338:	f240 2006 	movw	r0, #518	@ 0x206
 800233c:	f000 f892 	bl	8002464 <SetLongAddr>
	SetLongAddr(RFCON7, SLPCLK100KHZ);
 8002340:	2180      	movs	r1, #128	@ 0x80
 8002342:	f240 2007 	movw	r0, #519	@ 0x207
 8002346:	f000 f88d 	bl	8002464 <SetLongAddr>
	SetLongAddr(RFCON8, RFVCO);
 800234a:	2110      	movs	r1, #16
 800234c:	f44f 7002 	mov.w	r0, #520	@ 0x208
 8002350:	f000 f888 	bl	8002464 <SetLongAddr>
	SetLongAddr(SLPCON1, CLKOUTDIS | SLPCLKDIV0);
 8002354:	2121      	movs	r1, #33	@ 0x21
 8002356:	f44f 7008 	mov.w	r0, #544	@ 0x220
 800235a:	f000 f883 	bl	8002464 <SetLongAddr>
	SetShortAddr(BBREG2, CCA_MODE_1);
 800235e:	2180      	movs	r1, #128	@ 0x80
 8002360:	203a      	movs	r0, #58	@ 0x3a
 8002362:	f000 f83e 	bl	80023e2 <SetShortAddr>
	SetShortAddr(BBREG6, RSSIMODE2);
 8002366:	2140      	movs	r1, #64	@ 0x40
 8002368:	203e      	movs	r0, #62	@ 0x3e
 800236a:	f000 f83a 	bl	80023e2 <SetShortAddr>
	SetShortAddr(CCAEDTH, CCAEDTH2 | CCAEDTH1);
 800236e:	2106      	movs	r1, #6
 8002370:	203f      	movs	r0, #63	@ 0x3f
 8002372:	f000 f836 	bl	80023e2 <SetShortAddr>
	SetShortAddr(PACON2, FIFOEN | TXONTS2 | TXONTS1);
 8002376:	2198      	movs	r1, #152	@ 0x98
 8002378:	2018      	movs	r0, #24
 800237a:	f000 f832 	bl	80023e2 <SetShortAddr>
	SetShortAddr(TXSTBL, RFSTBL3 | RFSTBL0 | MSIFS2 | MSIFS0);
 800237e:	2195      	movs	r1, #149	@ 0x95
 8002380:	202e      	movs	r0, #46	@ 0x2e
 8002382:	f000 f82e 	bl	80023e2 <SetShortAddr>
	DelayReset(&delay_time_out);
 8002386:	463b      	mov	r3, r7
 8002388:	4618      	mov	r0, r3
 800238a:	f7fd ffaf 	bl	80002ec <DelayReset>

	do {

		lectura = GetLongAddr(RFSTATE) & RX;
 800238e:	f240 200f 	movw	r0, #527	@ 0x20f
 8002392:	f000 f88b 	bl	80024ac <GetLongAddr>
 8002396:	4603      	mov	r3, r0
 8002398:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800239c:	73fb      	strb	r3, [r7, #15]
		if(DelayRead(&delay_time_out))
 800239e:	463b      	mov	r3, r7
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fd ff74 	bl	800028e <DelayRead>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <InicializoMRF24+0xf4>
			return TIME_OUT_OCURRIDO;
 80023ac:	2305      	movs	r3, #5
 80023ae:	e014      	b.n	80023da <InicializoMRF24+0x11e>
	}while(lectura != RX);
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	2ba0      	cmp	r3, #160	@ 0xa0
 80023b4:	d1eb      	bne.n	800238e <InicializoMRF24+0xd2>
	SetShortAddr(MRFINTCON, SLPIE_DIS | WAKEIE_DIS | HSYMTMRIE_DIS | SECIE_DIS
 80023b6:	21f5      	movs	r1, #245	@ 0xf5
 80023b8:	2032      	movs	r0, #50	@ 0x32
 80023ba:	f000 f812 	bl	80023e2 <SetShortAddr>
					| TXG2IE_DIS | TXNIE_DIS);
	SetShortAddr(ACKTMOUT, DRPACK | MAWD5 | MAWD4 | MAWD3 | MAWD0);
 80023be:	21b9      	movs	r1, #185	@ 0xb9
 80023c0:	2012      	movs	r0, #18
 80023c2:	f000 f80e 	bl	80023e2 <SetShortAddr>
	SetChannel();
 80023c6:	f000 f893 	bl	80024f0 <SetChannel>
	SetShortAddr(RXMCR, VACIO);
 80023ca:	2100      	movs	r1, #0
 80023cc:	2000      	movs	r0, #0
 80023ce:	f000 f808 	bl	80023e2 <SetShortAddr>
	(void)GetShortAddr(INTSTAT);
 80023d2:	2031      	movs	r0, #49	@ 0x31
 80023d4:	f000 f825 	bl	8002422 <GetShortAddr>
	return INICIALIZACION_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}

080023e2 <SetShortAddr>:
 * @retval None
 * @note   Al escribir direcciones cortas (SHORT ADDRESS REGISTER) se comienza
 *         con el MSB en 0 indicando una dirección corta, 6 bits con la
 *         dirección del registro, y 1 bit indicando la lectura o escritura.
 */
static void SetShortAddr(uint8_t reg_address, uint8_t valor) {
 80023e2:	b580      	push	{r7, lr}
 80023e4:	b082      	sub	sp, #8
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	4603      	mov	r3, r0
 80023ea:	460a      	mov	r2, r1
 80023ec:	71fb      	strb	r3, [r7, #7]
 80023ee:	4613      	mov	r3, r2
 80023f0:	71bb      	strb	r3, [r7, #6]

	reg_address = (uint8_t) (reg_address << SHIFT_SHORT_ADDR) | WRITE_8_BITS;
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	f043 0301 	orr.w	r3, r3, #1
 80023fc:	71fb      	strb	r3, [r7, #7]
	SetCSPin(DISABLE);
 80023fe:	2000      	movs	r0, #0
 8002400:	f000 fa5a 	bl	80028b8 <SetCSPin>
	WriteByteSPIPort(reg_address);
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	4618      	mov	r0, r3
 8002408:	f000 fa9e 	bl	8002948 <WriteByteSPIPort>
	WriteByteSPIPort(valor);
 800240c:	79bb      	ldrb	r3, [r7, #6]
 800240e:	4618      	mov	r0, r3
 8002410:	f000 fa9a 	bl	8002948 <WriteByteSPIPort>
	SetCSPin(ENABLE);
 8002414:	2001      	movs	r0, #1
 8002416:	f000 fa4f 	bl	80028b8 <SetCSPin>
	return;
 800241a:	bf00      	nop
}
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <GetShortAddr>:
 * @retval Valor devuelto por el módulo - 1 byte
 * @note   Al escribir direcciones cortas (SHORT ADDRESS REGISTER) se comienza
 *         con el MSB en 0 indicando una dirección corta, 6 bits con la
 *         dirección del registro, y 1 bit indicando la lectura o escritura.
 */
static uint8_t GetShortAddr(uint8_t reg_address) {
 8002422:	b580      	push	{r7, lr}
 8002424:	b084      	sub	sp, #16
 8002426:	af00      	add	r7, sp, #0
 8002428:	4603      	mov	r3, r0
 800242a:	71fb      	strb	r3, [r7, #7]

	uint8_t leido_spi = VACIO;
 800242c:	2300      	movs	r3, #0
 800242e:	73fb      	strb	r3, [r7, #15]
	reg_address = (uint8_t) (reg_address << SHIFT_SHORT_ADDR) & READ_8_BITS;
 8002430:	79fb      	ldrb	r3, [r7, #7]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	b2db      	uxtb	r3, r3
 8002436:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800243a:	71fb      	strb	r3, [r7, #7]
	SetCSPin(DISABLE);
 800243c:	2000      	movs	r0, #0
 800243e:	f000 fa3b 	bl	80028b8 <SetCSPin>
	WriteByteSPIPort(reg_address);
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	4618      	mov	r0, r3
 8002446:	f000 fa7f 	bl	8002948 <WriteByteSPIPort>
	leido_spi = ReadByteSPIPort();
 800244a:	f000 fab1 	bl	80029b0 <ReadByteSPIPort>
 800244e:	4603      	mov	r3, r0
 8002450:	73fb      	strb	r3, [r7, #15]
	SetCSPin(ENABLE);
 8002452:	2001      	movs	r0, #1
 8002454:	f000 fa30 	bl	80028b8 <SetCSPin>
	return leido_spi;
 8002458:	7bfb      	ldrb	r3, [r7, #15]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <SetLongAddr>:
 * @note   Al escribir direcciones largas (LONG ADDRESS REGISTER) se comienza
 *         con el MSB en 1 indicando una dirección larga, 10 bits con la
 *         dirección del registro, y 1 bit indicando la lectura o escritura. En
 *         los 4 bits restantes (LSB) no importa el valor.
 */
static void SetLongAddr(uint16_t reg_address, uint8_t valor) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	460a      	mov	r2, r1
 800246e:	80fb      	strh	r3, [r7, #6]
 8002470:	4613      	mov	r3, r2
 8002472:	717b      	strb	r3, [r7, #5]

	reg_address = (reg_address << SHIFT_LONG_ADDR) | WRITE_16_BITS;
 8002474:	88fb      	ldrh	r3, [r7, #6]
 8002476:	015b      	lsls	r3, r3, #5
 8002478:	b21a      	sxth	r2, r3
 800247a:	4b0b      	ldr	r3, [pc, #44]	@ (80024a8 <SetLongAddr+0x44>)
 800247c:	4313      	orrs	r3, r2
 800247e:	b21b      	sxth	r3, r3
 8002480:	80fb      	strh	r3, [r7, #6]
	SetCSPin(DISABLE);
 8002482:	2000      	movs	r0, #0
 8002484:	f000 fa18 	bl	80028b8 <SetCSPin>
	Write2ByteSPIPort(reg_address);
 8002488:	88fb      	ldrh	r3, [r7, #6]
 800248a:	4618      	mov	r0, r3
 800248c:	f000 fa6e 	bl	800296c <Write2ByteSPIPort>
	WriteByteSPIPort(valor);
 8002490:	797b      	ldrb	r3, [r7, #5]
 8002492:	4618      	mov	r0, r3
 8002494:	f000 fa58 	bl	8002948 <WriteByteSPIPort>
	SetCSPin(ENABLE);
 8002498:	2001      	movs	r0, #1
 800249a:	f000 fa0d 	bl	80028b8 <SetCSPin>
	return;
 800249e:	bf00      	nop
}
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	ffff8010 	.word	0xffff8010

080024ac <GetLongAddr>:
 * @note   Al escribir direcciones largas (LONG ADDRESS REGISTER) se comienza
 *         con el MSB en 1 indicando una dirección larga, 10 bits con la
 *         dirección del registro, y 1 bit indicando la lectura o escritura. En
 *         los 4 bits restantes (LSB) no importa el valor.
 */
static uint8_t GetLongAddr(uint16_t reg_address) {
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	80fb      	strh	r3, [r7, #6]

	uint8_t respuesta;
	reg_address = (reg_address << SHIFT_LONG_ADDR) | READ_16_BITS;
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	015b      	lsls	r3, r3, #5
 80024ba:	b21b      	sxth	r3, r3
 80024bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024c4:	b21b      	sxth	r3, r3
 80024c6:	80fb      	strh	r3, [r7, #6]
	SetCSPin(DISABLE);
 80024c8:	2000      	movs	r0, #0
 80024ca:	f000 f9f5 	bl	80028b8 <SetCSPin>
	Write2ByteSPIPort(reg_address);
 80024ce:	88fb      	ldrh	r3, [r7, #6]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f000 fa4b 	bl	800296c <Write2ByteSPIPort>
	respuesta = ReadByteSPIPort();
 80024d6:	f000 fa6b 	bl	80029b0 <ReadByteSPIPort>
 80024da:	4603      	mov	r3, r0
 80024dc:	73fb      	strb	r3, [r7, #15]
	SetCSPin(ENABLE);
 80024de:	2001      	movs	r0, #1
 80024e0:	f000 f9ea 	bl	80028b8 <SetCSPin>
	return respuesta;
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <SetChannel>:
/**
 * @brief  Seteo en el módulo en canal guardado en mrf24_data_config
 * @param  None
 * @retval None
 */
static void SetChannel(void) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0

	SetLongAddr(RFCON0, data_config_s.my_channel);
 80024f4:	4b09      	ldr	r3, [pc, #36]	@ (800251c <SetChannel+0x2c>)
 80024f6:	78db      	ldrb	r3, [r3, #3]
 80024f8:	4619      	mov	r1, r3
 80024fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80024fe:	f7ff ffb1 	bl	8002464 <SetLongAddr>
	SetShortAddr(RFCTL, RFRST_HOLD);
 8002502:	2104      	movs	r1, #4
 8002504:	2036      	movs	r0, #54	@ 0x36
 8002506:	f7ff ff6c 	bl	80023e2 <SetShortAddr>
	SetShortAddr(RFCTL, VACIO);
 800250a:	2100      	movs	r1, #0
 800250c:	2036      	movs	r0, #54	@ 0x36
 800250e:	f7ff ff68 	bl	80023e2 <SetShortAddr>
	delay_t(WAIT_1_MS);
 8002512:	2001      	movs	r0, #1
 8002514:	f7fe fa5e 	bl	80009d4 <HAL_Delay>
	return;
 8002518:	bf00      	nop
}
 800251a:	bd80      	pop	{r7, pc}
 800251c:	200000e8 	.word	0x200000e8

08002520 <SetDeviceAddress>:
/**
 * @brief  Seteo en el módulo la dirección corta guardada en mrf24_data_config
 * @param  None
 * @retval None
 */
static void SetDeviceAddress(void) {
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0

	SetShortAddr(SADRH, (uint8_t) (data_config_s.my_address >> SHIFT_BYTE));
 8002524:	4b10      	ldr	r3, [pc, #64]	@ (8002568 <SetDeviceAddress+0x48>)
 8002526:	8bdb      	ldrh	r3, [r3, #30]
 8002528:	0a1b      	lsrs	r3, r3, #8
 800252a:	b29b      	uxth	r3, r3
 800252c:	b2db      	uxtb	r3, r3
 800252e:	4619      	mov	r1, r3
 8002530:	2004      	movs	r0, #4
 8002532:	f7ff ff56 	bl	80023e2 <SetShortAddr>
	SetShortAddr(SADRL, (uint8_t) (data_config_s.my_address));
 8002536:	4b0c      	ldr	r3, [pc, #48]	@ (8002568 <SetDeviceAddress+0x48>)
 8002538:	8bdb      	ldrh	r3, [r3, #30]
 800253a:	b2db      	uxtb	r3, r3
 800253c:	4619      	mov	r1, r3
 800253e:	2003      	movs	r0, #3
 8002540:	f7ff ff4f 	bl	80023e2 <SetShortAddr>
	SetShortAddr(PANIDH, (uint8_t) (data_config_s.my_panid >> SHIFT_BYTE));
 8002544:	4b08      	ldr	r3, [pc, #32]	@ (8002568 <SetDeviceAddress+0x48>)
 8002546:	8b9b      	ldrh	r3, [r3, #28]
 8002548:	0a1b      	lsrs	r3, r3, #8
 800254a:	b29b      	uxth	r3, r3
 800254c:	b2db      	uxtb	r3, r3
 800254e:	4619      	mov	r1, r3
 8002550:	2002      	movs	r0, #2
 8002552:	f7ff ff46 	bl	80023e2 <SetShortAddr>
	SetShortAddr(PANIDL, (uint8_t) (data_config_s.my_panid));
 8002556:	4b04      	ldr	r3, [pc, #16]	@ (8002568 <SetDeviceAddress+0x48>)
 8002558:	8b9b      	ldrh	r3, [r3, #28]
 800255a:	b2db      	uxtb	r3, r3
 800255c:	4619      	mov	r1, r3
 800255e:	2001      	movs	r0, #1
 8002560:	f7ff ff3f 	bl	80023e2 <SetShortAddr>
	return;
 8002564:	bf00      	nop
}
 8002566:	bd80      	pop	{r7, pc}
 8002568:	200000e8 	.word	0x200000e8

0800256c <SetDeviceMACAddress>:
/**
 * @brief  Seteo en el módulo la dirección mac guardada en mrf24_data_config.
 * @param  None.
 * @retval None.
 */
static void SetDeviceMACAddress(void) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0

	for(uint8_t i = 0; i < LARGE_MAC_SIZE; i++) {
 8002572:	2300      	movs	r3, #0
 8002574:	71fb      	strb	r3, [r7, #7]
 8002576:	e00d      	b.n	8002594 <SetDeviceMACAddress+0x28>

		SetShortAddr(EADR0 + i, data_config_s.my_mac[i]);
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	3305      	adds	r3, #5
 800257c:	b2da      	uxtb	r2, r3
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	4908      	ldr	r1, [pc, #32]	@ (80025a4 <SetDeviceMACAddress+0x38>)
 8002582:	440b      	add	r3, r1
 8002584:	7d1b      	ldrb	r3, [r3, #20]
 8002586:	4619      	mov	r1, r3
 8002588:	4610      	mov	r0, r2
 800258a:	f7ff ff2a 	bl	80023e2 <SetShortAddr>
	for(uint8_t i = 0; i < LARGE_MAC_SIZE; i++) {
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	3301      	adds	r3, #1
 8002592:	71fb      	strb	r3, [r7, #7]
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	2b07      	cmp	r3, #7
 8002598:	d9ee      	bls.n	8002578 <SetDeviceMACAddress+0xc>
	}
	return;
 800259a:	bf00      	nop
}
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200000e8 	.word	0x200000e8

080025a8 <MRF24J40Init>:
/**
 * @brief  Inicialización del módulo MRF24J40MA.
 * @param  None.
 * @retval Estado de la operación (TIME_OUT_OCURRIDO, INICIALIZACION_OK).
 */
mrf24_state_t MRF24J40Init(void) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0

	InicializoVariables();
 80025ac:	f7ff fe5a 	bl	8002264 <InicializoVariables>
	InicializoPines();
 80025b0:	f000 f974 	bl	800289c <InicializoPines>
	delay_t(WAIT_1_MS);
 80025b4:	2001      	movs	r0, #1
 80025b6:	f7fe fa0d 	bl	80009d4 <HAL_Delay>
	SetResetPin(1);
 80025ba:	2001      	movs	r0, #1
 80025bc:	f000 f9a0 	bl	8002900 <SetResetPin>
	delay_t(WAIT_1_MS);
 80025c0:	2001      	movs	r0, #1
 80025c2:	f7fe fa07 	bl	80009d4 <HAL_Delay>
	estadoActual = InicializoMRF24();
 80025c6:	f7ff fe79 	bl	80022bc <InicializoMRF24>
 80025ca:	4603      	mov	r3, r0
 80025cc:	461a      	mov	r2, r3
 80025ce:	4b03      	ldr	r3, [pc, #12]	@ (80025dc <MRF24J40Init+0x34>)
 80025d0:	701a      	strb	r2, [r3, #0]
	return estadoActual;
 80025d2:	4b02      	ldr	r3, [pc, #8]	@ (80025dc <MRF24J40Init+0x34>)
 80025d4:	781b      	ldrb	r3, [r3, #0]
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200000ac 	.word	0x200000ac

080025e0 <MRF24GetMiPANID>:
/**
 * @brief   Obtengo el PANID en el que estoy.
 * @param   None.
 * @retval  La dirección de 2 bytes de mi PANID.
 */
uint16_t MRF24GetMiPANID(void) {
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0

	return data_config_s.my_panid;
 80025e4:	4b02      	ldr	r3, [pc, #8]	@ (80025f0 <MRF24GetMiPANID+0x10>)
 80025e6:	8b9b      	ldrh	r3, [r3, #28]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr
 80025f0:	200000e8 	.word	0x200000e8

080025f4 <MRF24GetMyAddr>:
/**
 * @brief   Obtengo el short address en el que estoy.
 * @param   None.
 * @retval  La dirección de 2 bytes de mi address.
 */
uint16_t MRF24GetMyAddr(void) {
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0

	return data_config_s.my_address;
 80025f8:	4b02      	ldr	r3, [pc, #8]	@ (8002604 <MRF24GetMyAddr+0x10>)
 80025fa:	8bdb      	ldrh	r3, [r3, #30]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr
 8002604:	200000e8 	.word	0x200000e8

08002608 <MRF24TransmitirDato>:
 * @brief   Envío la información almacenada en la estructura de salida.
 * @param   None.
 * @retval  Estado de la operación (OPERACION_NO_REALIZADA,
 * 			TRANSMISION_REALIZADA, NO_DIRECCION, MSG_NO_PRESENTE).
 */
mrf24_state_t MRF24TransmitirDato(mrf24_data_out_t * info_out_s) {
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]

	if(estadoActual != INICIALIZACION_OK)
 8002610:	4b64      	ldr	r3, [pc, #400]	@ (80027a4 <MRF24TransmitirDato+0x19c>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <MRF24TransmitirDato+0x14>
		return OPERACION_NO_REALIZADA;
 8002618:	2306      	movs	r3, #6
 800261a:	e0be      	b.n	800279a <MRF24TransmitirDato+0x192>

	if(info_out_s->dest_address == VACIO)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	885b      	ldrh	r3, [r3, #2]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <MRF24TransmitirDato+0x20>
		return NO_DIRECCION;
 8002624:	2309      	movs	r3, #9
 8002626:	e0b8      	b.n	800279a <MRF24TransmitirDato+0x192>
	uint8_t pos_mem = 0;
 8002628:	2300      	movs	r3, #0
 800262a:	73fb      	strb	r3, [r7, #15]
	unsigned largo_mensaje = strlen(info_out_s->buffer);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3306      	adds	r3, #6
 8002630:	4618      	mov	r0, r3
 8002632:	f7fd fd95 	bl	8000160 <strlen>
 8002636:	60b8      	str	r0, [r7, #8]

	if(largo_mensaje == 0)
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <MRF24TransmitirDato+0x3a>
		return MSG_NO_PRESENTE;
 800263e:	2303      	movs	r3, #3
 8002640:	e0ab      	b.n	800279a <MRF24TransmitirDato+0x192>
	SetLongAddr(pos_mem++, HEAD_LENGTH);
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	73fa      	strb	r2, [r7, #15]
 8002648:	210b      	movs	r1, #11
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff ff0a 	bl	8002464 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t)largo_mensaje + HEAD_LENGTH);
 8002650:	7bfb      	ldrb	r3, [r7, #15]
 8002652:	1c5a      	adds	r2, r3, #1
 8002654:	73fa      	strb	r2, [r7, #15]
 8002656:	461a      	mov	r2, r3
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	b2db      	uxtb	r3, r3
 800265c:	330b      	adds	r3, #11
 800265e:	b2db      	uxtb	r3, r3
 8002660:	4619      	mov	r1, r3
 8002662:	4610      	mov	r0, r2
 8002664:	f7ff fefe 	bl	8002464 <SetLongAddr>
	SetLongAddr(pos_mem++, DATA | ACK_REQ | INTRA_PAN);			// LSB.
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	1c5a      	adds	r2, r3, #1
 800266c:	73fa      	strb	r2, [r7, #15]
 800266e:	2161      	movs	r1, #97	@ 0x61
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff fef7 	bl	8002464 <SetLongAddr>
	SetLongAddr(pos_mem++, SHORT_S_ADD | SHORT_D_ADD);			// MSB.
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	1c5a      	adds	r2, r3, #1
 800267a:	73fa      	strb	r2, [r7, #15]
 800267c:	2188      	movs	r1, #136	@ 0x88
 800267e:	4618      	mov	r0, r3
 8002680:	f7ff fef0 	bl	8002464 <SetLongAddr>
	SetLongAddr(pos_mem++, data_config_s.sequence_number++);
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	1c5a      	adds	r2, r3, #1
 8002688:	73fa      	strb	r2, [r7, #15]
 800268a:	4618      	mov	r0, r3
 800268c:	4b46      	ldr	r3, [pc, #280]	@ (80027a8 <MRF24TransmitirDato+0x1a0>)
 800268e:	789b      	ldrb	r3, [r3, #2]
 8002690:	1c5a      	adds	r2, r3, #1
 8002692:	b2d1      	uxtb	r1, r2
 8002694:	4a44      	ldr	r2, [pc, #272]	@ (80027a8 <MRF24TransmitirDato+0x1a0>)
 8002696:	7091      	strb	r1, [r2, #2]
 8002698:	4619      	mov	r1, r3
 800269a:	f7ff fee3 	bl	8002464 <SetLongAddr>

	if(info_out_s->dest_panid == VACIO)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	881b      	ldrh	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d103      	bne.n	80026ae <MRF24TransmitirDato+0xa6>
		info_out_s->dest_panid = data_config_s.my_panid;
 80026a6:	4b40      	ldr	r3, [pc, #256]	@ (80027a8 <MRF24TransmitirDato+0x1a0>)
 80026a8:	8b9a      	ldrh	r2, [r3, #28]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	801a      	strh	r2, [r3, #0]
	SetLongAddr(pos_mem++, (uint8_t) info_out_s->dest_panid);
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	1c5a      	adds	r2, r3, #1
 80026b2:	73fa      	strb	r2, [r7, #15]
 80026b4:	461a      	mov	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	4619      	mov	r1, r3
 80026be:	4610      	mov	r0, r2
 80026c0:	f7ff fed0 	bl	8002464 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) (info_out_s->dest_panid >> SHIFT_BYTE));
 80026c4:	7bfb      	ldrb	r3, [r7, #15]
 80026c6:	1c5a      	adds	r2, r3, #1
 80026c8:	73fa      	strb	r2, [r7, #15]
 80026ca:	461a      	mov	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	0a1b      	lsrs	r3, r3, #8
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	4619      	mov	r1, r3
 80026d8:	4610      	mov	r0, r2
 80026da:	f7ff fec3 	bl	8002464 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) info_out_s->dest_address);
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	1c5a      	adds	r2, r3, #1
 80026e2:	73fa      	strb	r2, [r7, #15]
 80026e4:	461a      	mov	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	885b      	ldrh	r3, [r3, #2]
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	4619      	mov	r1, r3
 80026ee:	4610      	mov	r0, r2
 80026f0:	f7ff feb8 	bl	8002464 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) (info_out_s->dest_address >> SHIFT_BYTE));
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
 80026f6:	1c5a      	adds	r2, r3, #1
 80026f8:	73fa      	strb	r2, [r7, #15]
 80026fa:	461a      	mov	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	885b      	ldrh	r3, [r3, #2]
 8002700:	0a1b      	lsrs	r3, r3, #8
 8002702:	b29b      	uxth	r3, r3
 8002704:	b2db      	uxtb	r3, r3
 8002706:	4619      	mov	r1, r3
 8002708:	4610      	mov	r0, r2
 800270a:	f7ff feab 	bl	8002464 <SetLongAddr>

	if(info_out_s->origin_address == VACIO)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	889b      	ldrh	r3, [r3, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d103      	bne.n	800271e <MRF24TransmitirDato+0x116>
		info_out_s->origin_address = data_config_s.my_address;
 8002716:	4b24      	ldr	r3, [pc, #144]	@ (80027a8 <MRF24TransmitirDato+0x1a0>)
 8002718:	8bda      	ldrh	r2, [r3, #30]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	809a      	strh	r2, [r3, #4]
	SetLongAddr(pos_mem++, (uint8_t) info_out_s->origin_address);
 800271e:	7bfb      	ldrb	r3, [r7, #15]
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	73fa      	strb	r2, [r7, #15]
 8002724:	461a      	mov	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	889b      	ldrh	r3, [r3, #4]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	4619      	mov	r1, r3
 800272e:	4610      	mov	r0, r2
 8002730:	f7ff fe98 	bl	8002464 <SetLongAddr>
	SetLongAddr(pos_mem++, (uint8_t) (info_out_s->origin_address >> SHIFT_BYTE));
 8002734:	7bfb      	ldrb	r3, [r7, #15]
 8002736:	1c5a      	adds	r2, r3, #1
 8002738:	73fa      	strb	r2, [r7, #15]
 800273a:	461a      	mov	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	889b      	ldrh	r3, [r3, #4]
 8002740:	0a1b      	lsrs	r3, r3, #8
 8002742:	b29b      	uxth	r3, r3
 8002744:	b2db      	uxtb	r3, r3
 8002746:	4619      	mov	r1, r3
 8002748:	4610      	mov	r0, r2
 800274a:	f7ff fe8b 	bl	8002464 <SetLongAddr>

	for(int8_t i = 0; i < largo_mensaje; i++) {
 800274e:	2300      	movs	r3, #0
 8002750:	73bb      	strb	r3, [r7, #14]
 8002752:	e011      	b.n	8002778 <MRF24TransmitirDato+0x170>

		SetLongAddr(pos_mem++, info_out_s->buffer[i]);
 8002754:	7bfb      	ldrb	r3, [r7, #15]
 8002756:	1c5a      	adds	r2, r3, #1
 8002758:	73fa      	strb	r2, [r7, #15]
 800275a:	4618      	mov	r0, r3
 800275c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	4413      	add	r3, r2
 8002764:	799b      	ldrb	r3, [r3, #6]
 8002766:	4619      	mov	r1, r3
 8002768:	f7ff fe7c 	bl	8002464 <SetLongAddr>
	for(int8_t i = 0; i < largo_mensaje; i++) {
 800276c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002770:	b2db      	uxtb	r3, r3
 8002772:	3301      	adds	r3, #1
 8002774:	b2db      	uxtb	r3, r3
 8002776:	73bb      	strb	r3, [r7, #14]
 8002778:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800277c:	68ba      	ldr	r2, [r7, #8]
 800277e:	429a      	cmp	r2, r3
 8002780:	d8e8      	bhi.n	8002754 <MRF24TransmitirDato+0x14c>
	}
	SetLongAddr(pos_mem++, VACIO);
 8002782:	7bfb      	ldrb	r3, [r7, #15]
 8002784:	1c5a      	adds	r2, r3, #1
 8002786:	73fa      	strb	r2, [r7, #15]
 8002788:	2100      	movs	r1, #0
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff fe6a 	bl	8002464 <SetLongAddr>
	SetShortAddr(TXNCON, TXNACKREQ | TXNTRIG);
 8002790:	2105      	movs	r1, #5
 8002792:	201b      	movs	r0, #27
 8002794:	f7ff fe25 	bl	80023e2 <SetShortAddr>
	return TRANSMISION_REALIZADA;
 8002798:	2301      	movs	r3, #1
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	200000ac 	.word	0x200000ac
 80027a8:	200000e8 	.word	0x200000e8

080027ac <MRF24IsNewMsg>:
 * @brief   Se levantó la bandera indicando la llegada de un mensaje.
 * @param   None.
 * @retval  Estado de la operación (ERROR_INESPERADO, MSG_PRESENTE,
 *          MSG_NO_PRESENTE).
 */
volatile mrf24_state_t MRF24IsNewMsg(void) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0

	if(estadoActual != INICIALIZACION_OK)
 80027b0:	4b09      	ldr	r3, [pc, #36]	@ (80027d8 <MRF24IsNewMsg+0x2c>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <MRF24IsNewMsg+0x10>
		return ERROR_INESPERADO;
 80027b8:	2308      	movs	r3, #8
 80027ba:	e00a      	b.n	80027d2 <MRF24IsNewMsg+0x26>

	if(!IsMRF24Interrup())
 80027bc:	f000 f8b2 	bl	8002924 <IsMRF24Interrup>
 80027c0:	4603      	mov	r3, r0
 80027c2:	f083 0301 	eor.w	r3, r3, #1
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MRF24IsNewMsg+0x24>
		return MSG_PRESENTE;
 80027cc:	2302      	movs	r3, #2
 80027ce:	e000      	b.n	80027d2 <MRF24IsNewMsg+0x26>
	return MSG_NO_PRESENTE;
 80027d0:	2303      	movs	r3, #3
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	200000ac 	.word	0x200000ac

080027dc <MRF24ReciboPaquete>:
 * @brief   Recibir un paquete y dejarlo en el bufer de entrada de
 *          mrf24_data_config.
 * @param   None.
 * @retval  Estado de la operación (OPERACION_NO_REALIZADA, MSG_LEIDO).
 */
mrf24_state_t MRF24ReciboPaquete(void) {
 80027dc:	b590      	push	{r4, r7, lr}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0

	if(estadoActual != INICIALIZACION_OK)
 80027e2:	4b27      	ldr	r3, [pc, #156]	@ (8002880 <MRF24ReciboPaquete+0xa4>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <MRF24ReciboPaquete+0x12>
		return OPERACION_NO_REALIZADA;
 80027ea:	2306      	movs	r3, #6
 80027ec:	e043      	b.n	8002876 <MRF24ReciboPaquete+0x9a>
	SetLongAddr(BBREG1, RXDECINV);
 80027ee:	2104      	movs	r1, #4
 80027f0:	2039      	movs	r0, #57	@ 0x39
 80027f2:	f7ff fe37 	bl	8002464 <SetLongAddr>
	SetShortAddr(RXFLUSH, DATAONLY);
 80027f6:	2104      	movs	r1, #4
 80027f8:	200d      	movs	r0, #13
 80027fa:	f7ff fdf2 	bl	80023e2 <SetShortAddr>
	uint8_t largo_mensaje = GetLongAddr(RX_FIFO);
 80027fe:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8002802:	f7ff fe53 	bl	80024ac <GetLongAddr>
 8002806:	4603      	mov	r3, r0
 8002808:	71bb      	strb	r3, [r7, #6]
	uint16_t add = GetLongAddr(RX_FIFO + 9);
 800280a:	f240 3009 	movw	r0, #777	@ 0x309
 800280e:	f7ff fe4d 	bl	80024ac <GetLongAddr>
 8002812:	4603      	mov	r3, r0
 8002814:	80bb      	strh	r3, [r7, #4]
	add = (add << SHIFT_BYTE) | GetLongAddr(RX_FIFO + 8);
 8002816:	88bb      	ldrh	r3, [r7, #4]
 8002818:	021b      	lsls	r3, r3, #8
 800281a:	b21c      	sxth	r4, r3
 800281c:	f44f 7042 	mov.w	r0, #776	@ 0x308
 8002820:	f7ff fe44 	bl	80024ac <GetLongAddr>
 8002824:	4603      	mov	r3, r0
 8002826:	b21b      	sxth	r3, r3
 8002828:	4323      	orrs	r3, r4
 800282a:	b21b      	sxth	r3, r3
 800282c:	80bb      	strh	r3, [r7, #4]
	data_in_s.source_address = add;
 800282e:	4a15      	ldr	r2, [pc, #84]	@ (8002884 <MRF24ReciboPaquete+0xa8>)
 8002830:	88bb      	ldrh	r3, [r7, #4]
 8002832:	8053      	strh	r3, [r2, #2]

	for(uint8_t i = 0; i < largo_mensaje - FCS_LQI_RSSI; i++) {
 8002834:	2300      	movs	r3, #0
 8002836:	71fb      	strb	r3, [r7, #7]
 8002838:	e010      	b.n	800285c <MRF24ReciboPaquete+0x80>

		data_in_s.buffer[i] = GetLongAddr(RX_FIFO + HEAD_LENGTH + i - 1);
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	b29b      	uxth	r3, r3
 800283e:	f203 330a 	addw	r3, r3, #778	@ 0x30a
 8002842:	b29b      	uxth	r3, r3
 8002844:	79fc      	ldrb	r4, [r7, #7]
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff fe30 	bl	80024ac <GetLongAddr>
 800284c:	4603      	mov	r3, r0
 800284e:	461a      	mov	r2, r3
 8002850:	4b0c      	ldr	r3, [pc, #48]	@ (8002884 <MRF24ReciboPaquete+0xa8>)
 8002852:	4423      	add	r3, r4
 8002854:	719a      	strb	r2, [r3, #6]
	for(uint8_t i = 0; i < largo_mensaje - FCS_LQI_RSSI; i++) {
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	3301      	adds	r3, #1
 800285a:	71fb      	strb	r3, [r7, #7]
 800285c:	79fa      	ldrb	r2, [r7, #7]
 800285e:	79bb      	ldrb	r3, [r7, #6]
 8002860:	3b04      	subs	r3, #4
 8002862:	429a      	cmp	r2, r3
 8002864:	dbe9      	blt.n	800283a <MRF24ReciboPaquete+0x5e>
	}
	SetLongAddr(BBREG1, VACIO);
 8002866:	2100      	movs	r1, #0
 8002868:	2039      	movs	r0, #57	@ 0x39
 800286a:	f7ff fdfb 	bl	8002464 <SetLongAddr>
	(void)GetShortAddr(INTSTAT);
 800286e:	2031      	movs	r0, #49	@ 0x31
 8002870:	f7ff fdd7 	bl	8002422 <GetShortAddr>
	return MSG_LEIDO;
 8002874:	2304      	movs	r3, #4
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	bd90      	pop	{r4, r7, pc}
 800287e:	bf00      	nop
 8002880:	200000ac 	.word	0x200000ac
 8002884:	200000b0 	.word	0x200000b0

08002888 <MRF24DataIn>:
 * @brief   Devuelvo el puntero a la estructura que contiene la información del
 * 			mensaje de entrada.
 * @param   None.
 * @retval  Puntero a la estructura tipo mrf24_data_in_t.
 */
mrf24_data_in_t * MRF24DataIn(void) {
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0

	return &data_in_s;
 800288c:	4b02      	ldr	r3, [pc, #8]	@ (8002898 <MRF24DataIn+0x10>)
}
 800288e:	4618      	mov	r0, r3
 8002890:	46bd      	mov	sp, r7
 8002892:	bc80      	pop	{r7}
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	200000b0 	.word	0x200000b0

0800289c <InicializoPines>:
/**
 * @brief  Inicialización del hardware relacionado con el módulo
 * @param  None
 * @retval None
 */
void InicializoPines(void){
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0

    SetCSPin(1);
 80028a0:	2001      	movs	r0, #1
 80028a2:	f000 f809 	bl	80028b8 <SetCSPin>
    SetWakePin(1);
 80028a6:	2001      	movs	r0, #1
 80028a8:	f000 f818 	bl	80028dc <SetWakePin>
    SetResetPin(0);
 80028ac:	2000      	movs	r0, #0
 80028ae:	f000 f827 	bl	8002900 <SetResetPin>
    return;
 80028b2:	bf00      	nop
}
 80028b4:	bd80      	pop	{r7, pc}
	...

080028b8 <SetCSPin>:
/**
 * @brief  Escribo en el pin destinado a CS
 * @param  Estado de salida - booleano
 * @retval None
 */
void SetCSPin(bool_t estado){
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]

 	HAL_GPIO_WritePin(MRF24_CS_GPIO_Port, MRF24_CS_Pin, estado);
 80028c2:	79fb      	ldrb	r3, [r7, #7]
 80028c4:	461a      	mov	r2, r3
 80028c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028ca:	4803      	ldr	r0, [pc, #12]	@ (80028d8 <SetCSPin+0x20>)
 80028cc:	f7fe fb25 	bl	8000f1a <HAL_GPIO_WritePin>
    return;
 80028d0:	bf00      	nop
}
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40010800 	.word	0x40010800

080028dc <SetWakePin>:
/**
 * @brief  Escribo en el pin destinado a Wake
 * @param  Estado de salida - booleano
 * @retval None
 */
void SetWakePin(bool_t estado){
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	71fb      	strb	r3, [r7, #7]

 	HAL_GPIO_WritePin(MRF24_WAKE_GPIO_Port, MRF24_WAKE_Pin, estado);
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	461a      	mov	r2, r3
 80028ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028ee:	4803      	ldr	r0, [pc, #12]	@ (80028fc <SetWakePin+0x20>)
 80028f0:	f7fe fb13 	bl	8000f1a <HAL_GPIO_WritePin>
    return;
 80028f4:	bf00      	nop
}
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40010800 	.word	0x40010800

08002900 <SetResetPin>:
/**
 * @brief  Escribo en el pin destinado a Reset
 * @param  Estado de salida - booleano
 * @retval None
 */
void SetResetPin(bool_t estado){
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	71fb      	strb	r3, [r7, #7]

 	HAL_GPIO_WritePin(MRF24_RESET_GPIO_Port, MRF24_RESET_Pin, estado);
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	461a      	mov	r2, r3
 800290e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002912:	4803      	ldr	r0, [pc, #12]	@ (8002920 <SetResetPin+0x20>)
 8002914:	f7fe fb01 	bl	8000f1a <HAL_GPIO_WritePin>
    return;
 8002918:	bf00      	nop
}
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40010800 	.word	0x40010800

08002924 <IsMRF24Interrup>:

/**
 * @brief  Devuelvo el estado del pin interrup del módulo
 * @retval Booleano
 */
volatile bool_t IsMRF24Interrup(void) {
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0

	return HAL_GPIO_ReadPin(MRF24_INTERRUP_GPIO_Port, MRF24_INTERRUP_Pin);
 8002928:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800292c:	4805      	ldr	r0, [pc, #20]	@ (8002944 <IsMRF24Interrup+0x20>)
 800292e:	f7fe fadd 	bl	8000eec <HAL_GPIO_ReadPin>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	bf14      	ite	ne
 8002938:	2301      	movne	r3, #1
 800293a:	2300      	moveq	r3, #0
 800293c:	b2db      	uxtb	r3, r3
}
 800293e:	4618      	mov	r0, r3
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40010800 	.word	0x40010800

08002948 <WriteByteSPIPort>:
/**
 * @brief  Escribo en el puerto SPI
 * @param  Dato - 1 byte
 * @retval None
 */
void WriteByteSPIPort(uint8_t dato){
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	4603      	mov	r3, r0
 8002950:	71fb      	strb	r3, [r7, #7]

	HAL_SPI_Transmit(&hspi1, &dato, _1_BYTE, TIME_OUT_SPI);
 8002952:	1df9      	adds	r1, r7, #7
 8002954:	2364      	movs	r3, #100	@ 0x64
 8002956:	2201      	movs	r2, #1
 8002958:	4803      	ldr	r0, [pc, #12]	@ (8002968 <WriteByteSPIPort+0x20>)
 800295a:	f7fe ff71 	bl	8001840 <HAL_SPI_Transmit>
    return;
 800295e:	bf00      	nop
}
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000050 	.word	0x20000050

0800296c <Write2ByteSPIPort>:
/**
 * @brief  Escribo en el puerto SPI
 * @param  Dato - 1 byte
 * @retval None
 */
void Write2ByteSPIPort(uint16_t dato){
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	80fb      	strh	r3, [r7, #6]

	uint8_t dato_partido = (uint8_t) (dato >> SHIFT_BYTE);
 8002976:	88fb      	ldrh	r3, [r7, #6]
 8002978:	0a1b      	lsrs	r3, r3, #8
 800297a:	b29b      	uxth	r3, r3
 800297c:	b2db      	uxtb	r3, r3
 800297e:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hspi1, &dato_partido, _1_BYTE, TIME_OUT_SPI);
 8002980:	f107 010f 	add.w	r1, r7, #15
 8002984:	2364      	movs	r3, #100	@ 0x64
 8002986:	2201      	movs	r2, #1
 8002988:	4808      	ldr	r0, [pc, #32]	@ (80029ac <Write2ByteSPIPort+0x40>)
 800298a:	f7fe ff59 	bl	8001840 <HAL_SPI_Transmit>
	dato_partido = (uint8_t) dato;
 800298e:	88fb      	ldrh	r3, [r7, #6]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hspi1, &dato_partido, _1_BYTE, TIME_OUT_SPI);
 8002994:	f107 010f 	add.w	r1, r7, #15
 8002998:	2364      	movs	r3, #100	@ 0x64
 800299a:	2201      	movs	r2, #1
 800299c:	4803      	ldr	r0, [pc, #12]	@ (80029ac <Write2ByteSPIPort+0x40>)
 800299e:	f7fe ff4f 	bl	8001840 <HAL_SPI_Transmit>
    return;
 80029a2:	bf00      	nop
}
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20000050 	.word	0x20000050

080029b0 <ReadByteSPIPort>:
/**
 * @brief  Leo en el puerto SPI
 * @param  None
 * @retval Dato - 1 byte
 */
uint8_t ReadByteSPIPort(void){
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0

	uint8_t dato = 0x01;
 80029b6:	2301      	movs	r3, #1
 80029b8:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Receive(&hspi1, &dato, _1_BYTE, TIME_OUT_SPI);
 80029ba:	1df9      	adds	r1, r7, #7
 80029bc:	2364      	movs	r3, #100	@ 0x64
 80029be:	2201      	movs	r2, #1
 80029c0:	4803      	ldr	r0, [pc, #12]	@ (80029d0 <ReadByteSPIPort+0x20>)
 80029c2:	f7ff f881 	bl	8001ac8 <HAL_SPI_Receive>
	return dato;
 80029c6:	79fb      	ldrb	r3, [r7, #7]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	20000050 	.word	0x20000050

080029d4 <memset>:
 80029d4:	4603      	mov	r3, r0
 80029d6:	4402      	add	r2, r0
 80029d8:	4293      	cmp	r3, r2
 80029da:	d100      	bne.n	80029de <memset+0xa>
 80029dc:	4770      	bx	lr
 80029de:	f803 1b01 	strb.w	r1, [r3], #1
 80029e2:	e7f9      	b.n	80029d8 <memset+0x4>

080029e4 <strncpy>:
 80029e4:	4603      	mov	r3, r0
 80029e6:	b510      	push	{r4, lr}
 80029e8:	3901      	subs	r1, #1
 80029ea:	b132      	cbz	r2, 80029fa <strncpy+0x16>
 80029ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80029f0:	3a01      	subs	r2, #1
 80029f2:	f803 4b01 	strb.w	r4, [r3], #1
 80029f6:	2c00      	cmp	r4, #0
 80029f8:	d1f7      	bne.n	80029ea <strncpy+0x6>
 80029fa:	2100      	movs	r1, #0
 80029fc:	441a      	add	r2, r3
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d100      	bne.n	8002a04 <strncpy+0x20>
 8002a02:	bd10      	pop	{r4, pc}
 8002a04:	f803 1b01 	strb.w	r1, [r3], #1
 8002a08:	e7f9      	b.n	80029fe <strncpy+0x1a>
	...

08002a0c <__libc_init_array>:
 8002a0c:	b570      	push	{r4, r5, r6, lr}
 8002a0e:	2600      	movs	r6, #0
 8002a10:	4d0c      	ldr	r5, [pc, #48]	@ (8002a44 <__libc_init_array+0x38>)
 8002a12:	4c0d      	ldr	r4, [pc, #52]	@ (8002a48 <__libc_init_array+0x3c>)
 8002a14:	1b64      	subs	r4, r4, r5
 8002a16:	10a4      	asrs	r4, r4, #2
 8002a18:	42a6      	cmp	r6, r4
 8002a1a:	d109      	bne.n	8002a30 <__libc_init_array+0x24>
 8002a1c:	f000 f822 	bl	8002a64 <_init>
 8002a20:	2600      	movs	r6, #0
 8002a22:	4d0a      	ldr	r5, [pc, #40]	@ (8002a4c <__libc_init_array+0x40>)
 8002a24:	4c0a      	ldr	r4, [pc, #40]	@ (8002a50 <__libc_init_array+0x44>)
 8002a26:	1b64      	subs	r4, r4, r5
 8002a28:	10a4      	asrs	r4, r4, #2
 8002a2a:	42a6      	cmp	r6, r4
 8002a2c:	d105      	bne.n	8002a3a <__libc_init_array+0x2e>
 8002a2e:	bd70      	pop	{r4, r5, r6, pc}
 8002a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a34:	4798      	blx	r3
 8002a36:	3601      	adds	r6, #1
 8002a38:	e7ee      	b.n	8002a18 <__libc_init_array+0xc>
 8002a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a3e:	4798      	blx	r3
 8002a40:	3601      	adds	r6, #1
 8002a42:	e7f2      	b.n	8002a2a <__libc_init_array+0x1e>
 8002a44:	08002ae0 	.word	0x08002ae0
 8002a48:	08002ae0 	.word	0x08002ae0
 8002a4c:	08002ae0 	.word	0x08002ae0
 8002a50:	08002ae4 	.word	0x08002ae4

08002a54 <strcpy>:
 8002a54:	4603      	mov	r3, r0
 8002a56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a5a:	f803 2b01 	strb.w	r2, [r3], #1
 8002a5e:	2a00      	cmp	r2, #0
 8002a60:	d1f9      	bne.n	8002a56 <strcpy+0x2>
 8002a62:	4770      	bx	lr

08002a64 <_init>:
 8002a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a66:	bf00      	nop
 8002a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a6a:	bc08      	pop	{r3}
 8002a6c:	469e      	mov	lr, r3
 8002a6e:	4770      	bx	lr

08002a70 <_fini>:
 8002a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a72:	bf00      	nop
 8002a74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a76:	bc08      	pop	{r3}
 8002a78:	469e      	mov	lr, r3
 8002a7a:	4770      	bx	lr
