# Verilog Examples

1. [Basic Logic Gates](lab1-gates)
