// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __fc_layer3_fc_layeidb_H__
#define __fc_layer3_fc_layeidb_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct fc_layer3_fc_layeidb_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 12;
  static const unsigned AddressRange = 84;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(fc_layer3_fc_layeidb_ram) {
        ram[0] = "0b110101000110";
        ram[1] = "0b001110101000";
        ram[2] = "0b110100010100";
        ram[3] = "0b110001100111";
        ram[4] = "0b110101000110";
        ram[5] = "0b110001011100";
        ram[6] = "0b000001000011";
        ram[7] = "0b111000010011";
        ram[8] = "0b001111110101";
        ram[9] = "0b111011011011";
        ram[10] = "0b001010001101";
        ram[11] = "0b001110111010";
        ram[12] = "0b110111001010";
        ram[13] = "0b111000010110";
        ram[14] = "0b110101010110";
        ram[15] = "0b000110100001";
        ram[16] = "0b000011001100";
        ram[17] = "0b110100010000";
        ram[18] = "0b001111011010";
        ram[19] = "0b111100110011";
        ram[20] = "0b000111001110";
        ram[21] = "0b110001101110";
        ram[22] = "0b000011101111";
        ram[23] = "0b000001010101";
        ram[24] = "0b111110000111";
        ram[25] = "0b000111110000";
        ram[26] = "0b001011000001";
        ram[27] = "0b111010010000";
        ram[28] = "0b001101100001";
        ram[29] = "0b001011010001";
        ram[30] = "0b111001010011";
        ram[31] = "0b110101001001";
        ram[32] = "0b001000000111";
        ram[33] = "0b000101100010";
        ram[34] = "0b000110001100";
        ram[35] = "0b111010011010";
        ram[36] = "0b110010101110";
        ram[37] = "0b001100101001";
        ram[38] = "0b001011101001";
        ram[39] = "0b111010100010";
        ram[40] = "0b001011000111";
        ram[41] = "0b110000001101";
        ram[42] = "0b001101011000";
        ram[43] = "0b111010100000";
        ram[44] = "0b001111011001";
        ram[45] = "0b001000100001";
        ram[46] = "0b111110100101";
        ram[47] = "0b110011011011";
        ram[48] = "0b000011001100";
        ram[49] = "0b000100010001";
        ram[50] = "0b001010011110";
        ram[51] = "0b001010010010";
        ram[52] = "0b111011001001";
        ram[53] = "0b001011111001";
        ram[54] = "0b000101100101";
        ram[55] = "0b001111001000";
        ram[56] = "0b000011110110";
        ram[57] = "0b000010110110";
        ram[58] = "0b001010011101";
        ram[59] = "0b110010100011";
        ram[60] = "0b001110011011";
        ram[61] = "0b001011000010";
        ram[62] = "0b000100001111";
        ram[63] = "0b110101100101";
        ram[64] = "0b000101011100";
        ram[65] = "0b111100111111";
        ram[66] = "0b111111111010";
        ram[67] = "0b001111100100";
        ram[68] = "0b001010101111";
        ram[69] = "0b010000000001";
        ram[70] = "0b001101011001";
        ram[71] = "0b000010010100";
        ram[72] = "0b001000001100";
        ram[73] = "0b110000010001";
        ram[74] = "0b110111010001";
        ram[75] = "0b001011101101";
        ram[76] = "0b111010101111";
        ram[77] = "0b001100111011";
        ram[78] = "0b111100101001";
        ram[79] = "0b110010110111";
        ram[80] = "0b110101010001";
        ram[81] = "0b111000111000";
        ram[82] = "0b110101110100";
        ram[83] = "0b001000100100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(fc_layer3_fc_layeidb) {


static const unsigned DataWidth = 12;
static const unsigned AddressRange = 84;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


fc_layer3_fc_layeidb_ram* meminst;


SC_CTOR(fc_layer3_fc_layeidb) {
meminst = new fc_layer3_fc_layeidb_ram("fc_layer3_fc_layeidb_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~fc_layer3_fc_layeidb() {
    delete meminst;
}


};//endmodule
#endif
