read_verilog ../top_ice40.v
synth_ice40
opt_lut
