$date
	Thu Apr 03 09:48:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Q $end
$var reg 1 " CK $end
$var reg 1 # D $end
$scope module b $end
$var wire 1 " CK $end
$var wire 1 $ CKbar $end
$var wire 1 # D $end
$var wire 1 % GND $end
$var wire 1 ! Q $end
$var wire 1 & VDD $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
1&
0%
0$
0#
0"
0!
$end
#10
1$
0(
0'
0!
0)
1"
#20
0$
0(
0'
0!
0)
0"
#30
1!
1)
1(
1'
1#
#40
1$
1(
1'
1!
1)
1"
#50
0$
1(
1'
1!
1)
0"
#60
