

<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      <link rel="icon" href="">
    
    
      
        <title>23. Verification - RISC-V VeeR EL2 Programmer's Reference Manual  documentation</title>
      
    
    
      
        
        
      
      

    
    
    
      
        
        
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
        <link rel="stylesheet" type="text/css" href="_static/sphinx_immaterial_theme.02cb18745d09eea51.min.css?v=ff456132" />
        <link rel="stylesheet" type="text/css" href="_static/main.css" />
    <script>__md_scope=new URL(".",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="white">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="index.html" title="RISC-V VeeR EL2 Programmer&#39;s Reference Manual  documentation" class="md-header__button md-logo" aria-label="RISC-V VeeR EL2 Programmer's Reference Manual  documentation" data-md-component="logo">
      <img src="_static/white.svg" alt="logo">
    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            RISC-V VeeR EL2 Programmer's Reference Manual  documentation
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              23. Verification
            
          </span>
        </div>
      </div>
    </div>
    
      <form class="md-header__option" data-md-component="palette">
        
          
          
          <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="teal" data-md-color-accent="white"  aria-label="Switch to light mode"  type="radio" name="__palette" id="__palette_1">
          
            <label class="md-header__button md-icon" title="Switch to light mode" for="__palette_2" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 7a5 5 0 0 1 5 5 5 5 0 0 1-5 5 5 5 0 0 1-5-5 5 5 0 0 1 5-5m0 2a3 3 0 0 0-3 3 3 3 0 0 0 3 3 3 3 0 0 0 3-3 3 3 0 0 0-3-3m0-7 2.39 3.42C13.65 5.15 12.84 5 12 5c-.84 0-1.65.15-2.39.42L12 2M3.34 7l4.16-.35A7.2 7.2 0 0 0 5.94 8.5c-.44.74-.69 1.5-.83 2.29L3.34 7m.02 10 1.76-3.77a7.131 7.131 0 0 0 2.38 4.14L3.36 17M20.65 7l-1.77 3.79a7.023 7.023 0 0 0-2.38-4.15l4.15.36m-.01 10-4.14.36c.59-.51 1.12-1.14 1.54-1.86.42-.73.69-1.5.83-2.29L20.64 17M12 22l-2.41-3.44c.74.27 1.55.44 2.41.44.82 0 1.63-.17 2.37-.44L12 22Z"/></svg>
            </label>
          
        
          
          
          <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="teal" data-md-color-accent="deep-orange"  aria-label="Switch to dark mode"  type="radio" name="__palette" id="__palette_2">
          
            <label class="md-header__button md-icon" title="Switch to dark mode" for="__palette_1" hidden>
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3 3.19.09m3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95 2.06.05m-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31Z"/></svg>
            </label>
          
        
      </form>
    
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  

<nav class="md-nav md-nav--primary md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="index.html" title="RISC-V VeeR EL2 Programmer&#39;s Reference Manual  documentation" class="md-nav__button md-logo" aria-label="RISC-V VeeR EL2 Programmer's Reference Manual  documentation" data-md-component="logo">
      <img src="_static/white.svg" alt="logo">
    </a>
    RISC-V VeeR EL2 Programmer's Reference Manual  documentation
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="intro.html" class="md-nav__link">
        <span class="md-ellipsis">RISC-<wbr>V Vee<wbr>R EL2 Programmer’s Reference Manual</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="overview.html" class="md-nav__link">
        <span class="md-ellipsis">Core Overview</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="memory-map.html" class="md-nav__link">
        <span class="md-ellipsis">Memory Map</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="error-protection.html" class="md-nav__link">
        <span class="md-ellipsis">Memory Error Protection</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="dual-core-lock-step.html" class="md-nav__link">
        <span class="md-ellipsis">Dual-<wbr>Core Lockstep <wbr>(DCLS)</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="timers.html" class="md-nav__link">
        <span class="md-ellipsis">Internal Timers</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="power.html" class="md-nav__link">
        <span class="md-ellipsis">Power Management and Multi-<wbr>Core Debug Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="interrupts.html" class="md-nav__link">
        <span class="md-ellipsis">External Interrupts</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="performance.html" class="md-nav__link">
        <span class="md-ellipsis">Performance Monitoring</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="cache.html" class="md-nav__link">
        <span class="md-ellipsis">Cache Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="debugging.html" class="md-nav__link">
        <span class="md-ellipsis">Debug Support</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="core-control.html" class="md-nav__link">
        <span class="md-ellipsis">Low-<wbr>Level Core Control</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="adaptations.html" class="md-nav__link">
        <span class="md-ellipsis">Standard RISC-<wbr>V CSRs with Core-<wbr>Specific Adaptations</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="csrs.html" class="md-nav__link">
        <span class="md-ellipsis">CSR Address Map</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="interrupt-priority.html" class="md-nav__link">
        <span class="md-ellipsis">Interrupt Priorities</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="clocks.html" class="md-nav__link">
        <span class="md-ellipsis">Clock And Reset</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="complex-ports.html" class="md-nav__link">
        <span class="md-ellipsis">Complex Port List</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="build-args.html" class="md-nav__link">
        <span class="md-ellipsis">Build Arguments</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="tests.html" class="md-nav__link">
        <span class="md-ellipsis">Compliance Test Suite Failures</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="errata.html" class="md-nav__link">
        <span class="md-ellipsis">Errata</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="physical-memory-protection.html" class="md-nav__link">
        <span class="md-ellipsis">Physical Memory Protection</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="user-mode.html" class="md-nav__link">
        <span class="md-ellipsis">User Mode</span>
      </a>
    </li>
  

    
      
      
      

  
  
    
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      
      <input class="md-nav__toggle md-toggle" data-md-toggle="toc" type="checkbox" id="__toc">
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          <span class="md-ellipsis">Verification</span>
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="#" class="md-nav__link md-nav__link--active">
        <span class="md-ellipsis">Verification</span>
      </a>
      
        

<nav class="md-nav md-nav--secondary">
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#rtl-level-tests" class="md-nav__link">
    <span class="md-ellipsis">RTL-<wbr>level tests</span>
  </a>
  
    <nav class="md-nav" aria-label="RTL-level tests">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#cocotb-tests" class="md-nav__link">
    <span class="md-ellipsis">Cocotb tests</span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#uvm-verification" class="md-nav__link">
    <span class="md-ellipsis">UVM verification</span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#software-execution-tests" class="md-nav__link">
    <span class="md-ellipsis">Software execution tests</span>
  </a>
  
    <nav class="md-nav" aria-label="Software execution tests">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#regression-tests" class="md-nav__link">
    <span class="md-ellipsis">Regression tests</span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#renode-tests" class="md-nav__link">
    <span class="md-ellipsis">Renode tests</span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#riscof-verification" class="md-nav__link">
    <span class="md-ellipsis">RISCOF Verification</span>
  </a>
  
    <nav class="md-nav" aria-label="RISCOF Verification">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#adaptation-of-veer-simulation-and-testbench-to-riscof" class="md-nav__link">
    <span class="md-ellipsis">Adaptation of Vee<wbr>R simulation and testbench to RISCOF</span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#riscof-model-plugin" class="md-nav__link">
    <span class="md-ellipsis">RISCOF model plugin</span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#riscv-dv-verification" class="md-nav__link">
    <span class="md-ellipsis">RISCV-<wbr>DV verification</span>
  </a>
  
    <nav class="md-nav" aria-label="RISCV-DV verification">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#riscv-dv-test-flow" class="md-nav__link">
    <span class="md-ellipsis">RISCV-<wbr>DV Test flow</span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#current-implementation" class="md-nav__link">
    <span class="md-ellipsis">Current implementation</span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#renode-integration" class="md-nav__link">
    <span class="md-ellipsis">Renode integration</span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#verification-coverage" class="md-nav__link">
    <span class="md-ellipsis">Verification coverage</span>
  </a>
  
    <nav class="md-nav" aria-label="Verification coverage">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#coverage-analysis" class="md-nav__link">
    <span class="md-ellipsis">Coverage analysis</span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#coverage-analysis-with-open-source-tools" class="md-nav__link">
    <span class="md-ellipsis">Coverage analysis with open source tools</span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#identification-of-signals-without-coverage" class="md-nav__link">
    <span class="md-ellipsis">Identification of signals without coverage</span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="simulation-debugging.html" class="md-nav__link">
        <span class="md-ellipsis">Interactive Debugging in Simulation</span>
      </a>
    </li>
  

    
      
      
      

  
  
  
  
    <li class="md-nav__item">
      <a href="tock.html" class="md-nav__link">
        <span class="md-ellipsis">Running Tock OS</span>
      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset" role="main">
                  


<h1 id="verification"><span class="section-number">23. </span>Verification<a class="headerlink" href="#verification" title="Link to this heading">¶</a></h1>
<p>This chapter documents verification of the VeeR EL2 Core and coverage data collection, including RTL-level tests designed to exercise parts of the core’s logic, software execution tests, randomized code generator tests, as well as verification coverage.</p>
<p>Tests listed in this chapter are run in <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/.github/workflows">Continuous Integration pipelines</a> of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a> via GitHub Actions.</p>
<h2 id="rtl-level-tests"><span class="section-number">23.1. </span>RTL-level tests<a class="headerlink" href="#rtl-level-tests" title="Link to this heading">¶</a></h2>
<p>Verification of the VeeR EL2 Core includes an RTL test suite created to exercise details of the core’s internal architecture.
These tests complement the software execution tests described in <a class="reference internal" href="#software-execution-tests">later section of this chapter</a>.</p>
<p>RTL-level tests include block-level as well as top-level tests developed for the VeeR EL2 Core:</p>
<ul class="simple">
<li><p>Block-level tests are located in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/verification/block"><code class="docutils literal notranslate"><span class="pre">verification/block</span></code> directory</a> of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a>.</p></li>
<li><p>Top-level tests are located in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/verification/top"><code class="docutils literal notranslate"><span class="pre">verification/top</span></code> directory</a> of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a>.</p></li>
</ul>
<h3 id="cocotb-tests"><span class="section-number">23.1.1. </span>Cocotb tests<a class="headerlink" href="#cocotb-tests" title="Link to this heading">¶</a></h3>
<p>The main group of RTL tests were implemented using <a class="reference external" href="https://www.cocotb.org/">cocotb</a>, a popular co-simulation testbench library for Python, allowing for re-use of the extensive Python testing ecosystem for design verification.</p>
<p>The test files are located in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/blob/main/verification/block/"><code class="docutils literal notranslate"><span class="pre">verification/block/</span></code></a> directory of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/"><code class="docutils literal notranslate"><span class="pre">Cores-VeeR-EL2</span> <span class="pre">repository</span></code></a>.</p>
<p>The verification environment is extended by a PyUVM (Universal Verification Methodology implemented in Python instead of SystemVerilog) test with a corresponding CI workflow.
It implements a basic PyUVM structure to test the core’s behavior when interrupt pins are stimulated.</p>
<h3 id="uvm-verification"><span class="section-number">23.1.2. </span>UVM verification<a class="headerlink" href="#uvm-verification" title="Link to this heading">¶</a></h3>
<p>UVM tests are run as the <code class="docutils literal notranslate"><span class="pre">Test-UVM</span></code> job in the CI pipelines of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a>.
The test files are located in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/testbench/uvm"><code class="docutils literal notranslate"><span class="pre">testbench/uvm</span></code> directory</a> of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a>.</p>
<h2 id="software-execution-tests"><span class="section-number">23.2. </span>Software execution tests<a class="headerlink" href="#software-execution-tests" title="Link to this heading">¶</a></h2>
<h3 id="regression-tests"><span class="section-number">23.2.1. </span>Regression tests<a class="headerlink" href="#regression-tests" title="Link to this heading">¶</a></h3>
<p>Regression tests are run as the <code class="docutils literal notranslate"><span class="pre">Test-Regression</span></code> job in the CI pipelines of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a>.</p>
<p>Regression testing involves execution of rudimentary software that was executed correctly on previous runs.
The regression test executes <code class="docutils literal notranslate"><span class="pre">.hex</span></code> files of the following pieces of software:</p>
<ul class="simple">
<li><p>A <code class="docutils literal notranslate"><span class="pre">hello_world</span></code> program</p></li>
<li><p>A Dhrystone benchmark program</p></li>
<li><p>A Coremark benchmark program</p></li>
</ul>
<p>Regression tests include verification of privilege mode switching.
The test files are located in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/testbench/tests/modesw"><code class="docutils literal notranslate"><span class="pre">testbench/tests/modesw</span></code> directory</a> of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a> and described in more detail in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/blob/main/testbench/tests/modesw/README.md">README file</a>.</p>
<h3 id="renode-tests"><span class="section-number">23.2.2. </span>Renode tests<a class="headerlink" href="#renode-tests" title="Link to this heading">¶</a></h3>
<p><a class="reference external" href="https://renode.io/">Renode</a> is a deterministic simulation framework used to verify proper software execution.
The tests are defined in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/testbench/tests"><code class="docutils literal notranslate"><span class="pre">testbench/tests</span></code> directory</a> of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a>.</p>
<p>Renode uses <a class="reference external" href="https://robotframework.org/">Robot Framework</a>, an open source automation framework for test automation and robotic process automation (RPA).
A testing script to execute test binaries is defined in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/blob/main/tools/renode/veer.robot"><code class="docutils literal notranslate"><span class="pre">veer.robot</span></code> file</a>.</p>
<p>For detailed information regarding verification of the VeeR EL2 core with Renode, refer to the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/blob/main/tools/renode/README.md">VeeR EL2 Support in Renode README</a>.</p>
<h3 id="riscof-verification"><span class="section-number">23.2.3. </span>RISCOF Verification<a class="headerlink" href="#riscof-verification" title="Link to this heading">¶</a></h3>
<p><a class="reference external" href="https://riscof.readthedocs.io/en/stable/index.html">RISCOF</a> is a RISC-V core test framework.
It uses <a class="reference external" href="https://github.com/riscv-non-isa/riscv-arch-test">official architectural assembly test programs</a> where the core memory state is compared against a reference.
The comparison happens between the simulated core under test and a reference ISS, similar to <a class="reference internal" href="#riscv-dv-verification">tests with RISCV-DV</a> described below.</p>
<p>The RISCOF framework exercises the VeeR core with tests that use the Spike ISS and Verilator.
Like with RISCV-DV, a mismatch in memory signature comparison is reported as a CI failure.</p>
<p>The compared memory region is known as the memory signature.
Its boundaries are defined by special symbols defined in each test program.
It is the responsibility of the simulator / ISS to dump the memory signature for comparison by RISCOF.</p>
<p>For more detailed information about verification of the VeeR EL2 core with RISCOF, refer to the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/tools/riscof">README</a>.</p>
<h4 id="adaptation-of-veer-simulation-and-testbench-to-riscof"><span class="section-number">23.2.3.1. </span>Adaptation of VeeR simulation and testbench to RISCOF<a class="headerlink" href="#adaptation-of-veer-simulation-and-testbench-to-riscof" title="Link to this heading">¶</a></h4>
<p>Adaptation of VeeR for RISCOF required implementing the memory signature dump.
Thanks to the use of Verilator it was possible to automatically load and parse the symbol map extracted from the binary ELF file and inject signature boundary addresses to the RTL simulation.
The simulation executable accepts the <code class="docutils literal notranslate"><span class="pre">--symbols</span></code> argument which specifies the symbol map file obtained using the <code class="docutils literal notranslate"><span class="pre">nm</span></code> utility.
The addresses can also be provided manually via the <code class="docutils literal notranslate"><span class="pre">--mem-signature</span></code> argument as two hexadecimal numbers.</p>
<p>The memory dump itself is implemented as a SystemVerilog task called from the RTL code right before the simulation ends.
The output file name is fixed to <code class="docutils literal notranslate"><span class="pre">veer.signature</span></code>.
The task automatically assures access to the correct memory - data is loaded from DCCM by default.
Otherwise, it is taken from the generic RAM present in the testbench.
When no signature range is defined, the dump is not written.</p>
<h4 id="riscof-model-plugin"><span class="section-number">23.2.3.2. </span>RISCOF model plugin<a class="headerlink" href="#riscof-model-plugin" title="Link to this heading">¶</a></h4>
<p>RISCOF uses Python plugins to interface with simulated cores and ISSs.
The task of a plugin is to build and link assembly test programs in a way suitable for core / ISS use and to run the simulation.
The plugin may also provide dedicated code snippets used by test programs to communicate with the simulation (eg. signal program end).
Currently plugins are available for the Spike ISS and the SAIL ISS.
Since every RTL simulation framework for a core is different, it requires a dedicated plugin.</p>
<p>The VeeR plugin, located in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/tools/riscof/veer"><code class="docutils literal notranslate"><span class="pre">/tools/riscof/veer</span></code></a> directory of this repository, performs the following tasks:</p>
<ul class="simple">
<li><p>Code compilation and linking</p></li>
<li><p>Symbol dump (to get the memory signature address range)</p></li>
<li><p>Simulation run</p></li>
<li><p>Result collection (moving / renaming the output memory signature dump file)</p></li>
</ul>
<p>The VeeR RTL needs to be “Verilated” upfront as the plugin assumes that the simulation binary is already present.</p>
<h2 id="riscv-dv-verification"><span class="section-number">23.3. </span>RISCV-DV verification<a class="headerlink" href="#riscv-dv-verification" title="Link to this heading">¶</a></h2>
<p><a class="reference external" href="https://github.com/chipsalliance/riscv-dv">RISCV-DV</a> is a verification framework (originally from Google, now also in CHIPS Alliance) designed to test and (co-)verify RISC-V CPU cores.</p>
<p>RISCV-DV tests are run as the <code class="docutils literal notranslate"><span class="pre">Test-RISCV-DV</span></code> job in the CI pipelines of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a>.</p>
<p>Pre-generated RISCV-DV test programs for fallback in case of failure in generation in CI pipelines are stored in the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/.github/assets/riscv_dv"><code class="docutils literal notranslate"><span class="pre">.github/assets/riscv-dv</span></code> directory</a>.</p>
<p>The framework generates random instruction chains to exercise certain core features and relies on the <a class="reference external" href="https://www.accellera.org/community/uvm">Universal Verification Methodology (UVM)</a> for code generation.
These instructions are then simultaneously executed by the core (RTL simulation) and by a reference RISC-V ISS (instruction set simulator), for example <a class="reference external" href="https://github.com/riscv-software-src/riscv-isa-sim">Spike</a>.
The core states of both are then compared and an error is reported in case of a mismatch.</p>
<p>RISCV-DV tests are run as the <code class="docutils literal notranslate"><span class="pre">Test-RISCV-DV</span></code> job in the CI pipelines of the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2"><code class="docutils literal notranslate"><span class="pre">cores-veer-el2</span></code> repository</a>.
This job is responsible for running the RISCV-DV test suite on the VeeR core, downloading Renode and building the VeeR ISS.</p>
<p>A mismatch between an ISS trace and the RTL trace reported by RISCV-DV framework immediately triggers a CI error.</p>
<h3 id="riscv-dv-test-flow"><span class="section-number">23.3.1. </span>RISCV-DV Test flow<a class="headerlink" href="#riscv-dv-test-flow" title="Link to this heading">¶</a></h3>
<p>The RISCV-DV test flow for the VeeR EL2 Core looks as follows:</p>
<ul class="simple">
<li><p>Generate a program using a <code class="docutils literal notranslate"><span class="pre">RISCV-DV</span></code> generator</p></li>
<li><p>Run the program in a RISC-V ISS, collect the trace</p></li>
<li><p>Run the program inside a simulation of the VeeR EL2 core using <a class="reference external" href="https://www.veripool.org/verilator/">Verilator</a> and collect the trace</p></li>
<li><p>Compare both execution trace files</p></li>
<li><p>If no mismatches are found, the test is successful</p></li>
</ul>
<p><a class="reference internal" href="#riscv-dv-flow"><span class="std std-numref">Fig. 23.1</span></a> below illustrates this flow.</p>
<figure class="align-default" id="riscv-dv-flow">
<img alt="riscv-dv-flow" src="_images/riscv-dv-flow.png" />
<figcaption>
<p><span class="caption-number">Fig. 23.1 </span><span class="caption-text"><span class="caption-text">
RISCV-DV flow</span><a class="headerlink" href="#riscv-dv-flow" title="Permalink to this image">¶</a></figcaption>
</figure>
<p>For more detailed information about verification of the VeeR EL2 core with RISCV-DV, refer to the <a class="reference external" href="https://github.com/chipsalliance/Cores-VeeR-EL2/tree/main/tools/riscv-dv">README</a>.</p>
<p>In a physical design, external stimulus, e.g. from interrupt source or debugging requests, causes relevant CSRs to be updated automatically, which is not always the case for tests relying solely on generated streams of instructions.
In the future, tests to verify these features will be implemented using the <a class="reference external" href="https://github.com/chipsalliance/riscv-dv/blob/master/docs/source/handshake.rst">RISCV-DV handshaking mechanism</a>, a feature put in place specifically to update the core’s internal state properly.</p>
<h3 id="current-implementation"><span class="section-number">23.3.2. </span>Current implementation<a class="headerlink" href="#current-implementation" title="Link to this heading">¶</a></h3>
<p>Since RISCV-DV does not provide a generic way of simulating RISC-V cores at RTL level, this implementation runs the existing testbench for VeeR EL2 in Verilator.
RISCV-DV requires execution traces in its own standardized format, so we developed a Python script which parses the VeeR EL2 execution log and converts it to the <a class="reference external" href="https://htmlpreview.github.io/?https://github.com/google/riscv-dv/blob/master/docs/build/singlehtml/index.html#trace-csv-format">CSV format</a> accepted by RISCV-DV.</p>
<p>The end-to-end flow is implemented by the Makefile in <code class="docutils literal notranslate"><span class="pre">tools/riscv-dv</span></code>.
The RISCV-DV <code class="docutils literal notranslate"><span class="pre">run.py</span></code> script is used for random code generation, compilation and ISS execution.
A set of Makefile rules implements building the verilated testbench, running it, converting trace logs and trace comparison.
The comparison itself is done by <code class="docutils literal notranslate"><span class="pre">instr_trace_compare.py</span></code> in RISCV-DV.</p>
<p>The flow currently supports three ISSs:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/riscv-software-src/riscv-isa-sim">Spike</a></p></li>
<li><p><a class="reference external" href="https://renode.io/">Renode</a></p></li>
</ul>
<p>The CI workflow for RISCV-DV builds or downloads the prerequisites (Verilator, Spike, Renode) and invokes the test flow.
A failure of any of RISCV-DV tests is reported as CI failure.</p>
<h3 id="renode-integration"><span class="section-number">23.3.3. </span>Renode integration<a class="headerlink" href="#renode-integration" title="Link to this heading">¶</a></h3>
<p><a class="reference external" href="https://renode.io/">Renode</a> is Antmicro’s open source development framework which allows debugging and testing unmodified embedded software on your PC - from bare System-on-Chips, through complete devices, to multi-node systems.</p>
<p>As a part of the the project, we extended the RISCV-DV framework <a class="reference external" href="https://github.com/chipsalliance/riscv-dv/pull/935">with Renode ISS support</a>.
The work also included defining a virtual Renode platform for VeeR EL2, executing RISCV-DV pseudo-random programs on it and collecting execution trace logs.
Basic level VeeR EL2 support in Renode opens up the potential to simulate the Caliptra RoT as well as the RoT in the context of a larger SoC in conjunction with Renode’s support for e.g. ARM and RISC-V cores and peripherals or OpenTitan peripherals (some of which are used in Caliptra)</p>
<h2 id="verification-coverage"><span class="section-number">23.4. </span>Verification coverage<a class="headerlink" href="#verification-coverage" title="Link to this heading">¶</a></h2>
<p>For each of the tests described in this chapter, data is collected and processed to determine verification coverage.</p>
<h3 id="coverage-analysis"><span class="section-number">23.4.1. </span>Coverage analysis<a class="headerlink" href="#coverage-analysis" title="Link to this heading">¶</a></h3>
<p>To verify whether all parts of a design have been tested, you can get coverage reports from simulation runs which inform about a percentage of possible design states that were simulated.
You can then use this information to prepare new testing scenarios that test previously untested design states.</p>
<p>Results for verification coverage of the entire design as well as its parts are available in the <a class="reference external" href="https://chipsalliance.github.io/Cores-VeeR-EL2/html/main.html">VeeR EL2 coverage dashboard</a>.
The results are updated with each Pull Request, as visible in the <a class="reference external" href="https://chipsalliance.github.io/Cores-VeeR-EL2/html/dev.html">Active pull request list</a>.
Data is only available for open Pull Requests and is removed once a Pull Request is closed or merged.</p>
<h3 id="coverage-analysis-with-open-source-tools"><span class="section-number">23.4.2. </span>Coverage analysis with open source tools<a class="headerlink" href="#coverage-analysis-with-open-source-tools" title="Link to this heading">¶</a></h3>
<p>Verilator supports certain method of test <a class="reference external" href="https://veripool.org/guide/latest/simulating.html#coverage-analysis">coverage analysis</a>.
There are three ways in which Verilator collects coverage data:</p>
<ul>
<li><p>Line coverage</p>
<p>Verilator automatically counts changes to the RTL code flow at all possible branch points.</p>
</li>
<li><p>Toggle coverage</p>
<p>Automatic toggle count for each signal. Does not apply to certain signal types as described in <a class="reference external" href="https://veripool.org/guide/latest/simulating.html#coverage-analysis">Verilator’s documentation</a>.</p>
</li>
<li><p>Functional coverage</p>
<p>Verilator automatically counts events defined by the <code class="docutils literal notranslate"><span class="pre">cover</span> <span class="pre">property</span></code>, which are implemented in the source code.</p>
</li>
</ul>
<p>To enable coverage collection with Verilator, simply add the following lines to the C++ testbench:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><code>  <span class="o">//</span> <span class="n">Write</span> <span class="n">coverage</span> <span class="n">data</span>
<span class="c1">#if VM_COVERAGE</span>
  <span class="n">Verilated</span><span class="p">::</span><span class="n">threadContextp</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">coveragep</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="s2">&quot;coverage.dat&quot;</span><span class="p">);</span>
<span class="c1">#endif</span>
</code></pre></div>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">genhtml</span></code> utility from the <code class="docutils literal notranslate"><span class="pre">lcov</span></code> package is used to convert the data collected from the verification into <code class="docutils literal notranslate"><span class="pre">.html</span></code> files present it in the form of <a class="reference external" href="https://chipsalliance.github.io/Cores-VeeR-EL2/html/main/coverage_dashboard/all/index.html">the VeeR EL2 coverage dashboard</a>.</p>
<h3 id="identification-of-signals-without-coverage"><span class="section-number">23.4.3. </span>Identification of signals without coverage<a class="headerlink" href="#identification-of-signals-without-coverage" title="Link to this heading">¶</a></h3>
<p>The recommended way to identify signals with low coverage is to use the annotation mechanism.
The annotation mechanism is provided by the <a class="reference external" href="https://github.com/verilator/verilator/blob/master/bin/verilator_coverage">verilator_coverage</a> tool and is capable of writing source files with annotations next to each coverage point.</p>
<p>Coverage reports in the form of <code class="docutils literal notranslate"><span class="pre">.dat</span></code> files can be combined using the following command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><code><span class="n">verilator_coverage</span> <span class="n">coverage_test_</span><span class="o">*.</span><span class="n">dat</span> <span class="o">--</span><span class="n">write</span> <span class="n">combined</span><span class="o">.</span><span class="n">dat</span>
</code></pre></div>
</div>
<p>In order to annotate the coverage results back to the source files, run the command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><code><span class="n">verilator_coverage</span> <span class="n">coverage_test</span><span class="o">.</span><span class="n">dat</span> <span class="o">--</span><span class="n">annotate</span> <span class="o">&lt;</span><span class="n">output_dir</span><span class="o">&gt;</span>
</code></pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><code class="docutils literal notranslate"><span class="pre">annotate-all</span></code>, <code class="docutils literal notranslate"><span class="pre">annotate-min</span></code> and <code class="docutils literal notranslate"><span class="pre">annotate-points</span></code> can be used to modify the behavior of the <code class="docutils literal notranslate"><span class="pre">annotate</span></code> option.
For more details, see <a class="reference external" href="https://verilator.org/guide/latest/exe_verilator_coverage.html">Verilator Argument Reference</a></p>
</div>
<p>The result of the command should be a copy of the source files used in the simulation, located in the output directory of choice.
In the annotated source files, you will find that annotations are placed at the beginning of lines, e.g.:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><code>   <span class="mi">153724</span>    <span class="nb">input</span>  <span class="n">logic</span> <span class="n">en</span><span class="p">;</span>
  <span class="o">%</span><span class="mi">000000</span>    <span class="nb">input</span>  <span class="n">logic</span> <span class="n">scan_mode</span><span class="p">;</span>
</code></pre></div>
</div>
<p>Interpretations of these results are placed inline:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><code>   <span class="mi">153724</span>    <span class="nb">input</span>  <span class="n">logic</span> <span class="n">en</span><span class="p">;</span> <span class="o">//</span> <span class="n">there</span> <span class="n">were</span> <span class="mi">153724</span> <span class="n">coverage</span> <span class="n">hits</span>
  <span class="o">%</span><span class="mi">000000</span>    <span class="nb">input</span>  <span class="n">logic</span> <span class="n">scan_mode</span><span class="p">;</span> <span class="o">//</span> <span class="n">signal</span> <span class="n">never</span> <span class="n">toggled</span><span class="p">,</span> <span class="n">so</span> <span class="n">line</span> <span class="n">starts</span> <span class="k">with</span> <span class="s1">&#39;%&#39;</span>
</code></pre></div>
</div>
<p>If a single line contains more than one signal definition (or a multi-bit signal), it may be useful to run with the <code class="docutils literal notranslate"><span class="pre">annotate-points</span></code> argument, so that the annotation resembles:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><code>    <span class="mi">153888</span>    <span class="nb">input</span> <span class="n">logic</span> <span class="n">SE</span><span class="p">,</span> <span class="n">EN</span><span class="p">,</span> <span class="n">CK</span><span class="p">,</span>
    <span class="o">-</span><span class="mi">000000</span>  <span class="n">point</span><span class="p">:</span> <span class="n">comment</span><span class="o">=</span><span class="n">SE</span>
    <span class="o">+</span><span class="mi">153888</span>  <span class="n">point</span><span class="p">:</span> <span class="n">comment</span><span class="o">=</span><span class="n">EN</span>
    <span class="o">+</span><span class="mi">2636790</span>  <span class="n">point</span><span class="p">:</span> <span class="n">comment</span><span class="o">=</span><span class="n">CK</span>
</code></pre></div>
</div>
<p>In this mode, ‘+’ and ‘-’ are used to indicate whether a coverage point is above or below the threshold.</p>
<p>To read more about coverage in Verilator, see:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://verilator.org/guide/latest/simulating.html#coverage-analysis">Coverage analysis</a></p></li>
<li><p><a class="reference external" href="https://verilator.org/guide/latest/exe_verilator_coverage.html">verilator_coverage executable documentation</a></p></li>
</ul>


  <hr>
<div class="md-source-file">
  <small>
    
      Last update:
      2025-05-21
    
  </small>
</div>





                
              </article>
            </div>
          
          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
    
    <nav class="md-footer__inner md-grid" aria-label="Footer" >
      
        
        <a href="user-mode.html" class="md-footer__link md-footer__link--prev" aria-label="Previous: 22. User Mode" rel="prev">
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
          </div>
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Previous
              </span>
              22. User Mode
            </div>
          </div>
        </a>
      
      
        
        <a href="simulation-debugging.html" class="md-footer__link md-footer__link--next" aria-label="Next: 24. Interactive Debugging in Simulation" rel="next">
          <div class="md-footer__title">
            <div class="md-ellipsis">
              <span class="md-footer__direction">
                Next
              </span>
              24. Interactive Debugging in Simulation
            </div>
          </div>
          <div class="md-footer__button md-icon">
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
          </div>
        </a>
      
    </nav>
  
  
  
  <div class="md-footer-meta md-typeset">
    
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-footer-copyright__highlight">
        Copyright &#169; 2025 CHIPS Alliance The Linux Foundation®.
        
    </div>
  
  
</div>
      
        <div class="md-social">
  
    
    
      
      
    
    <a href="https://github.com/antmicro" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
      
      
    
    <a href="https://twitter.com/antmicro" target="_blank" rel="noopener" title="twitter.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc.--><path d="M459.37 151.716c.325 4.548.325 9.097.325 13.645 0 138.72-105.583 298.558-298.558 298.558-59.452 0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055 0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421 0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391 0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04 0-57.828 46.782-104.934 104.934-104.934 30.213 0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg>
    </a>
  
</div>
      
    </div>
    
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": ".", "features": ["toc.integrate"], "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.config.lang": "en", "search.config.pipeline": "trimmer, stopWordFilter", "search.config.separator": "[\\s\\-]+", "search.placeholder": "Search", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version.title": "Select version"}}</script>
    
      
        <script src="_static/sphinx_immaterial_theme.f9d9eeeb247ace16c.min.js?v=8ec58cb5"></script>
    
  </body>
</html>