cant handle this:
signal current_state, next_state: FSM_States;

need to speed up, this is slow when processing 1k files +
--- done, need to add test for this feature
huge speed up!!!!!!!! 200%

doesent identify variabvles 
interger doesnt calculate range


widths on ports like this in test 8 return none, shoudl return the string
input     : in  std_logic_vector(TOPWIDTH*WIDTH-1 downto 0);

trace sig:
can it do port names?
can it do signals?
can it do generics?
can it do constants?

how to handle multiple version of the same unnamed module


make cl tree print different levels in different terminal colours