verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/counter_9.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/alu_5.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/tester_4.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/seven_seg_7.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/decoder_8.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/counter_6.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/state_2.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/multi_seven_seg_3.v"
verilog work "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D-checkoff1/8bitALU-master (2)/8bit-ALU (jy_compare with hardcode)/work/planAhead/8bitALU/8bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
