// Seed: 266944978
module module_0 (
    input wire id_0
);
  always @(posedge 1'b0 or negedge id_0 != id_0) begin : LABEL_0
    if (id_0 != id_0) id_2 = id_2;
  end
endmodule
macromodule module_1 (
    input wire id_0,
    output tri id_1,
    output wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    output tri id_8,
    output tri0 id_9,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    output tri id_14,
    output wand id_15,
    input tri id_16
    , id_18
);
  id_19 :
  assert property (@(posedge id_18) id_16)
  else if (1 + 1) id_19 = 1;
  module_0 modCall_1 (id_4);
  assign modCall_1.type_0 = 0;
  assign id_8 = id_5;
  always_ff @(*);
endmodule
