// Seed: 290714222
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wand id_1;
  logic [1 : 1] id_3;
  assign id_3 = id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output tri id_2,
    input tri0 id_3,
    inout logic id_4,
    input supply1 id_5,
    output logic id_6
);
  parameter id_8 = 1 && 1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  always
    if (1) id_0.id_4 = id_8 << id_1;
    else @(1) @(posedge -1) id_6 <= id_5;
  wire [1 : 1] id_9;
endmodule
