
---------- Begin Simulation Statistics ----------
final_tick                               110224683000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 307006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710080                       # Number of bytes of host memory used
host_op_rate                                   335065                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   325.73                       # Real time elapsed on the host
host_tick_rate                              338396325                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110225                       # Number of seconds simulated
sim_ticks                                110224683000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.102247                       # CPI: cycles per instruction
system.cpu.discardedOps                        431330                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3645932                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.907238                       # IPC: instructions per cycle
system.cpu.numCycles                        110224683                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932682     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738319     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       106578751                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         81540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          935                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        82364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       165679                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            588                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659463                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15819056                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88870                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076135                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062876                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835825                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050573                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134801                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35057913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35057913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35060929                       # number of overall hits
system.cpu.dcache.overall_hits::total        35060929                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       112630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         112630                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       112743                       # number of overall misses
system.cpu.dcache.overall_misses::total        112743                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7568743000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7568743000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7568743000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7568743000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003202                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67200.062150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67200.062150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67132.708904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67132.708904                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68925                       # number of writebacks
system.cpu.dcache.writebacks::total             68925                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30348                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30348                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        82282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        82282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        82388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        82388                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5851938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5851938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5856115000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5856115000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002342                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71120.512384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71120.512384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71079.708210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71079.708210                       # average overall mshr miss latency
system.cpu.dcache.replacements                  81878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20859185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20859185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        44438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1824976000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1824976000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41067.914848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41067.914848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7816                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        36622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        36622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1512955000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1512955000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41312.735514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41312.735514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198728                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198728                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        68192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5743767000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5743767000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84229.337752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84229.337752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        45660                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45660                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4338983000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4338983000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95028.098993                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95028.098993                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3016                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3016                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          113                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          113                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.036114                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.036114                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          106                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          106                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4177000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4177000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033877                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033877                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 39405.660377                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 39405.660377                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       108000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       108000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000023                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.045832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35314539                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             82390                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            428.626520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.045832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          259                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35427284                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35427284                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49125360                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532439                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086685                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27000153                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27000153                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27000153                       # number of overall hits
system.cpu.icache.overall_hits::total        27000153                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          927                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          927                       # number of overall misses
system.cpu.icache.overall_misses::total           927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62638000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62638000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62638000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62638000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27001080                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27001080                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27001080                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27001080                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67570.658037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67570.658037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67570.658037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67570.658037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          484                       # number of writebacks
system.cpu.icache.writebacks::total               484                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          927                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60784000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60784000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65570.658037                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65570.658037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65570.658037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65570.658037                       # average overall mshr miss latency
system.cpu.icache.replacements                    484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27000153                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27000153                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          927                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62638000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27001080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27001080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67570.658037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67570.658037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60784000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60784000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65570.658037                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65570.658037                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           442.455673                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27001080                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               927                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29127.378641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   442.455673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.432086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.432086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.432617                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27002007                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27002007                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 110224683000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37813                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38231                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 418                       # number of overall hits
system.l2.overall_hits::.cpu.data               37813                       # number of overall hits
system.l2.overall_hits::total                   38231                       # number of overall hits
system.l2.demand_misses::.cpu.inst                509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44577                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45086                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               509                       # number of overall misses
system.l2.overall_misses::.cpu.data             44577                       # number of overall misses
system.l2.overall_misses::total                 45086                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49205000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4748857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4798062000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49205000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4748857000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4798062000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            82390                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83317                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           82390                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83317                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.549083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.541049                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.541138                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.549083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.541049                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.541138                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96669.941061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106531.552146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106420.219137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96669.941061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106531.552146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106420.219137                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36275                       # number of writebacks
system.l2.writebacks::total                     36275                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45085                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45085                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3857250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3896275000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3857250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3896275000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.549083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.541037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.541126                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.549083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.541037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.541126                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76669.941061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86531.990309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86420.649884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76669.941061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86531.990309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86420.649884                       # average overall mshr miss latency
system.l2.replacements                          37013                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68925                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68925                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7719                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4011355000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4011355000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         45660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.830946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.830946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105726.127408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105726.127408                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3252535000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3252535000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.830946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85726.127408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85726.127408                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49205000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49205000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.549083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.549083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96669.941061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96669.941061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.549083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.549083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76669.941061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76669.941061                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    737502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    737502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        36730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         36730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.180670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111136.528029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111136.528029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    604715000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    604715000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.180643                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180643                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91140.165787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91140.165787                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7998.895333                       # Cycle average of tags in use
system.l2.tags.total_refs                      164713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45205                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.643690                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.375483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.650870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7954.868980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976428                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5481                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    374693                       # Number of tag accesses
system.l2.tags.data_accesses                   374693                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     36275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004557282500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154197                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34266                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45085                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36275                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45085                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36275                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45085                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36275                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.174213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.057687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    179.074793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2031     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2032                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.841043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.825669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.723679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              239     11.76%     11.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.10%     11.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1634     80.41%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              157      7.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2032                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2885440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2321600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  110222655000                       # Total gap between requests
system.mem_ctrls.avgGap                    1354752.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2851584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2320192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 295541.788947580790                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25870648.228582341224                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 21049659.085887324065                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          509                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        36275                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12912500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1566890500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2480769251250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25368.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35150.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68387849.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2852864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2885440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2321600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2321600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44576                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          45085                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        36275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         36275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       295542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25882261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         26177803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       295542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       295542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21062433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21062433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21062433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       295542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25882261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47240236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45065                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               36253                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2146                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               734834250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             225325000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1579803000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16306.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35056.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20827                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26584                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            46.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        33906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   153.491653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.409540                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   186.787623                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19574     57.73%     57.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9040     26.66%     84.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1860      5.49%     89.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1290      3.80%     93.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          727      2.14%     95.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          307      0.91%     96.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          263      0.78%     97.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          261      0.77%     98.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          584      1.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        33906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2884160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2320192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               26.166190                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               21.049659                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       122872260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        65308155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      162263640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      95155380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8700843840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23959349220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22149984480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55255776975                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.301301                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  57352375750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3680560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49191747250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       119223720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        63365115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      159500460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      94085280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8700843840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23958582570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22150630080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55246231065                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.214697                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  57353522250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3680560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  49190600750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7144                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36275                       # Transaction distribution
system.membus.trans_dist::CleanEvict              180                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7144                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       126625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 126625                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5207040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5207040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45085                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           226640000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          242745500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             37657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45660                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           927                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        36730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2338                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       246658                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                248996                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        90304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9684160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9774464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37013                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2321600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           120330                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012673                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111861                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 118805     98.73%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1525      1.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             120330                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110224683000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          304497000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2781000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         247170999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
