

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc7'
================================================================
* Date:           Thu Jul 21 11:39:51 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_2  |        ?|        ?|         ?|          -|          -|     ?|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        7|    33|     5375|     3378|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       64|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        7|    33|     5439|     3513|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |        7|  33|  5375|  3378|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |        7|  33|  5375|  3378|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |   0|  0|  39|          32|           1|
    |loop_dataflow_output_count  |     +    |   0|  0|  39|          32|           1|
    |bound_minus_1               |     -    |   0|  0|  39|          32|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 117|          96|           3|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------+-----+-----+------------+----------------------------+--------------+
|n_iter            |  in |   32|   ap_none  |           n_iter           |    scalar    |
|numc_iter         |  in |   32|   ap_none  |          numc_iter         |    scalar    |
|numc_iter_ap_vld  |  in |    1|   ap_none  |          numc_iter         |    scalar    |
|A                 |  in |   32|   ap_none  |              A             |    pointer   |
|A_ap_vld          |  in |    1|   ap_none  |              A             |    pointer   |
|B                 |  in |   32|   ap_none  |              B             |    pointer   |
|B_ap_vld          |  in |    1|   ap_none  |              B             |    pointer   |
|C_i               |  in |   32|   ap_ovld  |              C             |    pointer   |
|C_o               | out |   32|   ap_ovld  |              C             |    pointer   |
|C_i_ap_vld        |  in |    1|   ap_ovld  |              C             |    pointer   |
|C_o_ap_vld        | out |    1|   ap_ovld  |              C             |    pointer   |
|tilenuma          |  in |   32|   ap_none  |          tilenuma          |    scalar    |
|tilenuma_ap_vld   |  in |    1|   ap_none  |          tilenuma          |    scalar    |
|tilen             |  in |   32|   ap_none  |            tilen           |    scalar    |
|tilen_ap_vld      |  in |    1|   ap_none  |            tilen           |    scalar    |
|tilenumc          |  in |   32|   ap_none  |          tilenumc          |    scalar    |
|tilenumc_ap_vld   |  in |    1|   ap_none  |          tilenumc          |    scalar    |
|ap_clk            |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_done           | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dataflow_parent_loop_proc7 | return value |
+------------------+-----+-----+------------+----------------------------+--------------+

