#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 13 18:55:21 2021
# Process ID: 10070
# Current directory: /home/rsaradhy/Work/trenz/vivado
# Command line: vivado project_2_bram/project_2_bram.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_2_bram/project_2_bram.xpr
reset_run design_1_axi_bram_ctrl_1_0_synth_1
reset_run design_1_axi_bram_ctrl_0_12_synth_1
reset_run design_1_axi_smc_1_synth_1
reset_run design_1_zynq_ultra_ps_e_0_1_synth_1
reset_run design_1_axi_bram_ctrl_0_11_synth_1
reset_run design_1_rst_ps8_0_200M_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run impl_1
set_property -dict [list CONFIG.Write_Clock_Frequency {160}] [get_ips FIFO_10]
generate_target all [get_files  /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
catch { config_ip_cache -export [get_ips -all FIFO_10] }
export_ip_user_files -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci]
launch_runs -jobs 12 FIFO_10_synth_1
export_simulation -of_objects [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/ip/FIFO_10/FIFO_10.xci] -directory /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files/sim_scripts -ip_user_files_dir /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files -ipstatic_source_dir /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/modelsim} {questa=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/questa} {ies=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/ies} {xcelium=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/xcelium} {vcs=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/vcs} {riviera=/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {3 894 539} [get_bd_cells zynq_ultra_ps_e_0]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
create_bd_port -dir I -type clk -freq_hz 160000000 CLK_IN
set_property location {-41 83} [get_bd_ports CLK_OUT]
connect_bd_net [get_bd_ports CLK_IN] [get_bd_pins axi_smc/aclk]
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_2_bram/project_2_bram.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run design_1_axi_smc_1_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
