EN half_adder_de NULL "C:/Users/BAKA/Documents/Xilinx Baka/HALF_SUBTRACTOR_DFM/HALF_ADDER_DE.vhd" sub00/vhpl00 1487392616
AR half_adder_de behavioral "C:/Users/BAKA/Documents/Xilinx Baka/HALF_SUBTRACTOR_DFM/HALF_ADDER_DE.vhd" sub00/vhpl01 1487392617
MO HALF_SUBTRACTOR_S NULL "C:/Users/BAKA/Documents/Xilinx Baka/HALF_SUBTRACTOR_DFM/HALF_SUBTRACTOR_S.tfw" vlg29/_h_a_l_f___s_u_b_t_r_a_c_t_o_r___s.bin 1487392616
MO glbl NULL C:/Xilinx92i/verilog/src/glbl.v vlg2D/glbl.bin 1487392616
