-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity k_conv2D_dataflow_parent_loop_proc is
port (
    O_ITER : IN STD_LOGIC_VECTOR (31 downto 0);
    o_iter_first : IN STD_LOGIC_VECTOR (31 downto 0);
    O : IN STD_LOGIC_VECTOR (31 downto 0);
    global_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    enable_upper_padding : IN STD_LOGIC_VECTOR (31 downto 0);
    W : IN STD_LOGIC_VECTOR (31 downto 0);
    H : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    ptr_bias : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    I_ITER : IN STD_LOGIC_VECTOR (31 downto 0);
    I : IN STD_LOGIC_VECTOR (31 downto 0);
    ptr_kernel : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    enable_lower_padding : IN STD_LOGIC_VECTOR (31 downto 0);
    ptr_data : IN STD_LOGIC_VECTOR (63 downto 0);
    o_iter_last : IN STD_LOGIC_VECTOR (31 downto 0);
    enable_relu : IN STD_LOGIC_VECTOR (31 downto 0);
    enable_maxpooling : IN STD_LOGIC_VECTOR (31 downto 0);
    enable_avgpooling : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_AWVALID : OUT STD_LOGIC;
    m_axi_gmem3_AWREADY : IN STD_LOGIC;
    m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WVALID : OUT STD_LOGIC;
    m_axi_gmem3_WREADY : IN STD_LOGIC;
    m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_gmem3_WLAST : OUT STD_LOGIC;
    m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARVALID : OUT STD_LOGIC;
    m_axi_gmem3_ARREADY : IN STD_LOGIC;
    m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RVALID : IN STD_LOGIC;
    m_axi_gmem3_RREADY : OUT STD_LOGIC;
    m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    m_axi_gmem3_RLAST : IN STD_LOGIC;
    m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BVALID : IN STD_LOGIC;
    m_axi_gmem3_BREADY : OUT STD_LOGIC;
    m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    ptr_out : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    o_iter_first_ap_vld : IN STD_LOGIC;
    global_offset_ap_vld : IN STD_LOGIC;
    enable_upper_padding_ap_vld : IN STD_LOGIC;
    W_ap_vld : IN STD_LOGIC;
    H_ap_vld : IN STD_LOGIC;
    ptr_bias_ap_vld : IN STD_LOGIC;
    I_ITER_ap_vld : IN STD_LOGIC;
    I_ap_vld : IN STD_LOGIC;
    ptr_kernel_ap_vld : IN STD_LOGIC;
    rows_ap_vld : IN STD_LOGIC;
    enable_lower_padding_ap_vld : IN STD_LOGIC;
    ptr_data_ap_vld : IN STD_LOGIC;
    o_iter_last_ap_vld : IN STD_LOGIC;
    enable_relu_ap_vld : IN STD_LOGIC;
    enable_maxpooling_ap_vld : IN STD_LOGIC;
    enable_avgpooling_ap_vld : IN STD_LOGIC;
    ptr_out_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of k_conv2D_dataflow_parent_loop_proc is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

attribute shreg_extract : string;
    signal dataflow_in_loop_o_iter_loop_U0_o_iter : STD_LOGIC_VECTOR (30 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WLAST : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_RREADY : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_BREADY : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WLAST : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_RREADY : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_BREADY : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WLAST : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARVALID : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_RREADY : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_BREADY : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_ap_start : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_ap_done : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_ap_ready : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_ap_idle : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_ap_continue : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal loop_dataflow_input_count : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal loop_dataflow_output_count : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal bound_minus_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataflow_in_loop_o_iter_loop_U0_start_full_n : STD_LOGIC;
    signal dataflow_in_loop_o_iter_loop_U0_start_write : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component k_conv2D_dataflow_in_loop_o_iter_loop IS
    port (
        o_iter : IN STD_LOGIC_VECTOR (30 downto 0);
        o_iter_first : IN STD_LOGIC_VECTOR (31 downto 0);
        global_offset : IN STD_LOGIC_VECTOR (31 downto 0);
        enable_upper_padding : IN STD_LOGIC_VECTOR (31 downto 0);
        W : IN STD_LOGIC_VECTOR (31 downto 0);
        H : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ptr_bias : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ITER : IN STD_LOGIC_VECTOR (31 downto 0);
        I : IN STD_LOGIC_VECTOR (31 downto 0);
        ptr_kernel : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        enable_lower_padding : IN STD_LOGIC_VECTOR (31 downto 0);
        ptr_data : IN STD_LOGIC_VECTOR (63 downto 0);
        o_iter_last : IN STD_LOGIC_VECTOR (31 downto 0);
        enable_relu : IN STD_LOGIC_VECTOR (31 downto 0);
        enable_maxpooling : IN STD_LOGIC_VECTOR (31 downto 0);
        enable_avgpooling : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWVALID : OUT STD_LOGIC;
        m_axi_gmem3_AWREADY : IN STD_LOGIC;
        m_axi_gmem3_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WVALID : OUT STD_LOGIC;
        m_axi_gmem3_WREADY : IN STD_LOGIC;
        m_axi_gmem3_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem3_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem3_WLAST : OUT STD_LOGIC;
        m_axi_gmem3_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARVALID : OUT STD_LOGIC;
        m_axi_gmem3_ARREADY : IN STD_LOGIC;
        m_axi_gmem3_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem3_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem3_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem3_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem3_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RVALID : IN STD_LOGIC;
        m_axi_gmem3_RREADY : OUT STD_LOGIC;
        m_axi_gmem3_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_gmem3_RLAST : IN STD_LOGIC;
        m_axi_gmem3_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BVALID : IN STD_LOGIC;
        m_axi_gmem3_BREADY : OUT STD_LOGIC;
        m_axi_gmem3_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem3_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem3_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ptr_out : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        o_iter_ap_vld : IN STD_LOGIC;
        global_offset_ap_vld : IN STD_LOGIC;
        ptr_bias_ap_vld : IN STD_LOGIC;
        ptr_kernel_ap_vld : IN STD_LOGIC;
        ptr_data_ap_vld : IN STD_LOGIC;
        enable_relu_ap_vld : IN STD_LOGIC;
        ptr_out_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        o_iter_first_ap_vld : IN STD_LOGIC;
        I_ITER_ap_vld : IN STD_LOGIC;
        I_ap_vld : IN STD_LOGIC;
        enable_upper_padding_ap_vld : IN STD_LOGIC;
        rows_ap_vld : IN STD_LOGIC;
        enable_lower_padding_ap_vld : IN STD_LOGIC;
        W_ap_vld : IN STD_LOGIC;
        o_iter_last_ap_vld : IN STD_LOGIC;
        H_ap_vld : IN STD_LOGIC;
        enable_maxpooling_ap_vld : IN STD_LOGIC;
        enable_avgpooling_ap_vld : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    dataflow_in_loop_o_iter_loop_U0 : component k_conv2D_dataflow_in_loop_o_iter_loop
    port map (
        o_iter => dataflow_in_loop_o_iter_loop_U0_o_iter,
        o_iter_first => o_iter_first,
        global_offset => global_offset,
        enable_upper_padding => enable_upper_padding,
        W => W,
        H => H,
        m_axi_gmem2_AWVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => ap_const_logic_0,
        m_axi_gmem2_AWADDR => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => ap_const_logic_0,
        m_axi_gmem2_WDATA => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST => m_axi_gmem2_RLAST,
        m_axi_gmem2_RID => m_axi_gmem2_RID,
        m_axi_gmem2_RUSER => m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP => m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID => ap_const_logic_0,
        m_axi_gmem2_BREADY => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        ptr_bias => ptr_bias,
        m_axi_gmem1_AWVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => m_axi_gmem1_RID,
        m_axi_gmem1_RUSER => m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        I_ITER => I_ITER,
        I => I,
        ptr_kernel => ptr_kernel,
        m_axi_gmem_AWVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WLAST,
        m_axi_gmem_WID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WID,
        m_axi_gmem_WUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => m_axi_gmem_RVALID,
        m_axi_gmem_RREADY => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => m_axi_gmem_RDATA,
        m_axi_gmem_RLAST => m_axi_gmem_RLAST,
        m_axi_gmem_RID => m_axi_gmem_RID,
        m_axi_gmem_RUSER => m_axi_gmem_RUSER,
        m_axi_gmem_RRESP => m_axi_gmem_RRESP,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        rows => rows,
        enable_lower_padding => enable_lower_padding,
        ptr_data => ptr_data,
        o_iter_last => o_iter_last,
        enable_relu => enable_relu,
        enable_maxpooling => enable_maxpooling,
        enable_avgpooling => enable_avgpooling,
        m_axi_gmem3_AWVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY => m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY => m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WLAST,
        m_axi_gmem3_WID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WID,
        m_axi_gmem3_WUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY => ap_const_logic_0,
        m_axi_gmem3_ARADDR => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID => ap_const_logic_0,
        m_axi_gmem3_RREADY => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA => ap_const_lv128_lc_1,
        m_axi_gmem3_RLAST => ap_const_logic_0,
        m_axi_gmem3_RID => ap_const_lv1_0,
        m_axi_gmem3_RUSER => ap_const_lv1_0,
        m_axi_gmem3_RRESP => ap_const_lv2_0,
        m_axi_gmem3_BVALID => m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY => dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP => m_axi_gmem3_BRESP,
        m_axi_gmem3_BID => m_axi_gmem3_BID,
        m_axi_gmem3_BUSER => m_axi_gmem3_BUSER,
        ptr_out => ptr_out,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        o_iter_ap_vld => ap_const_logic_0,
        global_offset_ap_vld => global_offset_ap_vld,
        ptr_bias_ap_vld => ptr_bias_ap_vld,
        ptr_kernel_ap_vld => ptr_kernel_ap_vld,
        ptr_data_ap_vld => ptr_data_ap_vld,
        enable_relu_ap_vld => enable_relu_ap_vld,
        ptr_out_ap_vld => ptr_out_ap_vld,
        ap_start => dataflow_in_loop_o_iter_loop_U0_ap_start,
        o_iter_first_ap_vld => o_iter_first_ap_vld,
        I_ITER_ap_vld => I_ITER_ap_vld,
        I_ap_vld => I_ap_vld,
        enable_upper_padding_ap_vld => enable_upper_padding_ap_vld,
        rows_ap_vld => rows_ap_vld,
        enable_lower_padding_ap_vld => enable_lower_padding_ap_vld,
        W_ap_vld => W_ap_vld,
        o_iter_last_ap_vld => o_iter_last_ap_vld,
        H_ap_vld => H_ap_vld,
        enable_maxpooling_ap_vld => enable_maxpooling_ap_vld,
        enable_avgpooling_ap_vld => enable_avgpooling_ap_vld,
        ap_done => dataflow_in_loop_o_iter_loop_U0_ap_done,
        ap_ready => dataflow_in_loop_o_iter_loop_U0_ap_ready,
        ap_idle => dataflow_in_loop_o_iter_loop_U0_ap_idle,
        ap_continue => dataflow_in_loop_o_iter_loop_U0_ap_continue);





    loop_dataflow_input_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_input_count <= ap_const_lv32_0;
            else
                if ((not((loop_dataflow_input_count = bound_minus_1)) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_o_iter_loop_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= std_logic_vector(unsigned(loop_dataflow_input_count) + unsigned(ap_const_lv32_1));
                elsif (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_o_iter_loop_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= ap_const_lv32_0;
                end if; 
            end if;
        end if;
    end process;


    loop_dataflow_output_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_output_count <= ap_const_lv32_0;
            else
                if ((not((loop_dataflow_output_count = bound_minus_1)) and (dataflow_in_loop_o_iter_loop_U0_ap_continue = ap_const_logic_1) and (dataflow_in_loop_o_iter_loop_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= std_logic_vector(unsigned(loop_dataflow_output_count) + unsigned(ap_const_lv32_1));
                elsif (((loop_dataflow_output_count = bound_minus_1) and (dataflow_in_loop_o_iter_loop_U0_ap_continue = ap_const_logic_1) and (dataflow_in_loop_o_iter_loop_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= ap_const_lv32_0;
                end if; 
            end if;
        end if;
    end process;


    ap_done_assign_proc : process(dataflow_in_loop_o_iter_loop_U0_ap_done, loop_dataflow_output_count, bound_minus_1)
    begin
        if (((loop_dataflow_output_count = bound_minus_1) and (dataflow_in_loop_o_iter_loop_U0_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(dataflow_in_loop_o_iter_loop_U0_ap_idle, ap_start, loop_dataflow_output_count)
    begin
        if (((loop_dataflow_output_count = ap_const_lv32_0) and (ap_start = ap_const_logic_0) and (dataflow_in_loop_o_iter_loop_U0_ap_idle = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(dataflow_in_loop_o_iter_loop_U0_ap_ready, ap_start, loop_dataflow_input_count, bound_minus_1)
    begin
        if (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_o_iter_loop_U0_ap_ready = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_sync_continue <= ap_continue;
    ap_sync_done <= dataflow_in_loop_o_iter_loop_U0_ap_done;
    ap_sync_ready <= dataflow_in_loop_o_iter_loop_U0_ap_ready;
    bound_minus_1 <= std_logic_vector(unsigned(O_ITER) - unsigned(ap_const_lv32_1));

    dataflow_in_loop_o_iter_loop_U0_ap_continue_assign_proc : process(ap_continue, loop_dataflow_output_count, bound_minus_1)
    begin
        if ((not((loop_dataflow_output_count = bound_minus_1)) or (ap_continue = ap_const_logic_1))) then 
            dataflow_in_loop_o_iter_loop_U0_ap_continue <= ap_const_logic_1;
        else 
            dataflow_in_loop_o_iter_loop_U0_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    dataflow_in_loop_o_iter_loop_U0_ap_start <= ap_start;
    dataflow_in_loop_o_iter_loop_U0_o_iter <= loop_dataflow_input_count(31 - 1 downto 0);
    dataflow_in_loop_o_iter_loop_U0_start_full_n <= ap_const_logic_1;
    dataflow_in_loop_o_iter_loop_U0_start_write <= ap_const_logic_0;
    m_axi_gmem1_ARADDR <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARADDR;
    m_axi_gmem1_ARBURST <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARBURST;
    m_axi_gmem1_ARCACHE <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARCACHE;
    m_axi_gmem1_ARID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARID;
    m_axi_gmem1_ARLEN <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARLEN;
    m_axi_gmem1_ARLOCK <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARLOCK;
    m_axi_gmem1_ARPROT <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARPROT;
    m_axi_gmem1_ARQOS <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARQOS;
    m_axi_gmem1_ARREGION <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARREGION;
    m_axi_gmem1_ARSIZE <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARSIZE;
    m_axi_gmem1_ARUSER <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARUSER;
    m_axi_gmem1_ARVALID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_ARVALID;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem1_RREADY;
    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    m_axi_gmem2_ARADDR <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARADDR;
    m_axi_gmem2_ARBURST <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARBURST;
    m_axi_gmem2_ARCACHE <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARCACHE;
    m_axi_gmem2_ARID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARID;
    m_axi_gmem2_ARLEN <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARLEN;
    m_axi_gmem2_ARLOCK <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARLOCK;
    m_axi_gmem2_ARPROT <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARPROT;
    m_axi_gmem2_ARQOS <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARQOS;
    m_axi_gmem2_ARREGION <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARREGION;
    m_axi_gmem2_ARSIZE <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARSIZE;
    m_axi_gmem2_ARUSER <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARUSER;
    m_axi_gmem2_ARVALID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_ARVALID;
    m_axi_gmem2_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_AWID <= ap_const_lv1_0;
    m_axi_gmem2_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_BREADY <= ap_const_logic_0;
    m_axi_gmem2_RREADY <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem2_RREADY;
    m_axi_gmem2_WDATA <= ap_const_lv128_lc_1;
    m_axi_gmem2_WID <= ap_const_lv1_0;
    m_axi_gmem2_WLAST <= ap_const_logic_0;
    m_axi_gmem2_WSTRB <= ap_const_lv16_0;
    m_axi_gmem2_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_WVALID <= ap_const_logic_0;
    m_axi_gmem3_ARADDR <= ap_const_lv64_0;
    m_axi_gmem3_ARBURST <= ap_const_lv2_0;
    m_axi_gmem3_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem3_ARID <= ap_const_lv1_0;
    m_axi_gmem3_ARLEN <= ap_const_lv32_0;
    m_axi_gmem3_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem3_ARPROT <= ap_const_lv3_0;
    m_axi_gmem3_ARQOS <= ap_const_lv4_0;
    m_axi_gmem3_ARREGION <= ap_const_lv4_0;
    m_axi_gmem3_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem3_ARUSER <= ap_const_lv1_0;
    m_axi_gmem3_ARVALID <= ap_const_logic_0;
    m_axi_gmem3_AWADDR <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWADDR;
    m_axi_gmem3_AWBURST <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWBURST;
    m_axi_gmem3_AWCACHE <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWCACHE;
    m_axi_gmem3_AWID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWID;
    m_axi_gmem3_AWLEN <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWLEN;
    m_axi_gmem3_AWLOCK <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWLOCK;
    m_axi_gmem3_AWPROT <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWPROT;
    m_axi_gmem3_AWQOS <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWQOS;
    m_axi_gmem3_AWREGION <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWREGION;
    m_axi_gmem3_AWSIZE <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWSIZE;
    m_axi_gmem3_AWUSER <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWUSER;
    m_axi_gmem3_AWVALID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_AWVALID;
    m_axi_gmem3_BREADY <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_BREADY;
    m_axi_gmem3_RREADY <= ap_const_logic_0;
    m_axi_gmem3_WDATA <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WDATA;
    m_axi_gmem3_WID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WID;
    m_axi_gmem3_WLAST <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WLAST;
    m_axi_gmem3_WSTRB <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WSTRB;
    m_axi_gmem3_WUSER <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WUSER;
    m_axi_gmem3_WVALID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem3_WVALID;
    m_axi_gmem_ARADDR <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARADDR;
    m_axi_gmem_ARBURST <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARBURST;
    m_axi_gmem_ARCACHE <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARCACHE;
    m_axi_gmem_ARID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARID;
    m_axi_gmem_ARLEN <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARLEN;
    m_axi_gmem_ARLOCK <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARLOCK;
    m_axi_gmem_ARPROT <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARPROT;
    m_axi_gmem_ARQOS <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARQOS;
    m_axi_gmem_ARREGION <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARREGION;
    m_axi_gmem_ARSIZE <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARSIZE;
    m_axi_gmem_ARUSER <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARUSER;
    m_axi_gmem_ARVALID <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_ARVALID;
    m_axi_gmem_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_AWVALID <= ap_const_logic_0;
    m_axi_gmem_BREADY <= ap_const_logic_0;
    m_axi_gmem_RREADY <= dataflow_in_loop_o_iter_loop_U0_m_axi_gmem_RREADY;
    m_axi_gmem_WDATA <= ap_const_lv128_lc_1;
    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;
    m_axi_gmem_WSTRB <= ap_const_lv16_0;
    m_axi_gmem_WUSER <= ap_const_lv1_0;
    m_axi_gmem_WVALID <= ap_const_logic_0;
end behav;
