<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/MachineScheduler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MachineScheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- MachineScheduler.h - MachineInstr Scheduling Pass --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file provides an interface for customizing the standard MachineScheduler</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// pass. Note that the entire pass may be replaced as follows:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// &lt;Target&gt;TargetMachine::createPassConfig(PassManagerBase &amp;PM) {</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   PM.substitutePass(&amp;MachineSchedulerID, &amp;CustomSchedulerPassID);</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//   ...}</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// The MachineScheduler pass is only responsible for choosing the regions to be</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// scheduled. Targets can override the DAG builder and scheduler without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// replacing the pass as follows:</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   return new CustomMachineScheduler(C);</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// The default scheduler, ScheduleDAGMILive, builds the DAG and drives list</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// scheduling while updating the instruction stream, register pressure, and live</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// intervals. Most targets don&#39;t need to override the DAG builder and list</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// scheduler, but subtargets that require custom scheduling heuristics may</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// plugin an alternate MachineSchedStrategy. The strategy is responsible for</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// selecting the highest priority node from the list:</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//   return new ScheduleDAGMILive(C, CustomStrategy(C));</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// The DAG builder can also be customized in a sense by adding DAG mutations</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// that will run after DAG building and before list scheduling. DAG mutations</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// can adjust dependencies based on target-specific knowledge or add weak edges</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// to aid heuristics:</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//   ScheduleDAGMI *DAG = createGenericSchedLive(C);</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//   DAG-&gt;addMutation(new CustomDAGMutation(...));</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//   return DAG;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// A target that supports alternative schedulers can use the</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// MachineSchedRegistry to allow command line selection. This can be done by</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// implementing the following boilerplate:</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// static ScheduleDAGInstrs *createCustomMachineSched(MachineSchedContext *C) {</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//  return new CustomMachineScheduler(C);</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// static MachineSchedRegistry</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// SchedCustomRegistry(&quot;custom&quot;, &quot;Run my target&#39;s custom scheduler&quot;,</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">//                     createCustomMachineSched);</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Finally, subtargets that don&#39;t need to implement custom heuristics but would</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// like to configure the GenericScheduler&#39;s policy for a given scheduler region,</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// including scheduling direction and register pressure tracking policy, can do</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// this:</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// void &lt;SubTarget&gt;Subtarget::</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// overrideSchedPolicy(MachineSchedPolicy &amp;Policy,</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//                     unsigned NumRegionInstrs) const {</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//   Policy.&lt;Flag&gt; = true;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_MACHINESCHEDULER_H</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_MACHINESCHEDULER_H</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachinePassRegistry_8h.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGMutation_8h.html">llvm/CodeGen/ScheduleDAGMutation.h</a>&quot;</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">class </span>LiveIntervals;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">class </span>MachineDominatorTree;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keyword">class </span>MachineLoopInfo;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">class </span>RegisterClassInfo;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">class </span>SchedDFSResult;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">class </span>ScheduleHazardRecognizer;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">class </span>TargetInstrInfo;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">class </span>TargetPassConfig;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/// MachineSchedContext provides enough context from the MachineScheduler pass</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/// for the target to instantiate a scheduler.</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html">  119</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> {</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">  120</a></span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">MF</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">  121</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">MLI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">  122</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">MDT</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">  123</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">PassConfig</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">  124</a></span>&#160;  <a class="code" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">AA</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">  125</a></span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">LIS</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">  127</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">RegClassInfo</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">MachineSchedContext</a>();</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">~MachineSchedContext</a>();</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;};</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/// MachineSchedRegistry provides a selection of available machine instruction</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/// schedulers.</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html">  135</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>&lt;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;          ScheduleDAGInstrs *(*)(MachineSchedContext *)&gt; {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">  139</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">ScheduleDAGCtor</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *(*)(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">// RegisterPassParser requires a (misnamed) FunctionPassCtor type.</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a2f39454027354ec8b017347bf7c9870c">  142</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a2f39454027354ec8b017347bf7c9870c">FunctionPassCtor</a> = <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">ScheduleDAGCtor</a>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a27747bbaa6d919fb4a31796ac5146dfa">  144</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachinePassRegistry.html">MachinePassRegistry&lt;ScheduleDAGCtor&gt;</a> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a27747bbaa6d919fb4a31796ac5146dfa">Registry</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">  146</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">MachineSchedRegistry</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">ScheduleDAGCtor</a> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      : <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>(N, D, C) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#aa80421e945cdea892c18b93e9d3cc94d">Add</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">  151</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">~MachineSchedRegistry</a>() { Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#a8421b496f7df3a3b9a79fb5a470f79ff">Remove</a>(<span class="keyword">this</span>); }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Accessors.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#adfcd51df1f732c47fb315da5c9f12d29">  155</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *<a class="code" href="classllvm_1_1MachineSchedRegistry.html#adfcd51df1f732c47fb315da5c9f12d29">getNext</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *)<a class="code" href="classllvm_1_1MachinePassRegistryNode.html#a53309e1db826f6290feff0a7b7d7eb7b">MachinePassRegistryNode::getNext</a>();</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">  159</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *<a class="code" href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">getList</a>() {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *)Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#ad374e99d5ef39e6d4c851d15a3b763a0">getList</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a138f5c51fbe1d918e2226d52b94ae898">  163</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a138f5c51fbe1d918e2226d52b94ae898">setListener</a>(<a class="code" href="classllvm_1_1MachinePassRegistryListener.html">MachinePassRegistryListener&lt;FunctionPassCtor&gt;</a> *L) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#aa104d6a0f818d3c7e11e75454b48e0da">setListener</a>(L);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;};</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/// Define a generic scheduling policy for targets that don&#39;t provide their own</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/// MachineSchedStrategy. This can be overriden for each scheduling region</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/// before building the DAG.</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html">  173</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">// Allow the scheduler to disable register pressure tracking.</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">  175</a></span>&#160;  <span class="keywordtype">bool</span> ShouldTrackPressure = <span class="keyword">false</span>;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  /// Track LaneMasks to allow reordering of independent subregister writes</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// of the same vreg. \sa MachineSchedStrategy::shouldTrackLaneMasks()</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#af3e6dd2ea28909a7bdc5fefae67766b9">  178</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> ShouldTrackLaneMasks = <span class="keyword">false</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// Allow the scheduler to force top-down or bottom-up scheduling. If neither</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// is true, the scheduler runs in both directions and converges.</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">  182</a></span>&#160;  <span class="keywordtype">bool</span> OnlyTopDown = <span class="keyword">false</span>;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">  183</a></span>&#160;  <span class="keywordtype">bool</span> OnlyBottomUp = <span class="keyword">false</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// Disable heuristic that tries to fetch nodes from long dependency chains</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// first.</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a2600398bcf6d98dea6035e652870b41a">  187</a></span>&#160;  <span class="keywordtype">bool</span> DisableLatencyHeuristic = <span class="keyword">false</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;};</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/// MachineSchedStrategy - Interface to the scheduling algorithm used by</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/// ScheduleDAGMI.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/// Initialization sequence:</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">///   initPolicy -&gt; shouldTrackPressure -&gt; initialize(DAG) -&gt; registerRoots</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html">  197</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// Optionally override the per-region scheduling policy.</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">  204</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                          <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                          <span class="keywordtype">unsigned</span> NumRegionInstrs) {}</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">  208</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">dumpPolicy</a>()<span class="keyword"> const </span>{}</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// Check if pressure tracking is needed before building the DAG and</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">  /// initializing this strategy. Called after initPolicy.</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">  212</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">shouldTrackPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// Returns true if lanemasks should be tracked. LaneMask tracking is</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  /// necessary to reorder independent subregister defs for the same vreg.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// This has to be enabled in combination with shouldTrackPressure().</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">  217</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">shouldTrackLaneMasks</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// If this method returns true, handling of the scheduling regions</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">// themselves (in case of a scheduling boundary in MBB) will be done</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// beginning with the topmost region of MBB.</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">  222</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// Initialize the strategy after building the DAG for a new region.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) = 0;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// Tell the strategy that MBB is about to be processed.</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">  228</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {};</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// Tell the strategy that current MBB is done.</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">  231</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a>() {};</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// Notify this strategy that all roots have been released (including those</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// that depend on EntrySU or ExitSU).</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">  235</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a>() {}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// Pick the next node to schedule, or return NULL. Set IsTopNode to true to</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// schedule the node at the top of the unscheduled region. Otherwise it will</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// be scheduled at the bottom.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNode(<span class="keywordtype">bool</span> &amp;IsTopNode) = 0;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">  /// Scheduler callback to notify that a new subtree is scheduled.</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">  243</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a>(<span class="keywordtype">unsigned</span> SubtreeID) {}</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// Notify MachineSchedStrategy that ScheduleDAGMI has scheduled an</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// instruction and updated scheduled/remaining flags in the DAG nodes.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> schedNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) = 0;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// When all predecessor dependencies have been resolved, free this node for</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  /// top-down scheduling.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> releaseTopNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) = 0;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// When all successor dependencies have been resolved, free this node for</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// bottom-up scheduling.</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> releaseBottomNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) = 0;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;};</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/// ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/// schedules machine instructions according to the given MachineSchedStrategy</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/// without much extra book-keeping. This is the common functionality between</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/// PreRA and PostRA MachineScheduler.</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html">  262</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">  264</a></span>&#160;  <a class="code" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a>;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">  265</a></span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">  266</a></span>&#160;  std::unique_ptr&lt;MachineSchedStrategy&gt; <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  /// Ordered list of DAG postprocessing steps.</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">  269</a></span>&#160;<span class="comment"></span>  std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; <a class="code" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// The top of the unscheduled zone.</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">  272</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  /// The bottom of the unscheduled zone.</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">  275</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// Record the next node in a scheduled cluster.</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">  278</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *NextClusterPred = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">  279</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *NextClusterSucc = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// The number of instructions scheduled so far. Used to cut off the</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span><span class="comment">  /// scheduler at the point determined by misched-cutoff.</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">  284</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> NumInstrsScheduled = 0;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">  288</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">ScheduleDAGMI</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, std::unique_ptr&lt;MachineSchedStrategy&gt; S,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                <span class="keywordtype">bool</span> RemoveKillFlags)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      : <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>(*C-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">MF</a>, C-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">MLI</a>, RemoveKillFlags), AA(C-&gt;AA),</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        LIS(C-&gt;LIS), SchedImpl(<a class="code" href="namespacestd.html">std</a>::move(S)) {}</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// Provide a vtable anchor</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  ~<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// If this method returns true, handling of the scheduling regions</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// themselves (in case of a scheduling boundary in MBB) will be done</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// beginning with the topmost region of MBB.</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">  299</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">doMBBSchedRegionsTopDown</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> SchedImpl-&gt;doMBBSchedRegionsTopDown();</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">// Returns LiveIntervals instance for use in DAG mutators and such.</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a8b2159b44964103b2094330a543a416b">  304</a></span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b2159b44964103b2094330a543a416b">getLIS</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">LIS</a>; }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// Return true if this DAG supports VReg liveness and RegPressure.</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">  307</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// Add a postprocessing step to the DAG builder.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// Mutations are applied in the order that they are added after normal DAG</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// building and before MachineSchedStrategy initialization.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// ScheduleDAGMI takes ownership of the Mutation object.</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">  314</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(std::unique_ptr&lt;ScheduleDAGMutation&gt; <a class="code" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>) {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">if</span> (Mutation)</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      Mutations.push_back(std::move(Mutation));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">  319</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrentTop; }</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">  320</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrentBottom; }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  /// Implement the ScheduleDAGInstrs interface for handling the next scheduling</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">  /// region. This covers all instructions in a block, while schedule() may only</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">  /// cover a subset.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> enterRegion(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                   <span class="keywordtype">unsigned</span> regioninstrs) <span class="keyword">override</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  /// Implement ScheduleDAGInstrs interface for scheduling a sequence of</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  /// reorderable instructions.</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> schedule() <span class="keyword">override</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordtype">void</span> startBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb) <span class="keyword">override</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordtype">void</span> finishBlock() <span class="keyword">override</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  /// Change the position of an instruction within the basic block and update</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  /// live ranges and region boundary iterators.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> moveInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPos);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">  341</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">getNextClusterPred</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> NextClusterPred; }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">  343</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> NextClusterSucc; }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordtype">void</span> viewGraph(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) <span class="keyword">override</span>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordtype">void</span> viewGraph() <span class="keyword">override</span>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">// Top-Level entry points for the schedule() driver...</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// Apply each ScheduleDAGMutation step in order. This allows different</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// instances of ScheduleDAGMI to perform custom DAG postprocessing.</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> postprocessDAG();</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">  /// Release ExitSU predecessors and setup scheduler queues.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> initQueues(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> TopRoots, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> BotRoots);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  /// Update scheduler DAG and queues after scheduling an instruction.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> updateQueues(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> placeDebugValues();</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  /// dump the scheduled Sequence.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> dumpSchedule() <span class="keyword">const</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// Lesser helpers...</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">bool</span> checkSchedLimit();</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordtype">void</span> findRootsAndBiasEdges(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;TopRoots,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;BotRoots);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordtype">void</span> releaseSucc(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordtype">void</span> releaseSuccessors(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordtype">void</span> releasePred(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *PredEdge);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordtype">void</span> releasePredecessors(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;};</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/// ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/// machine instructions while updating LiveIntervals and tracking regpressure.</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html">  381</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">  383</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  /// Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  /// will be empty.</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">  387</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *DFSResult = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">  388</a></span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">  390</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  /// Maps vregs to the SUnits of their uses in the current scheduling region.</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">  393</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SparseMultiSet.html">VReg2SUnitMultiMap</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">VRegUses</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">// Map each SU to its summary of pressure changes. This array is updated for</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="comment">// liveness during bottom-up scheduling. Top-down scheduling may proceed but</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">// has no affect on the pressure diffs.</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">  398</a></span>&#160;  <a class="code" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">  /// Register pressure in this region computed by initRegPressure.</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">  401</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> ShouldTrackPressure = <span class="keyword">false</span>;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">  402</a></span>&#160;  <span class="keywordtype">bool</span> ShouldTrackLaneMasks = <span class="keyword">false</span>;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">  403</a></span>&#160;  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a>;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">  404</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">  /// List of pressure sets that exceed the target&#39;s pressure limit before</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">  /// scheduling, listed in increasing set ID order. Each pressure set is paired</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">  /// with its max pressure in the currently scheduled regions.</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">  409</a></span>&#160;<span class="comment"></span>  std::vector&lt;PressureChange&gt; <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// The top of the unscheduled zone.</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">  412</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a>;</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">  413</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  /// The bottom of the unscheduled zone.</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">  416</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a>;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">  417</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// True if disconnected subregister components are already renamed.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  /// The renaming is only done on demand if lane masks are tracked.</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a57a609e622ec6c168d03da1abbae9b80">  421</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> DisconnectedComponentsRenamed = <span class="keyword">false</span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">  424</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                    std::unique_ptr&lt;MachineSchedStrategy&gt; S)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      : <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>(C, <a class="code" href="namespacestd.html">std</a>::move(S), <span class="comment">/*RemoveKillFlags=*/</span><a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        RegClassInfo(C-&gt;RegClassInfo), RPTracker(RegPressure),</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        TopRPTracker(TopPressure), BotRPTracker(BotPressure) {}</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  ~<a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  /// Return true if this DAG supports VReg liveness and RegPressure.</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">  433</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// Return true if register pressure tracking is enabled.</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">  436</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ShouldTrackPressure; }</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  /// Get current register pressure for the top scheduled instructions.</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#afb62fec10ab3b8b0b5d80268ad116dab">  439</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#afb62fec10ab3b8b0b5d80268ad116dab">getTopPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TopPressure; }</div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">  440</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TopRPTracker; }</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  /// Get current register pressure for the bottom scheduled instructions.</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a78efa0fd08df98e940b46eae872d3898">  443</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a78efa0fd08df98e940b46eae872d3898">getBotPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> BotPressure; }</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">  444</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> BotRPTracker; }</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">  /// Get register pressure for the entire scheduling region before scheduling.</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">  447</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">getRegPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>; }</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">  449</a></span>&#160;  <span class="keyword">const</span> std::vector&lt;PressureChange&gt; &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">getRegionCriticalPSets</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> RegionCriticalPSets;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">  453</a></span>&#160;  <a class="code" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">getPressureDiff</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordflow">return</span> SUPressureDiffs[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  }</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ab8c59327b93b35afc331f6eb12ba06af">  456</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ab8c59327b93b35afc331f6eb12ba06af">getPressureDiff</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">return</span> SUPressureDiffs[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">  /// Compute a DFSResult after DAG building is complete, and before any</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  /// queue comparisons.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> computeDFSResult();</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">  /// Return a non-null DFS result if the scheduling strategy initialized it.</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">  465</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">getDFSResult</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DFSResult; }</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">  467</a></span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">getScheduledTrees</a>() { <span class="keywordflow">return</span> ScheduledTrees; }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  /// Implement the ScheduleDAGInstrs interface for handling the next scheduling</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">  /// region. This covers all instructions in a block, while schedule() may only</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">  /// cover a subset.</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> enterRegion(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>,</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                   <span class="keywordtype">unsigned</span> regioninstrs) <span class="keyword">override</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  /// Implement ScheduleDAGInstrs interface for scheduling a sequence of</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  /// reorderable instructions.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> schedule() <span class="keyword">override</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  /// Compute the cyclic critical path through the DAG.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> computeCyclicCriticalPath();</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>() <span class="keyword">const override</span>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="comment">// Top-Level entry points for the schedule() driver...</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  /// Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  /// enabled. This sets up three trackers. RPTracker will cover the entire DAG</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  /// region, TopTracker and BottomTracker will be initialized to the top and</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  /// bottom of the DAG region without covereing any unscheduled instruction.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> buildDAGWithRegPressure();</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// Release ExitSU predecessors and setup scheduler queues. Re-position</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// the Top RP tracker in case the region beginning has changed.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> initQueues(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> TopRoots, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> BotRoots);</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  /// Move an instruction and update register pressure.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> scheduleMI(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">// Lesser helpers...</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordtype">void</span> initRegPressure();</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordtype">void</span> updatePressureDiffs(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;RegisterMaskPair&gt;</a> LiveUses);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordtype">void</span> updateScheduledPressure(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                               <span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;NewMaxPressure);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordtype">void</span> collectVRegUses(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;};</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/// Helpers for implementing custom MachineSchedStrategy classes. These take</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/// care of the book-keeping associated with list scheduling heuristics.</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/// ReadyQueue encapsulates vector of &quot;ready&quot; SUnits with basic convenience</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/// methods for pushing and removing nodes. ReadyQueue&#39;s are uniquely identified</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/// by an ID. SUnit::NodeQueueId is a mask of the ReadyQueues the SUnit is in.</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/// This is a convenience class that may be used by implementations of</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/// MachineSchedStrategy.</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html">  527</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  std::string <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  std::vector&lt;SUnit*&gt; Queue;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">  533</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">ReadyQueue</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="PPCLoopInstrFormPrep_8cpp.html#a8f8f80d37794cde9472343e4487ba3eb">name</a>): ID(id), Name(name.str()) {}</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">  535</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>; }</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">  537</a></span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">getName</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>; }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="comment">// SU is in this queue if it&#39;s NodeQueueID is a superset of this ID.</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ac25a58da20f4a6c1992ee2a0b135f13f">  540</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ReadyQueue.html#ac25a58da20f4a6c1992ee2a0b135f13f">isInQueue</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp; ID); }</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">  542</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Queue.empty(); }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">  544</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">clear</a>() { Queue.clear(); }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ae2b2d28e09bd8ce878a5536f12717c72">  546</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ReadyQueue.html#ae2b2d28e09bd8ce878a5536f12717c72">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Queue.size(); }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">  548</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> = std::vector&lt;SUnit*&gt;::iterator;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">  550</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">begin</a>() { <span class="keywordflow">return</span> Queue.begin(); }</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">  552</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">end</a>() { <span class="keywordflow">return</span> Queue.end(); }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">  554</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> <a class="code" href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">elements</a>() { <span class="keywordflow">return</span> Queue; }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">  556</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code" href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">find</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) { <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Queue, SU); }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">  558</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">push</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    Queue.push_back(SU);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> |= <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  }</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#af430eb49f015d12fb57b4407a7e3005d">  563</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <span class="keyword">remove</span>(<a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    (*I)-&gt;NodeQueueId &amp;= ~ID;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Queue.back();</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordtype">unsigned</span> idx = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> - Queue.begin();</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    Queue.pop_back();</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">return</span> Queue.begin() + idx;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;};</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/// Summarize the unscheduled region.</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html">  575</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="comment">// Critical path through the DAG in expected latency.</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">  577</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">CriticalPath</a>;</div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">  578</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">CyclicCritPath</a>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="comment">// Scaled count of micro-ops left to schedule.</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">  581</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">RemIssueCount</a>;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">  583</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">IsAcyclicLatencyLimited</a>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="comment">// Unscheduled resources</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">  586</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> <a class="code" href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">RemainingCounts</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">  588</a></span>&#160;  <a class="code" href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">SchedRemainder</a>() { reset(); }</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">  590</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">reset</a>() {</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    CriticalPath = 0;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    CyclicCritPath = 0;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    RemIssueCount = 0;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    IsAcyclicLatencyLimited = <span class="keyword">false</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    RemainingCounts.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;};</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/// Each Scheduling boundary is associated with ready queues. It tracks the</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/// current cycle in the direction of movement, and maintains the state</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/// of &quot;hazards&quot; and other interlocks at the current cycle.</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html">  604</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> {</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  /// SUnit::NodeQueueId: 0 (none), 1 (top), 2 (bot), 3 (both)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> {</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca59084ad51c6205811ea250f40b1a1605">  608</a></span>&#160;    TopQID = 1,</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3acad5d95226ee8fc3cd039ff3f950559d53">  609</a></span>&#160;    BotQID = 2,</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a96ea2a85368536ac8f89ccf17616c3aca24eeb4fd34e859a116303de7c456f7d6">  610</a></span>&#160;    LogMaxQID = 2</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  };</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">  613</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a3e9e2fcb68f7063b63e67dd34b8fa00f">  614</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a64b3464e46fb663d1c409fd21a0fa97b">  615</a></span>&#160;  <a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> *Rem = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">  617</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> <a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">  618</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> <a class="code" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">Pending</a>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a9b96d44ad4639ec8e5840e97cc4654e5">  620</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *HazardRec = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">  /// True if the pending Q should be checked/updated before scheduling another</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> CheckPending;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">  /// Number of cycles it takes to issue the instructions scheduled in this</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">  /// zone. It is defined as: scheduled-micro-ops / issue-width + stalls.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">  /// See getStalls().</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> CurrCycle;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">  /// Micro-ops issued in the current cycle</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> CurrMOps;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">  /// MinReadyCycle - Cycle of the soonest available instruction.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> MinReadyCycle;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="comment">// The expected latency of the critical path in this scheduled zone.</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordtype">unsigned</span> ExpectedLatency;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="comment">// The latency of dependence chains leading into this zone.</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="comment">// For each node scheduled bottom-up: DLat = max DLat, N.Depth.</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">// For each cycle scheduled: DLat -= 1.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordtype">unsigned</span> DependentLatency;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">  /// Count the scheduled (issued) micro-ops that can be retired by</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">  /// time=CurrCycle assuming the first scheduled instr is retired at time=0.</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> RetiredMOps;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// Count scheduled resources that have been executed. Resources are</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">// considered executed if they become ready in the time that it takes to</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="comment">// saturate any resource including the one in question. Counts are scaled</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="comment">// for direct comparison with other resources. Counts can be compared with</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="comment">// MOps * getMicroOpFactor and Latency * getLatencyFactor.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ExecutedResCounts;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">  /// Cache the max count for a single resource.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> MaxExecutedResCount;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="comment">// Cache the critical resources ID in this scheduled zone.</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordtype">unsigned</span> ZoneCritResIdx;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="comment">// Is the scheduled region resource limited vs. latency limited.</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordtype">bool</span> IsResourceLimited;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="comment">// Record the highest cycle at which each resource has been reserved by a</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// scheduled instruction.</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ReservedCycles;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment">// For each PIdx, stores first index into ReservedCycles that corresponds to</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// it.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> ReservedCyclesIndex;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">// Remember the greatest possible stall as an upper bound on the number of</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="comment">// times we should retry the pending queue because of a hazard.</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordtype">unsigned</span> MaxObservedStall;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">  /// Pending queues extend the ready queues with the same ID and the</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">  /// PendingFlag set.</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">  683</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">SchedBoundary</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>):</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    Available(ID, Name+<span class="stringliteral">&quot;.A&quot;</span>), Pending(ID &lt;&lt; LogMaxQID, Name+<span class="stringliteral">&quot;.P&quot;</span>) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    reset();</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  }</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  ~<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>();</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordtype">void</span> reset();</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *smodel,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;            <a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> *rem);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">  695</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">return</span> Available.<a class="code" href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">getID</a>() == TopQID;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">  /// Number of cycles to issue the instructions scheduled in this zone.</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">  700</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">getCurrCycle</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrCycle; }</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">  /// Micro-ops issued in the current cycle</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">  703</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">getCurrMOps</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrMOps; }</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="comment">// The latency of dependence chains leading into this zone.</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a24bc7ce4ae7f1bc672ee20aaefcce30b">  706</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a24bc7ce4ae7f1bc672ee20aaefcce30b">getDependentLatency</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DependentLatency; }</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">  /// Get the number of latency cycles &quot;covered&quot; by the scheduled</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">  /// instructions. This is the larger of the critical path within the zone</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">  /// and the number of cycles required to issue the instructions.</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">  711</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">getScheduledLatency</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ExpectedLatency, CurrCycle);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  }</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#af7a9c62acba4010b5c47f12f458eaf00">  715</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#af7a9c62acba4010b5c47f12f458eaf00">getUnscheduledLatency</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">return</span> isTop() ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  }</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ab873e76ca432b2280dad3ffc130b6515">  719</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ab873e76ca432b2280dad3ffc130b6515">getResourceCount</a>(<span class="keywordtype">unsigned</span> ResIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">return</span> ExecutedResCounts[ResIdx];</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  }</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">  /// Get the scaled count of scheduled micro-ops and resources, including</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">  /// executed resources.</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a6f3130b70563722e1dc6ddbf616e3e77">  725</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a6f3130b70563722e1dc6ddbf616e3e77">getCriticalCount</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">if</span> (!ZoneCritResIdx)</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      <span class="keywordflow">return</span> RetiredMOps * SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">getMicroOpFactor</a>();</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="keywordflow">return</span> getResourceCount(ZoneCritResIdx);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  }</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">  /// Get a scaled count for the minimum execution time of the scheduled</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">  /// micro-ops that are ready to execute by getExecutedCount. Notice the</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">  /// feedback loop.</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a42aaa1b48f61e21b104a0aab30142385">  734</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a42aaa1b48f61e21b104a0aab30142385">getExecutedCount</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(CurrCycle * SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a7d3d8b3123f4f5060b648a5e15961630">getLatencyFactor</a>(),</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                    MaxExecutedResCount);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  }</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">  739</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">getZoneCritResIdx</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ZoneCritResIdx; }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="comment">// Is the scheduled region resource limited vs. latency limited.</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">  742</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">isResourceLimited</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsResourceLimited; }</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">  /// Get the difference between the given SUnit&#39;s ready time and the current</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">  /// cycle.</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getLatencyStallCycles(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordtype">unsigned</span> getNextResourceCycleByInstance(<span class="keywordtype">unsigned</span> InstanceIndex,</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                                          <span class="keywordtype">unsigned</span> Cycles);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  std::pair&lt;unsigned, unsigned&gt; getNextResourceCycle(<span class="keywordtype">unsigned</span> PIdx,</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                                                     <span class="keywordtype">unsigned</span> Cycles);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordtype">bool</span> checkHazard(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordtype">unsigned</span> findMaxLatency(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> ReadySUs);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordtype">unsigned</span> getOtherResourceCount(<span class="keywordtype">unsigned</span> &amp;OtherCritIdx);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">  /// Release SU to make it ready. If it&#39;s not in hazard, remove it from</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">  /// pending queue (if already in) and push into available queue.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">  /// Otherwise, push the SU into pending queue.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  /// @param SU The unit to be released.</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">  /// @param ReadyCycle Until which cycle the unit is ready.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">  /// @param InPQueue Whether SU is already in pending queue.</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">  /// @param Idx Position offset in pending queue (if in it).</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> releaseNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> ReadyCycle, <span class="keywordtype">bool</span> InPQueue,</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                   <span class="keywordtype">unsigned</span> Idx = 0);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordtype">void</span> bumpCycle(<span class="keywordtype">unsigned</span> NextCycle);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordtype">void</span> incExecutedResources(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Count);</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keywordtype">unsigned</span> countResource(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Cycles, <span class="keywordtype">unsigned</span> ReadyCycle);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keywordtype">void</span> bumpNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordtype">void</span> releasePending();</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordtype">void</span> removeReady(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">  /// Call this before applying any other heuristics to the Available queue.</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">  /// Updates the Available/Pending Q&#39;s if necessary and returns the single</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">  /// available instruction, or NULL if there are multiple candidates.</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickOnlyChoice();</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordtype">void</span> dumpScheduledState() <span class="keyword">const</span>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;};</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/// Base class for GenericScheduler. This class maintains information about</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/// scheduling candidates based on TargetSchedModel making it easy to implement</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/// heuristics for either preRA or postRA scheduling.</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html">  794</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">  /// Represent the type of SchedCandidate found within a single queue.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">  /// pickNodeBidirectional depends on these listed by decreasing priority.</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">  798</a></span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">CandReason</a> : uint8_t {</div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">  799</a></span>&#160;    <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>, Only1, PhysReg, RegExcess, RegCritical, Stall, Cluster, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">Weak</a>,</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">  800</a></span>&#160;    RegMax, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>, ResourceDemand, BotHeightReduce, BotPathReduce,</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">  801</a></span>&#160;    TopDepthReduce, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">TopPathReduce</a>, NextDefUse, <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>};</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">getReasonStr</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">  /// Policy for scheduling the next instruction in the candidate&#39;s zone.</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">  808</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> {</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">  809</a></span>&#160;    <span class="keywordtype">bool</span> ReduceLatency = <span class="keyword">false</span>;</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">  810</a></span>&#160;    <span class="keywordtype">unsigned</span> ReduceResIdx = 0;</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">  811</a></span>&#160;    <span class="keywordtype">unsigned</span> DemandResIdx = 0;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a224c85e2128a4314e74379b9dbff2039">  815</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a224c85e2128a4314e74379b9dbff2039">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;RHS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <span class="keywordflow">return</span> ReduceLatency == RHS.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a> &amp;&amp;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;             ReduceResIdx == RHS.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a> &amp;&amp;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;             DemandResIdx == RHS.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">DemandResIdx</a>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    }</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#ab8681bdd6c2a680a7c6e5f9861042209">  820</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#ab8681bdd6c2a680a7c6e5f9861042209">operator!=</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;RHS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == RHS);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    }</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  };</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">  /// Status of an instruction&#39;s critical resource consumption.</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">  826</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> {</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="comment">// Count critical resources in the scheduled region required by SU.</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">  828</a></span>&#160;    <span class="keywordtype">unsigned</span> CritResources = 0;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="comment">// Count critical resources from another region consumed by SU.</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">  831</a></span>&#160;    <span class="keywordtype">unsigned</span> DemandedResources = 0;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#aa5f33ee0cc68e9a124fed8e8a3b861bf">  835</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#aa5f33ee0cc68e9a124fed8e8a3b861bf">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> &amp;RHS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      <span class="keywordflow">return</span> CritResources == RHS.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;        &amp;&amp; DemandedResources == RHS.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    }</div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a477da8a448732cc967d1dad94531e37d">  839</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a477da8a448732cc967d1dad94531e37d">operator!=</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> &amp;RHS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">operator==</a>(RHS);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    }</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  };</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">  /// Store the state used by GenericScheduler heuristics, required for the</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">  /// lifetime of one invocation of pickNode().</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">  846</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> {</div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">  847</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="comment">// The best SUnit candidate.</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">  850</a></span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="comment">// The reason for this candidate.</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">  853</a></span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">CandReason</a> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">// Whether this candidate should be scheduled at top/bottom.</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">  856</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="comment">// Register pressure values for the best candidate.</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">  859</a></span>&#160;    <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="comment">// Critical resource consumption of the best candidate.</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">  862</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a6e5a4b29e0495447584f298d55df3ec9">  864</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a6e5a4b29e0495447584f298d55df3ec9">SchedCandidate</a>() { reset(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>()); }</div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1546dba06e2d0308402b02b6cc8db22f">  865</a></span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1546dba06e2d0308402b02b6cc8db22f">SchedCandidate</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;Policy) { reset(Policy); }</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">  867</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;NewPolicy) {</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;      Policy = NewPolicy;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      SU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      Reason = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;      AtTop = <span class="keyword">false</span>;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      RPDelta = <a class="code" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a>();</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      ResDelta = <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a>();</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    }</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">  876</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SU; }</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="comment">// Copy the status of another candidate without changing policy.</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">  879</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">setBest</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Best) {</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;uninitialized Sched candidate&quot;</span>);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      SU = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      Reason = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      AtTop = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      RPDelta = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      ResDelta = Best.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordtype">void</span> initResourceDelta(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG,</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  };</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">  893</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a>;</div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">  894</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">  895</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">  897</a></span>&#160;  <a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">  899</a></span>&#160;  <a class="code" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">GenericSchedulerBase</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) : Context(C) {}</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordtype">void</span> setPolicy(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;Policy, <span class="keywordtype">bool</span> IsPostRA, <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone,</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                 <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *OtherZone);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keywordtype">void</span> traceCandidate(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand);</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordtype">bool</span> shouldReduceLatency(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;Policy, <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone,</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                           <span class="keywordtype">bool</span> ComputeRemLatency, <span class="keywordtype">unsigned</span> &amp;RemLatency) <span class="keyword">const</span>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;};</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">// Utility functions used by heuristics in tryCandidate().</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(<span class="keywordtype">int</span> TryVal, <span class="keywordtype">int</span> CandVal,</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;             <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;             <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;             <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(<span class="keywordtype">int</span> TryVal, <span class="keywordtype">int</span> CandVal,</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;TryP,</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;CandP,</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;                 <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                 <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                 <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason,</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">MF</a>);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isTop);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">biasPhysReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isTop);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/// GenericScheduler shrinks the unscheduled zone using heuristics to balance</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">/// the schedule.</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html">  937</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1GenericScheduler.html">GenericScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> {</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">  939</a></span>&#160;  <a class="code" href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">GenericScheduler</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>):</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a>(C), Top(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::TopQID, <span class="stringliteral">&quot;TopQ&quot;</span>),</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    Bot(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::BotQID, <span class="stringliteral">&quot;BotQ&quot;</span>) {}</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordtype">void</span> initPolicy(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                  <span class="keywordtype">unsigned</span> NumRegionInstrs) <span class="keyword">override</span>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordtype">void</span> dumpPolicy() <span class="keyword">const override</span>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">  949</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">shouldTrackPressure</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="keywordflow">return</span> RegionPolicy.ShouldTrackPressure;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  }</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ada10b0f311c10e4c89f7449fdd38b965">  953</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ada10b0f311c10e4c89f7449fdd38b965">shouldTrackLaneMasks</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordflow">return</span> RegionPolicy.ShouldTrackLaneMasks;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  }</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) <span class="keyword">override</span>;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNode(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordtype">void</span> schedNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">  963</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    Top.releaseNode(SU, SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    TopCand.SU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  }</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">  971</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    Bot.releaseNode(SU, SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    BotCand.SU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  }</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordtype">void</span> registerRoots() <span class="keyword">override</span>;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">  982</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">  984</a></span>&#160;  <a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> <a class="code" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">RegionPolicy</a>;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="comment">// State of the top and bottom scheduled instruction boundaries.</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">  987</a></span>&#160;  <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> <a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>;</div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">  988</a></span>&#160;  <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> <a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">  /// Candidate last picked from Top boundary.</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">  991</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>;<span class="comment"></span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">  /// Candidate last picked from Bot boundary.</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">  993</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordtype">void</span> checkAcyclicLatency();</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordtype">void</span> initCandidate(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> AtTop,</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                     <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;TempTracker);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> tryCandidate(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                            <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *Zone) <span class="keyword">const</span>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNodeBidirectional(<span class="keywordtype">bool</span> &amp;IsTopNode);</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordtype">void</span> pickNodeFromQueue(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone,</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                         <span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;ZonePolicy,</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                         <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordtype">void</span> reschedulePhysReg(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isTop);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;};</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/// PostGenericScheduler - Interface to the scheduling algorithm used by</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/// ScheduleDAGMI.</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/// Callbacks from ScheduleDAGMI:</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">///   initPolicy -&gt; initialize(DAG) -&gt; registerRoots -&gt; pickNode ...</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html"> 1019</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1PostGenericScheduler.html">PostGenericScheduler</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a> {</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a228f5e150e68f65407ed303218827a0a"> 1021</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82"> 1022</a></span>&#160;  <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">Top</a>;</div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ab8a754613da40b20e5eb168b9a5cb545"> 1023</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*, 8&gt;</a> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ab8a754613da40b20e5eb168b9a5cb545">BotRoots</a>;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb"> 1026</a></span>&#160;  <a class="code" href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">PostGenericScheduler</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>):</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html">GenericSchedulerBase</a>(C), Top(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>::TopQID, <span class="stringliteral">&quot;TopQ&quot;</span>) {}</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  ~<a class="code" href="classllvm_1_1PostGenericScheduler.html">PostGenericScheduler</a>() <span class="keyword">override</span> = <span class="keywordflow">default</span>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf"> 1031</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">initPolicy</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;                  <span class="keywordtype">unsigned</span> NumRegionInstrs)<span class="keyword"> override </span>{</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="comment">/* no configurable policy */</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  }</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">  /// PostRA scheduling does not track pressure.</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013"> 1038</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">shouldTrackPressure</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">Dag</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordtype">void</span> registerRoots() <span class="keyword">override</span>;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNode(<span class="keywordtype">bool</span> &amp;IsTopNode) <span class="keyword">override</span>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55"> 1046</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">scheduleTree</a>(<span class="keywordtype">unsigned</span> SubtreeID)<span class="keyword"> override </span>{</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;PostRA scheduler does not support subtree analysis.&quot;</span>);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  }</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="keywordtype">void</span> schedNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) <span class="keyword">override</span>;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2"> 1052</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    Top.<a class="code" href="classllvm_1_1SchedBoundary.html#a751090565ab555f2738aec07bc1a350c">releaseNode</a>(SU, SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  }</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="comment">// Only called for roots.</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6"> 1059</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    BotRoots.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SU);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  }</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordtype">void</span> tryCandidate(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordtype">void</span> pickNodeFromQueue(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;};</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/// Create the standard converging machine scheduler. This will be used as the</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/// default scheduler if the target does not set a default.</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/// Adds default DAG mutations.</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *<a class="code" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">createGenericSchedLive</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">/// Create a generic scheduler with no vreg liveness or DAG mutation passes.</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code" href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">createGenericSchedPostRA</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *C);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;std::unique_ptr&lt;ScheduleDAGMutation&gt;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<a class="code" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">createLoadClusterDAGMutation</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;std::unique_ptr&lt;ScheduleDAGMutation&gt;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<a class="code" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">createStoreClusterDAGMutation</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII,</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;std::unique_ptr&lt;ScheduleDAGMutation&gt;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<a class="code" href="namespacellvm.html#ae82d653cf862c571ba16050a19426458">createCopyConstrainDAGMutation</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *TII,</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_MACHINESCHEDULER_H</span></div><div class="ttc" id="classllvm_1_1SchedBoundary_html_a6f3130b70563722e1dc6ddbf616e3e77"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a6f3130b70563722e1dc6ddbf616e3e77">llvm::SchedBoundary::getCriticalCount</a></div><div class="ttdeci">unsigned getCriticalCount() const</div><div class="ttdoc">Get the scaled count of scheduled micro-ops and resources, including executed resources. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00725">MachineScheduler.h:725</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a173db28fde5f079ed3dce74bb078551e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">llvm::ScheduleDAGMILive::VRegUses</a></div><div class="ttdeci">VReg2SUnitMultiMap VRegUses</div><div class="ttdoc">Maps vregs to the SUnits of their uses in the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00393">MachineScheduler.h:393</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ae4758631028c5ed6276e33ac9dccb4bf"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ae4758631028c5ed6276e33ac9dccb4bf">llvm::PostGenericScheduler::initPolicy</a></div><div class="ttdeci">void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs) override</div><div class="ttdoc">Optionally override the per-region scheduling policy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01031">MachineScheduler.h:1031</a></div></div>
<div class="ttc" id="namespacellvm_html_afb4b9423201406d79ba16481c90cb6cb"><div class="ttname"><a href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">llvm::biasPhysReg</a></div><div class="ttdeci">int biasPhysReg(const SUnit *SU, bool isTop)</div><div class="ttdoc">Minimize physical register live ranges. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02913">MachineScheduler.cpp:2913</a></div></div>
<div class="ttc" id="PPCLoopInstrFormPrep_8cpp_html_a8f8f80d37794cde9472343e4487ba3eb"><div class="ttname"><a href="PPCLoopInstrFormPrep_8cpp.html#a8f8f80d37794cde9472343e4487ba3eb">name</a></div><div class="ttdeci">static const char * name</div><div class="ttdef"><b>Definition:</b> <a href="PPCLoopInstrFormPrep_8cpp_source.html#l00241">PPCLoopInstrFormPrep.cpp:241</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00233">Path.cpp:233</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ae98af615296b8adf67556301343d6ca2"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">llvm::SchedBoundary::getZoneCritResIdx</a></div><div class="ttdeci">unsigned getZoneCritResIdx() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00739">MachineScheduler.h:739</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_acdc733638a93dca6bb0eb290ec896271"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">llvm::GenericSchedulerBase::SchedCandidate::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00876">MachineScheduler.h:876</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></div><div class="ttdoc">Base class for GenericScheduler. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00794">MachineScheduler.h:794</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a27747bbaa6d919fb4a31796ac5146dfa"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a27747bbaa6d919fb4a31796ac5146dfa">llvm::MachineSchedRegistry::Registry</a></div><div class="ttdeci">static MachinePassRegistry&lt; ScheduleDAGCtor &gt; Registry</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00144">MachineScheduler.h:144</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a00a76a729b319dc47beffbe07325565f"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path, Style style=Style::native)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00224">Path.cpp:224</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ac66a5fd1e8991685c46cfc1652bfeeaf"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">llvm::MachineSchedContext::~MachineSchedContext</a></div><div class="ttdeci">virtual ~MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00146">MachineScheduler.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html">llvm::SchedBoundary</a></div><div class="ttdoc">Each Scheduling boundary is associated with ready queues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00604">MachineScheduler.h:604</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html">llvm::PostGenericScheduler</a></div><div class="ttdoc">PostGenericScheduler - Interface to the scheduling algorithm used by ScheduleDAGMI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01019">MachineScheduler.h:1019</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_abf7a31296b8d3ede091a25b7777c3a15"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">llvm::GenericSchedulerBase::GenericSchedulerBase</a></div><div class="ttdeci">GenericSchedulerBase(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00899">MachineScheduler.h:899</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ad0f9f52bf2f7c54d9546cedd1c47ef45"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">llvm::GenericSchedulerBase::Context</a></div><div class="ttdeci">const MachineSchedContext * Context</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00893">MachineScheduler.h:893</a></div></div>
<div class="ttc" id="TargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a406dc33395b3fd7b56da9a33fbccdc82"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">llvm::PostGenericScheduler::Top</a></div><div class="ttdeci">SchedBoundary Top</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01022">MachineScheduler.h:1022</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_a8421b496f7df3a3b9a79fb5a470f79ff"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#a8421b496f7df3a3b9a79fb5a470f79ff">llvm::MachinePassRegistry::Remove</a></div><div class="ttdeci">void Remove(MachinePassRegistryNode&lt; PassCtorTy &gt; *Node)</div><div class="ttdoc">Remove - Removes a function pass from the registration list. </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00116">MachinePassRegistry.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a629982ca3ef5632e63f32b5682fde927"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">llvm::ScheduleDAGMI::ScheduleDAGMI</a></div><div class="ttdeci">ScheduleDAGMI(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S, bool RemoveKillFlags)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00288">MachineScheduler.h:288</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac8abe1b0d869087bd0c14a6637356dc0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">llvm::ScheduleDAGMI::CurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentTop</div><div class="ttdoc">The top of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00272">MachineScheduler.h:272</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a9334842806d97bee74af8752ebe19fbe"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">llvm::MachineSchedContext::MLI</a></div><div class="ttdeci">const MachineLoopInfo * MLI</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00121">MachineScheduler.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a7b2207fcd69085e114fe45fb49276ff2"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a7b2207fcd69085e114fe45fb49276ff2">llvm::PostGenericScheduler::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdoc">When all predecessor dependencies have been resolved, free this node for top-down scheduling...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01052">MachineScheduler.h:1052</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_acef1c37226a48a752d933063e8ba6f83"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">llvm::SchedBoundary::getCurrCycle</a></div><div class="ttdeci">unsigned getCurrCycle() const</div><div class="ttdoc">Number of cycles to issue the instructions scheduled in this zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00700">MachineScheduler.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">llvm::NoCand</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00032">SIMachineScheduler.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_ab660550157a92f83f7b4f2db2d2d9304"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources</a></div><div class="ttdeci">unsigned DemandedResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00831">MachineScheduler.h:831</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ac25a58da20f4a6c1992ee2a0b135f13f"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac25a58da20f4a6c1992ee2a0b135f13f">llvm::ReadyQueue::isInQueue</a></div><div class="ttdeci">bool isInQueue(SUnit *SU) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00540">MachineScheduler.h:540</a></div></div>
<div class="ttc" id="namespacellvm_html_aa2f0c2f2a077d67dc0bcb24bc31e3b05"><div class="ttname"><a href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">llvm::createGenericSchedPostRA</a></div><div class="ttdeci">ScheduleDAGMI * createGenericSchedPostRA(MachineSchedContext *C)</div><div class="ttdoc">Create a generic scheduler with no vreg liveness or DAG mutation passes. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03455">MachineScheduler.cpp:3455</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a78efa0fd08df98e940b46eae872d3898"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a78efa0fd08df98e940b46eae872d3898">llvm::ScheduleDAGMILive::getBotPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getBotPressure() const</div><div class="ttdoc">Get current register pressure for the bottom scheduled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00443">MachineScheduler.h:443</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a72ce1c7e2337672002f8330681bbdf40"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">llvm::MachineSchedRegistry::MachineSchedRegistry</a></div><div class="ttdeci">MachineSchedRegistry(const char *N, const char *D, ScheduleDAGCtor C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00146">MachineScheduler.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_af7a9c62acba4010b5c47f12f458eaf00"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#af7a9c62acba4010b5c47f12f458eaf00">llvm::SchedBoundary::getUnscheduledLatency</a></div><div class="ttdeci">unsigned getUnscheduledLatency(SUnit *SU) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00715">MachineScheduler.h:715</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a5a618dd1729d8f46e2dd64095f891cea"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">llvm::ScheduleDAGMILive::getRegPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getRegPressure() const</div><div class="ttdoc">Get register pressure for the entire scheduling region before scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00447">MachineScheduler.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a24bc7ce4ae7f1bc672ee20aaefcce30b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a24bc7ce4ae7f1bc672ee20aaefcce30b">llvm::SchedBoundary::getDependentLatency</a></div><div class="ttdeci">unsigned getDependentLatency() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00706">MachineScheduler.h:706</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html">llvm::SchedRemainder</a></div><div class="ttdoc">Summarize the unscheduled region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00575">MachineScheduler.h:575</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a361fa10c095c303e093021c6a1d04e75"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">llvm::GenericSchedulerBase::SchedCandidate::reset</a></div><div class="ttdeci">void reset(const CandPolicy &amp;NewPolicy)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00867">MachineScheduler.h:867</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_af696814e69e3c546b43674d7aa93ade6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">llvm::ScheduleDAGMILive::getDFSResult</a></div><div class="ttdeci">const SchedDFSResult * getDFSResult() const</div><div class="ttdoc">Return a non-null DFS result if the scheduling strategy initialized it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00465">MachineScheduler.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html">llvm::MachineSchedRegistry</a></div><div class="ttdoc">MachineSchedRegistry provides a selection of available machine instruction schedulers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00135">MachineScheduler.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a9539744d7a0c1681540a64e935b671dd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">llvm::ScheduleDAGMILive::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00383">MachineScheduler.h:383</a></div></div>
<div class="ttc" id="Twine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0318c90d99b85c47bc82d9e0844462f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">llvm::ScheduleDAGMI::SchedImpl</a></div><div class="ttdeci">std::unique_ptr&lt; MachineSchedStrategy &gt; SchedImpl</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00266">MachineScheduler.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aa1dfdcdc657e12c47e72d9dbe251ac85"><div class="ttname"><a href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">llvm::SUnit::BotReadyCycle</a></div><div class="ttdeci">unsigned BotReadyCycle</div><div class="ttdoc">Cycle relative to end when node is ready. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00300">ScheduleDAG.h:300</a></div></div>
<div class="ttc" id="namespacellvm_html_a8c9a83bf7b5f6e85f215ff07a31e0fbe"><div class="ttname"><a href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">llvm::tryLatency</a></div><div class="ttdeci">bool tryLatency(GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, SchedBoundary &amp;Zone)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02681">MachineScheduler.cpp:2681</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ad3f102348942e4ca3ec057e895138609"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">llvm::SchedBoundary::Pending</a></div><div class="ttdeci">ReadyQueue Pending</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00618">MachineScheduler.h:618</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00381">MachineScheduler.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a78c0f3feb8a81ca338f843494cff564e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">llvm::ScheduleDAGMI::hasVRegLiveness</a></div><div class="ttdeci">virtual bool hasVRegLiveness() const</div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00307">MachineScheduler.h:307</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="MachinePassRegistry_8h_html"><div class="ttname"><a href="MachinePassRegistry_8h.html">MachinePassRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_afe1bde7001d7b6a70198dc827f4a28e2"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#afe1bde7001d7b6a70198dc827f4a28e2">llvm::ReadyQueue::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00535">MachineScheduler.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_af0e88ec955673c8e9cacc55999ba651b"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">llvm::ReadyQueue::elements</a></div><div class="ttdeci">ArrayRef&lt; SUnit * &gt; elements()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00554">MachineScheduler.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a8742ed4740b887868143aa8a64b9f4ce"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">llvm::ScheduleDAGMILive::getBotRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getBotRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00444">MachineScheduler.h:444</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_aa604d18378910f87649c38841cc1531c"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">llvm::MachineSchedContext::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00125">MachineScheduler.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a3c7ce62e487f36fae75e5e10db1f9c64"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">llvm::ScheduleDAGMILive::getScheduledTrees</a></div><div class="ttdeci">BitVector &amp; getScheduledTrees()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00467">MachineScheduler.h:467</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a3c04bf922b53ed32316b9725a99a5b2f"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">llvm::MachineSchedContext::PassConfig</a></div><div class="ttdeci">const TargetPassConfig * PassConfig</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00123">MachineScheduler.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a9671665fa833900c1b7d4dafe8f7c93e"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">llvm::MachineSchedStrategy::dumpPolicy</a></div><div class="ttdeci">virtual void dumpPolicy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00208">MachineScheduler.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a253bc2bd1ae8e7f36e0c3c1c9bb67367"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">llvm::GenericScheduler::Top</a></div><div class="ttdeci">SchedBoundary Top</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00987">MachineScheduler.h:987</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ac90e8349a5117f988bbb4cf8bf8c5f9f"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">llvm::ReadyQueue::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00537">MachineScheduler.h:537</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a1e662247e5a490eb442f3c3fdc03fc55"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a1e662247e5a490eb442f3c3fdc03fc55">llvm::PostGenericScheduler::scheduleTree</a></div><div class="ttdeci">void scheduleTree(unsigned SubtreeID) override</div><div class="ttdoc">Scheduler callback to notify that a new subtree is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01046">MachineScheduler.h:1046</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_aec3a207144e92605c097cfddfc1ea1b4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">llvm::ScheduleDAGMILive::getPressureDiff</a></div><div class="ttdeci">PressureDiff &amp; getPressureDiff(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00453">MachineScheduler.h:453</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_aed362d97300c9cd91f179f9c6c31c9ac"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">llvm::ScheduleDAGMI::Mutations</a></div><div class="ttdeci">std::vector&lt; std::unique_ptr&lt; ScheduleDAGMutation &gt; &gt; Mutations</div><div class="ttdoc">Ordered list of DAG postprocessing steps. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00269">MachineScheduler.h:269</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a81fbfdac1b8c1e736493b56b50853322"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">llvm::GenericSchedulerBase::SchedCandidate::RPDelta</a></div><div class="ttdeci">RegPressureDelta RPDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00859">MachineScheduler.h:859</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_aa104d6a0f818d3c7e11e75454b48e0da"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#aa104d6a0f818d3c7e11e75454b48e0da">llvm::MachinePassRegistry::setListener</a></div><div class="ttdeci">void setListener(MachinePassRegistryListener&lt; PassCtorTy &gt; *L)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00102">MachinePassRegistry.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00083">TargetPassConfig.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_aa3b3fd299929b7553fb7b6414efd8511"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">llvm::SchedRemainder::IsAcyclicLatencyLimited</a></div><div class="ttdeci">bool IsAcyclicLatencyLimited</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00583">MachineScheduler.h:583</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a70f80e11d882b79d29cfbba285fe61eb"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a70f80e11d882b79d29cfbba285fe61eb">llvm::SchedRemainder::CriticalPath</a></div><div class="ttdeci">unsigned CriticalPath</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00577">MachineScheduler.h:577</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a79ccc8de53695c5f21c3c31340071779"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">llvm::MachineSchedRegistry::~MachineSchedRegistry</a></div><div class="ttdeci">~MachineSchedRegistry()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00151">MachineScheduler.h:151</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">llvm::NodeOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00037">SIMachineScheduler.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ada10b0f311c10e4c89f7449fdd38b965"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ada10b0f311c10e4c89f7449fdd38b965">llvm::GenericScheduler::shouldTrackLaneMasks</a></div><div class="ttdeci">bool shouldTrackLaneMasks() const override</div><div class="ttdoc">Returns true if lanemasks should be tracked. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00953">MachineScheduler.h:953</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a91a3db742e24ce91c6e0b147fbe4b5c0"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">llvm::MachineSchedRegistry::getList</a></div><div class="ttdeci">static MachineSchedRegistry * getList()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00159">MachineScheduler.h:159</a></div></div>
<div class="ttc" id="SIMachineScheduler_8cpp_html_abf1dcbd3c2d7818de05793f9cd2fcdea"><div class="ttname"><a href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">getReasonStr</a></div><div class="ttdeci">static const char * getReasonStr(SIScheduleCandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00143">SIMachineScheduler.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1SchedDFSResult_html"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html">llvm::SchedDFSResult</a></div><div class="ttdoc">Compute the values of each DAG node for various metrics during DFS. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00065">ScheduleDFS.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a798404b9b97fe7b30a5d59cd2504d1ee"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a798404b9b97fe7b30a5d59cd2504d1ee">llvm::SchedRemainder::CyclicCritPath</a></div><div class="ttdeci">unsigned CyclicCritPath</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00578">MachineScheduler.h:578</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a2a6f92b9c5aba34d3b07f3ebe229ccff"><div class="ttname"><a href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">llvm::SUnit::TopReadyCycle</a></div><div class="ttdeci">unsigned TopReadyCycle</div><div class="ttdoc">Cycle relative to start when node is ready. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00299">ScheduleDAG.h:299</a></div></div>
<div class="ttc" id="PPCVSXFMAMutate_8cpp_html_a11cb5628e531251532f100309802a146"><div class="ttname"><a href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a></div><div class="ttdeci">PowerPC VSX FMA Mutation</div><div class="ttdef"><b>Definition:</b> <a href="PPCVSXFMAMutate_8cpp_source.html#l00390">PPCVSXFMAMutate.cpp:390</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ae8d156802e79e1d8f76dadc3e5d265b5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">llvm::ScheduleDAGMILive::LiveRegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator LiveRegionEnd</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00390">MachineScheduler.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a2507266a985808e58305a3781647095e"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">llvm::ReadyQueue::find</a></div><div class="ttdeci">iterator find(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00556">MachineScheduler.h:556</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00853">MachineScheduler.h:853</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a461ba62db23baf1682449292b89e4fe1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">llvm::ScheduleDAGMILive::BotRPTracker</a></div><div class="ttdeci">RegPressureTracker BotRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00417">MachineScheduler.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a5bcc40c244c6a33d738b3e4f1d490ca3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">llvm::ScheduleDAGMI::top</a></div><div class="ttdeci">MachineBasicBlock::iterator top() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00319">MachineScheduler.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a67813956a4d16d9f7403ca4462c0d9ae"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">llvm::GenericScheduler::RegionPolicy</a></div><div class="ttdeci">MachineSchedPolicy RegionPolicy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00984">MachineScheduler.h:984</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a4d37514645e531a608da1d7292057886"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">llvm::ScheduleDAGMILive::RegionCriticalPSets</a></div><div class="ttdeci">std::vector&lt; PressureChange &gt; RegionCriticalPSets</div><div class="ttdoc">List of pressure sets that exceed the target&amp;#39;s pressure limit before scheduling, listed in increasing...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00409">MachineScheduler.h:409</a></div></div>
<div class="ttc" id="TargetLibraryInfo_8cpp_html_a19d27915595e7f0a0ef271448bcdac6f"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#a19d27915595e7f0a0ef271448bcdac6f">initialize</a></div><div class="ttdeci">static void initialize(TargetLibraryInfoImpl &amp;TLI, const Triple &amp;T, ArrayRef&lt; StringLiteral &gt; StandardNames)</div><div class="ttdoc">Initialize the set of available library functions based on the specified target triple. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00069">TargetLibraryInfo.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_ae3ec4fd225f0e252e6dfabc03d0903bf"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">llvm::MachineSchedStrategy::initPolicy</a></div><div class="ttdeci">virtual void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs)</div><div class="ttdoc">Optionally override the per-region scheduling policy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00204">MachineScheduler.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a75acfc66aaac7201dc55a66df9940a37"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">llvm::ScheduleDAGMI::doMBBSchedRegionsTopDown</a></div><div class="ttdeci">bool doMBBSchedRegionsTopDown() const override</div><div class="ttdoc">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling b...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00299">MachineScheduler.h:299</a></div></div>
<div class="ttc" id="namespacellvm_html_a5365898dd1deb10d065e288a2babd511"><div class="ttname"><a href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">llvm::createGenericSchedLive</a></div><div class="ttdeci">ScheduleDAGMILive * createGenericSchedLive(MachineSchedContext *C)</div><div class="ttdoc">Create the standard converging machine scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03302">MachineScheduler.cpp:3302</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html">llvm::MachinePassRegistry&lt; ScheduleDAGCtor &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ac382b8e28fb3d7992c04e6362c3b5295"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">llvm::ReadyQueue::iterator</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt;::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00548">MachineScheduler.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ac984b92ac3a64875c7f2908ef617584d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">llvm::SchedBoundary::getCurrMOps</a></div><div class="ttdeci">unsigned getCurrMOps() const</div><div class="ttdoc">Micro-ops issued in the current cycle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00703">MachineScheduler.h:703</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ae8a7d2f5a351f2a80d6bc781d32b1dae"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">llvm::ScheduleDAGMI::getNextClusterSucc</a></div><div class="ttdeci">const SUnit * getNextClusterSucc() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00343">MachineScheduler.h:343</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a22da8acd84baaa7b89d837eee8a94dd4"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a22da8acd84baaa7b89d837eee8a94dd4">llvm::SchedRemainder::SchedRemainder</a></div><div class="ttdeci">SchedRemainder()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00588">MachineScheduler.h:588</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_acd9f1ecfaa9db2800e6fe15a385b4a6f"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">llvm::GenericSchedulerBase::CandPolicy::ReduceLatency</a></div><div class="ttdeci">bool ReduceLatency</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00809">MachineScheduler.h:809</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_af9b2f5ad8048d175fc88cbd6684ac720"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy::registerRoots</a></div><div class="ttdeci">virtual void registerRoots()</div><div class="ttdoc">Notify this strategy that all roots have been released (including those that depend on EntrySU or Exi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00235">MachineScheduler.h:235</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a1546dba06e2d0308402b02b6cc8db22f"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a1546dba06e2d0308402b02b6cc8db22f">llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate</a></div><div class="ttdeci">SchedCandidate(const CandPolicy &amp;Policy)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00865">MachineScheduler.h:865</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a510c29d57e9f0343df48b7c58cb89228"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">llvm::MachineSchedContext::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00127">MachineScheduler.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a138f5c51fbe1d918e2226d52b94ae898"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a138f5c51fbe1d918e2226d52b94ae898">llvm::MachineSchedRegistry::setListener</a></div><div class="ttdeci">static void setListener(MachinePassRegistryListener&lt; FunctionPassCtor &gt; *L)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00163">MachineScheduler.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a751090565ab555f2738aec07bc1a350c"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a751090565ab555f2738aec07bc1a350c">llvm::SchedBoundary::releaseNode</a></div><div class="ttdeci">void releaseNode(SUnit *SU, unsigned ReadyCycle, bool InPQueue, unsigned Idx=0)</div><div class="ttdoc">Release SU to make it ready. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02086">MachineScheduler.cpp:2086</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">llvm::GenericSchedulerBase::CandReason</a></div><div class="ttdeci">CandReason</div><div class="ttdoc">Represent the type of SchedCandidate found within a single queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00798">MachineScheduler.h:798</a></div></div>
<div class="ttc" id="namespacellvm_html_a03503773241005f01b090b9862aad304"><div class="ttname"><a href="namespacellvm.html#a03503773241005f01b090b9862aad304">llvm::dump</a></div><div class="ttdeci">void dump(const SparseBitVector&lt; ElementSize &gt; &amp;LHS, raw_ostream &amp;out)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00876">SparseBitVector.h:876</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdoc">Helpers for implementing custom MachineSchedStrategy classes. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00527">MachineScheduler.h:527</a></div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiffs_html"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html">llvm::PressureDiffs</a></div><div class="ttdoc">Array of PressureDiffs. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00198">RegisterPressure.h:198</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">llvm::tgtok::Dag</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="structllvm_1_1IntervalPressure_html"><div class="ttname"><a href="structllvm_1_1IntervalPressure.html">llvm::IntervalPressure</a></div><div class="ttdoc">RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00068">RegisterPressure.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00339">SmallVector.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="namespacellvm_html_ab618de2b7dea1e1859018a1a7e8b3ee5"><div class="ttname"><a href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">llvm::tryGreater</a></div><div class="ttdeci">bool tryGreater(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02665">MachineScheduler.cpp:2665</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a2ecebd8a29fabb301a5799dc4d034667"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">llvm::MachineSchedStrategy::enterMBB</a></div><div class="ttdeci">virtual void enterMBB(MachineBasicBlock *MBB)</div><div class="ttdoc">Tell the strategy that MBB is about to be processed. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00228">MachineScheduler.h:228</a></div></div>
<div class="ttc" id="namespacellvm_html_ad7649adad973f341b72103836b310042"><div class="ttname"><a href="namespacellvm.html#ad7649adad973f341b72103836b310042">llvm::VerifyScheduling</a></div><div class="ttdeci">cl::opt&lt; bool &gt; VerifyScheduling</div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a6e5a4b29e0495447584f298d55df3ec9"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a6e5a4b29e0495447584f298d55df3ec9">llvm::GenericSchedulerBase::SchedCandidate::SchedCandidate</a></div><div class="ttdeci">SchedCandidate()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00864">MachineScheduler.h:864</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a310a170b7d2442d12634d53db262fb92"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">llvm::GenericSchedulerBase::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00850">MachineScheduler.h:850</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ae2b2d28e09bd8ce878a5536f12717c72"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ae2b2d28e09bd8ce878a5536f12717c72">llvm::ReadyQueue::size</a></div><div class="ttdeci">unsigned size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00546">MachineScheduler.h:546</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a7d3d8b3123f4f5060b648a5e15961630"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a7d3d8b3123f4f5060b648a5e15961630">llvm::TargetSchedModel::getLatencyFactor</a></div><div class="ttdeci">unsigned getLatencyFactor() const</div><div class="ttdoc">Multiply cycle count by this factor to normalize it relative to other resources. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00156">TargetSchedule.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_aa80421e945cdea892c18b93e9d3cc94d"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#aa80421e945cdea892c18b93e9d3cc94d">llvm::MachinePassRegistry::Add</a></div><div class="ttdeci">void Add(MachinePassRegistryNode&lt; PassCtorTy &gt; *Node)</div><div class="ttdoc">Add - Adds a function pass to the registration list. </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00106">MachinePassRegistry.h:106</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_ab8681bdd6c2a680a7c6e5f9861042209"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#ab8681bdd6c2a680a7c6e5f9861042209">llvm::GenericSchedulerBase::CandPolicy::operator!=</a></div><div class="ttdeci">bool operator!=(const CandPolicy &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00820">MachineScheduler.h:820</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">llvm::GenericSchedulerBase::SchedCandidate</a></div><div class="ttdoc">Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00358">RegisterPressure.h:358</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">llvm::GenericSchedulerBase::CandPolicy</a></div><div class="ttdoc">Policy for scheduling the next instruction in the candidate&amp;#39;s zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00808">MachineScheduler.h:808</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ae861d440b366cf033d7f2764b2b34be0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">llvm::GenericSchedulerBase::SchedCandidate::Policy</a></div><div class="ttdeci">CandPolicy Policy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00847">MachineScheduler.h:847</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">llvm::GenericSchedulerBase::ResourceReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00800">MachineScheduler.h:800</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a29ef846d6fac7aa275808c8866035968"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">llvm::SchedBoundary::getScheduledLatency</a></div><div class="ttdeci">unsigned getScheduledLatency() const</div><div class="ttdoc">Get the number of latency cycles &quot;covered&quot; by the scheduled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00711">MachineScheduler.h:711</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a1f6ee31ad507dd548edfd2fa1fa91b23"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">llvm::ReadyQueue::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00552">MachineScheduler.h:552</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiff_html"><div class="ttname"><a href="classllvm_1_1PressureDiff.html">llvm::PressureDiff</a></div><div class="ttdoc">List of PressureChanges in order of increasing, unique PSetID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00141">RegisterPressure.h:141</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_ad374e99d5ef39e6d4c851d15a3b763a0"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#ad374e99d5ef39e6d4c851d15a3b763a0">llvm::MachinePassRegistry::getList</a></div><div class="ttdeci">MachinePassRegistryNode&lt; PassCtorTy &gt; * getList()</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00086">MachinePassRegistry.h:86</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ab86856838bf1e1577210f03d35273ccb"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a></div><div class="ttdeci">SchedResourceDelta ResDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00862">MachineScheduler.h:862</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a9fec0ddb5cfb9db5082a914d99310c2e"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">llvm::MachineSchedRegistry::ScheduleDAGCtor</a></div><div class="ttdeci">ScheduleDAGInstrs *(*)(MachineSchedContext *) ScheduleDAGCtor</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00139">MachineScheduler.h:139</a></div></div>
<div class="ttc" id="namespacellvm_html_a4af9ea48a04efd4cf18862a5d7c95d0c"><div class="ttname"><a href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">llvm::createStoreClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createStoreClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01551">MachineScheduler.cpp:1551</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a6326ec771a59a9d13a860922f9e21b6c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">llvm::ScheduleDAGMILive::SUPressureDiffs</a></div><div class="ttdeci">PressureDiffs SUPressureDiffs</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00398">MachineScheduler.h:398</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="namespacellvm_html_a13933f8ac2f5e1a34cf53b2c1e1bdc5b"><div class="ttname"><a href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">llvm::getWeakLeft</a></div><div class="ttdeci">unsigned getWeakLeft(const SUnit *SU, bool isTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02902">MachineScheduler.cpp:2902</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a794b66ab6a101286bc422e08fc6e9fff"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a794b66ab6a101286bc422e08fc6e9fff">llvm::SchedBoundary::SchedBoundary</a></div><div class="ttdeci">SchedBoundary(unsigned ID, const Twine &amp;Name)</div><div class="ttdoc">Pending queues extend the ready queues with the same ID and the PendingFlag set. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00683">MachineScheduler.h:683</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a589e51a1ef960a2b6aaa3854ce04d77a"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">llvm::SchedBoundary::isTop</a></div><div class="ttdeci">bool isTop() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00695">MachineScheduler.h:695</a></div></div>
<div class="ttc" id="namespacellvm_html_a79cadd1e16dd570cc90bb4bbbfe03889"><div class="ttname"><a href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">llvm::createLoadClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createLoadClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01544">MachineScheduler.cpp:1544</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_aa5f33ee0cc68e9a124fed8e8a3b861bf"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#aa5f33ee0cc68e9a124fed8e8a3b861bf">llvm::GenericSchedulerBase::SchedResourceDelta::operator==</a></div><div class="ttdeci">bool operator==(const SchedResourceDelta &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00835">MachineScheduler.h:835</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ae787a7185280ba24c2e667237d077fce"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">llvm::MachineSchedContext::AA</a></div><div class="ttdeci">AliasAnalysis * AA</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00124">MachineScheduler.h:124</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aa49fbb78ca6f0a19a967f2f8fb70097d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">llvm::SchedBoundary::Available</a></div><div class="ttdeci">ReadyQueue Available</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00617">MachineScheduler.h:617</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html">llvm::GenericScheduler</a></div><div class="ttdoc">GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00937">MachineScheduler.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ab1ad1eb71432f2b381687717ced8b052"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ab1ad1eb71432f2b381687717ced8b052">llvm::GenericScheduler::shouldTrackPressure</a></div><div class="ttdeci">bool shouldTrackPressure() const override</div><div class="ttdoc">Check if pressure tracking is needed before building the DAG and initializing this strategy...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00949">MachineScheduler.h:949</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a3763f96e92009d4dc101837627fff3bd"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">llvm::GenericScheduler::Bot</a></div><div class="ttdeci">SchedBoundary Bot</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00988">MachineScheduler.h:988</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 16 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">llvm::GenericSchedulerBase::TopPathReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00801">MachineScheduler.h:801</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a3803fd752ed113c37d71580a50888f26"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">llvm::TargetSchedModel::getMicroOpFactor</a></div><div class="ttdeci">unsigned getMicroOpFactor() const</div><div class="ttdoc">Multiply number of micro-ops by this factor to normalize it relative to other resources. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00150">TargetSchedule.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">llvm::GenericSchedulerBase::Weak</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00799">MachineScheduler.h:799</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a91c62f0ae0c40d54d8dd13c703618af4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">llvm::ScheduleDAGMILive::hasVRegLiveness</a></div><div class="ttdeci">bool hasVRegLiveness() const override</div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00433">MachineScheduler.h:433</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ad811abbb60a7c33b42b51b3a1fd9d26b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">llvm::ScheduleDAGMILive::getTopRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getTopRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00440">MachineScheduler.h:440</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a2ec93f0e570be68d89930c8e4032ef83"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">llvm::SchedBoundary::isResourceLimited</a></div><div class="ttdeci">bool isResourceLimited() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00742">MachineScheduler.h:742</a></div></div>
<div class="ttc" id="namespacellvm_html_ae82d653cf862c571ba16050a19426458"><div class="ttname"><a href="namespacellvm.html#ae82d653cf862c571ba16050a19426458">llvm::createCopyConstrainDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createCopyConstrainDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01658">MachineScheduler.cpp:1658</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a88f6acd4582a04ff78f46aca836c0b39"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">llvm::ReadyQueue::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00544">MachineScheduler.h:544</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ab873e76ca432b2280dad3ffc130b6515"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ab873e76ca432b2280dad3ffc130b6515">llvm::SchedBoundary::getResourceCount</a></div><div class="ttdeci">unsigned getResourceCount(unsigned ResIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00719">MachineScheduler.h:719</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a87328c4ecbb87961dd2c970d343b9ca0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">llvm::GenericSchedulerBase::SchedCandidate::AtTop</a></div><div class="ttdeci">bool AtTop</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00856">MachineScheduler.h:856</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ac8d3e1ce009ee1e50dfd8897346404bb"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac8d3e1ce009ee1e50dfd8897346404bb">llvm::PostGenericScheduler::PostGenericScheduler</a></div><div class="ttdeci">PostGenericScheduler(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01026">MachineScheduler.h:1026</a></div></div>
<div class="ttc" id="namespacellvm_html_ae0fdc8ed1e4e4ae29b810aeffc13fb47"><div class="ttname"><a href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">llvm::tryLess</a></div><div class="ttdeci">bool tryLess(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdoc">Return true if this heuristic determines order. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02649">MachineScheduler.cpp:2649</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_aac7f48e9f4ecf77fe560c016c853edf9"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">llvm::ReadyQueue::ReadyQueue</a></div><div class="ttdeci">ReadyQueue(unsigned id, const Twine &amp;name)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00533">MachineScheduler.h:533</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a42aaa1b48f61e21b104a0aab30142385"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a42aaa1b48f61e21b104a0aab30142385">llvm::SchedBoundary::getExecutedCount</a></div><div class="ttdeci">unsigned getExecutedCount() const</div><div class="ttdoc">Get a scaled count for the minimum execution time of the scheduled micro-ops that are ready to execut...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00734">MachineScheduler.h:734</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryListener_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryListener.html">llvm::MachinePassRegistryListener&lt; FunctionPassCtor &gt;</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a61f080e69dc94a237cc49b7a3ca8c558"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">llvm::GenericSchedulerBase::CandPolicy::DemandResIdx</a></div><div class="ttdeci">unsigned DemandResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00811">MachineScheduler.h:811</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a0ee5c4dca10fa653801aa73cf1723f84"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">llvm::MachineSchedStrategy::shouldTrackPressure</a></div><div class="ttdeci">virtual bool shouldTrackPressure() const</div><div class="ttdoc">Check if pressure tracking is needed before building the DAG and initializing this strategy...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00212">MachineScheduler.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_afb62fec10ab3b8b0b5d80268ad116dab"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#afb62fec10ab3b8b0b5d80268ad116dab">llvm::ScheduleDAGMILive::getTopPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getTopPressure() const</div><div class="ttdoc">Get current register pressure for the top scheduled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00439">MachineScheduler.h:439</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a67da2c9a62e43ae7b66bc5ca91f55a05"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">llvm::ScheduleDAGMILive::ScheduleDAGMILive</a></div><div class="ttdeci">ScheduleDAGMILive(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00424">MachineScheduler.h:424</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ab8c59327b93b35afc331f6eb12ba06af"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ab8c59327b93b35afc331f6eb12ba06af">llvm::ScheduleDAGMILive::getPressureDiff</a></div><div class="ttdeci">const PressureDiff &amp; getPressureDiff(const SUnit *SU) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00456">MachineScheduler.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a3a8386beb0371134711bb85e91c5e616"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">llvm::MachineSchedStrategy::scheduleTree</a></div><div class="ttdeci">virtual void scheduleTree(unsigned SubtreeID)</div><div class="ttdoc">Scheduler callback to notify that a new subtree is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00243">MachineScheduler.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a26a3c0b6567d1e8cf9ac8492e6e5f62f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">llvm::SUnit::NodeQueueId</a></div><div class="ttdeci">unsigned NodeQueueId</div><div class="ttdoc">Queue id of node. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00265">ScheduleDAG.h:265</a></div></div>
<div class="ttc" id="ScheduleDAGMutation_8h_html"><div class="ttname"><a href="ScheduleDAGMutation_8h.html">ScheduleDAGMutation.h</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a582da862b28b876ef2235781392cffa6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const</div><div class="ttdoc">Returns the height of this node, which is the length of the maximum path down to any node which has n...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00406">ScheduleDAG.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></div><div class="ttdoc">Define a generic scheduling policy for targets that don&amp;#39;t provide their own MachineSchedStrategy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00173">MachineScheduler.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="AliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a9d67b1cafa36e90d7060d1da84907885"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">llvm::ScheduleDAGMI::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00265">MachineScheduler.h:265</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a433a18eaf42c2038f519428e580cbc53"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">llvm::MachineSchedContext::MDT</a></div><div class="ttdeci">const MachineDominatorTree * MDT</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00122">MachineScheduler.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a07525563cb9c2a3cb6d64e3f885f038e"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">llvm::MachineSchedContext::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00120">MachineScheduler.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">llvm::GenericSchedulerBase::SchedResourceDelta</a></div><div class="ttdoc">Status of an instruction&amp;#39;s critical resource consumption. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00826">MachineScheduler.h:826</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ae8dd2d1a734d828faa812af4a9a135e3"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ae8dd2d1a734d828faa812af4a9a135e3">llvm::GenericScheduler::GenericScheduler</a></div><div class="ttdeci">GenericScheduler(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00939">MachineScheduler.h:939</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a8b2159b44964103b2094330a543a416b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a8b2159b44964103b2094330a543a416b">llvm::ScheduleDAGMI::getLIS</a></div><div class="ttdeci">LiveIntervals * getLIS() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00304">MachineScheduler.h:304</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a166bd59cd27ad6b2986ca7d7482e3013"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a166bd59cd27ad6b2986ca7d7482e3013">llvm::PostGenericScheduler::shouldTrackPressure</a></div><div class="ttdeci">bool shouldTrackPressure() const override</div><div class="ttdoc">PostRA scheduling does not track pressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01038">MachineScheduler.h:1038</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ab8a754613da40b20e5eb168b9a5cb545"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ab8a754613da40b20e5eb168b9a5cb545">llvm::PostGenericScheduler::BotRoots</a></div><div class="ttdeci">SmallVector&lt; SUnit *, 8 &gt; BotRoots</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01023">MachineScheduler.h:1023</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a190c2995c11bd6de755bbd8311a8f176"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">llvm::GenericScheduler::BotCand</a></div><div class="ttdeci">SchedCandidate BotCand</div><div class="ttdoc">Candidate last picked from Bot boundary. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00993">MachineScheduler.h:993</a></div></div>
<div class="ttc" id="namespacellvm_html_a5638cb35554a0468f4c7a860e9c1ab47"><div class="ttname"><a href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceBottomUp</div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a1767939c59515562b576fc23075ef7df"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">llvm::MachineSchedStrategy::leaveMBB</a></div><div class="ttdeci">virtual void leaveMBB()</div><div class="ttdoc">Tell the strategy that current MBB is done. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00231">MachineScheduler.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a70e4bd877aac0a63c10463277c9a52c5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">llvm::ScheduleDAGMI::bottom</a></div><div class="ttdeci">MachineBasicBlock::iterator bottom() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00320">MachineScheduler.h:320</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a477da8a448732cc967d1dad94531e37d"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a477da8a448732cc967d1dad94531e37d">llvm::GenericSchedulerBase::SchedResourceDelta::operator!=</a></div><div class="ttdeci">bool operator!=(const SchedResourceDelta &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00839">MachineScheduler.h:839</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html_a53309e1db826f6290feff0a7b7d7eb7b"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html#a53309e1db826f6290feff0a7b7d7eb7b">llvm::MachinePassRegistryNode::getNext</a></div><div class="ttdeci">MachinePassRegistryNode * getNext() const</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00060">MachinePassRegistry.h:60</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdoc">MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00197">MachineScheduler.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html">llvm::MachinePassRegistryNode</a></div><div class="ttdoc">MachinePassRegistryNode - Machine pass node stored in registration list. </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00048">MachinePassRegistry.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html"><div class="ttname"><a href="classllvm_1_1PressureChange.html">llvm::PressureChange</a></div><div class="ttdoc">Capture a change in pressure for a single pressure set. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00103">RegisterPressure.h:103</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a7bab07d89945b679f337765882d48362"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a7bab07d89945b679f337765882d48362">llvm::SchedRemainder::RemainingCounts</a></div><div class="ttdeci">SmallVector&lt; unsigned, 16 &gt; RemainingCounts</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00586">MachineScheduler.h:586</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a87100b77d9d1f05bdbd1465e9146fb6d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">llvm::ScheduleDAGMI::getNextClusterPred</a></div><div class="ttdeci">const SUnit * getNextClusterPred() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00341">MachineScheduler.h:341</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">llvm::Sched::RegPressure</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00101">TargetLowering.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a5910374e4846726fd055b303893720c0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">llvm::ScheduleDAGMILive::TopPressure</a></div><div class="ttdeci">IntervalPressure TopPressure</div><div class="ttdoc">The top of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00412">MachineScheduler.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a4afc92f2d387ce9eb2c2647dec8bf92a"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">llvm::ReadyQueue::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00550">MachineScheduler.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_acc4369e500d02fac8e313e69947b2611"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#acc4369e500d02fac8e313e69947b2611">llvm::GenericScheduler::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdoc">When all predecessor dependencies have been resolved, free this node for top-down scheduling...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00963">MachineScheduler.h:963</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a182e6f52457bd2fbe2644fd0157378bd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">llvm::ScheduleDAGMILive::getRegionCriticalPSets</a></div><div class="ttdeci">const std::vector&lt; PressureChange &gt; &amp; getRegionCriticalPSets() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00449">MachineScheduler.h:449</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a69f55541ec46d86d2fdef78b950f4fef"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a69f55541ec46d86d2fdef78b950f4fef">llvm::SchedRemainder::RemIssueCount</a></div><div class="ttdeci">unsigned RemIssueCount</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00581">MachineScheduler.h:581</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a7435e842606f5db4bca092e5829befc6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">llvm::ScheduleDAGMI::CurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentBottom</div><div class="ttdoc">The bottom of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00275">MachineScheduler.h:275</a></div></div>
<div class="ttc" id="namespacellvm_html_a62cf34ac18c5612524978166788b5c80"><div class="ttname"><a href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">llvm::tryPressure</a></div><div class="ttdeci">bool tryPressure(const PressureChange &amp;TryP, const PressureChange &amp;CandP, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02863">MachineScheduler.cpp:2863</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html">llvm::RegPressureDelta</a></div><div class="ttdoc">Store the effects of a change in pressure on things that MI scheduler cares about. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00239">RegisterPressure.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_aeaa92f00c361a14dd3da3992078894f1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">llvm::ScheduleDAGMILive::ScheduledTrees</a></div><div class="ttdeci">BitVector ScheduledTrees</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00388">MachineScheduler.h:388</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_adfcd51df1f732c47fb315da5c9f12d29"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#adfcd51df1f732c47fb315da5c9f12d29">llvm::MachineSchedRegistry::getNext</a></div><div class="ttdeci">MachineSchedRegistry * getNext() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00155">MachineScheduler.h:155</a></div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a224c85e2128a4314e74379b9dbff2039"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a224c85e2128a4314e74379b9dbff2039">llvm::GenericSchedulerBase::CandPolicy::operator==</a></div><div class="ttdeci">bool operator==(const CandPolicy &amp;RHS) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00815">MachineScheduler.h:815</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a3ffd08e01bba20c9af1ae13630ed7acd"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">llvm::GenericSchedulerBase::SchedResourceDelta::CritResources</a></div><div class="ttdeci">unsigned CritResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00828">MachineScheduler.h:828</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a87daf83eb223263e4c8766d10aa911be"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">llvm::ScheduleDAGMILive::isTrackingPressure</a></div><div class="ttdeci">bool isTrackingPressure() const</div><div class="ttdoc">Return true if register pressure tracking is enabled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00436">MachineScheduler.h:436</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html">llvm::SparseMultiSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a9b216890fb3108d84248b54044fe2670"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">llvm::MachineSchedStrategy::doMBBSchedRegionsTopDown</a></div><div class="ttdeci">virtual bool doMBBSchedRegionsTopDown() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00222">MachineScheduler.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a33cc1a55125b89319e048d24625a2925"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">llvm::GenericScheduler::TopCand</a></div><div class="ttdeci">SchedCandidate TopCand</div><div class="ttdoc">Candidate last picked from Top boundary. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00991">MachineScheduler.h:991</a></div></div>
<div class="ttc" id="RegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_af2d03740fbd63d159d9f7432bfb3de72"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">llvm::ScheduleDAGMILive::RegPressure</a></div><div class="ttdeci">IntervalPressure RegPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00403">MachineScheduler.h:403</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a025211e06f54e0c9b9870b12e2b72494"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">llvm::ReadyQueue::push</a></div><div class="ttdeci">void push(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00558">MachineScheduler.h:558</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_af1f5d487c749cd8b3fe868e48b80a84d"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">llvm::MachineSchedStrategy::shouldTrackLaneMasks</a></div><div class="ttdeci">virtual bool shouldTrackLaneMasks() const</div><div class="ttdoc">Returns true if lanemasks should be tracked. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00217">MachineScheduler.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a413ba6a1fb7916faa6b5d34aa4397d9b"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx</a></div><div class="ttdeci">unsigned ReduceResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00810">MachineScheduler.h:810</a></div></div>
<div class="ttc" id="namespacellvm_html_a162c90bc179a6359438d060722bee35f"><div class="ttname"><a href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">llvm::operator==</a></div><div class="ttdeci">bool operator==(uint64_t V1, const APInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02024">APInt.h:2024</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00084">MachineLoopInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ac4384acfabedebaf6fd9a05d86109f47"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">llvm::ReadyQueue::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00542">MachineScheduler.h:542</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a842d507c07056303d6aef3eb5acfe2b2"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">llvm::ScheduleDAGMILive::BotPressure</a></div><div class="ttdeci">IntervalPressure BotPressure</div><div class="ttdoc">The bottom of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00416">MachineScheduler.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ac32bc6bea26f0dc3cc421145f6c41af6"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac32bc6bea26f0dc3cc421145f6c41af6">llvm::PostGenericScheduler::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdoc">When all successor dependencies have been resolved, free this node for bottom-up scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01059">MachineScheduler.h:1059</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ad105300ffe3057a25a80af18ba1ce01b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">llvm::ScheduleDAGMI::AA</a></div><div class="ttdeci">AliasAnalysis * AA</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00264">MachineScheduler.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a3cab76d375dbb626e5179b96f84fd3dc"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">llvm::GenericSchedulerBase::Rem</a></div><div class="ttdeci">SchedRemainder Rem</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00897">MachineScheduler.h:897</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_af7781c87ae9e210811389a826d7d4835"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">llvm::ScheduleDAGMILive::TopRPTracker</a></div><div class="ttdeci">RegPressureTracker TopRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00413">MachineScheduler.h:413</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_abd3a9c68e31ad35d6468f200facdd0e3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">llvm::ScheduleDAGMILive::RPTracker</a></div><div class="ttdeci">RegPressureTracker RPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00404">MachineScheduler.h:404</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a294e77c4f7245940981e5e259045c7c0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">llvm::GenericSchedulerBase::SchedCandidate::setBest</a></div><div class="ttdeci">void setBest(SchedCandidate &amp;Best)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00879">MachineScheduler.h:879</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_ad27287120e709785dac7c6e4da555953"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#ad27287120e709785dac7c6e4da555953">llvm::SchedRemainder::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00590">MachineScheduler.h:590</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a2f39454027354ec8b017347bf7c9870c"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a2f39454027354ec8b017347bf7c9870c">llvm::MachineSchedRegistry::FunctionPassCtor</a></div><div class="ttdeci">ScheduleDAGCtor FunctionPassCtor</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00142">MachineScheduler.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2002164aea6fabe20598e0526746b1fa"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)</div><div class="ttdoc">Add a postprocessing step to the DAG builder. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00314">MachineScheduler.h:314</a></div></div>
<div class="ttc" id="namespacellvm_html_a0081c790ccede18428a2821d166ef6c7"><div class="ttname"><a href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceTopDown</div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a779430fb54fa19f8bf9d94d1618bf7f5"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a779430fb54fa19f8bf9d94d1618bf7f5">llvm::GenericScheduler::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdoc">When all successor dependencies have been resolved, free this node for bottom-up scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00971">MachineScheduler.h:971</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ac8df817832c60969961bfb498488fc70"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">llvm::MachineSchedContext::MachineSchedContext</a></div><div class="ttdeci">MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00142">MachineScheduler.cpp:142</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:07:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
