#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002865ba2ae50 .scope module, "risc_processor_testbench" "risc_processor_testbench" 2 1;
 .timescale 0 0;
v000002865bb791b0_0 .var "clk", 0 0;
S_000002865bb15d00 .scope module, "proc" "top_level_processor" 2 13, 3 374 0, S_000002865ba2ae50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v000002865bb6b650_0 .net "aluInput2", 15 0, v000002865bb68b00_0;  1 drivers
v000002865bb6b6f0_0 .net "aluSrc", 0 0, v000002865bb145f0_0;  1 drivers
v000002865bb6b8d0_0 .net "aluSrc_idex", 0 0, v000002865bb69f00_0;  1 drivers
v000002865bb6bc90_0 .net "aluTask", 3 0, v000002865bb13f10_0;  1 drivers
v000002865bb6b970_0 .net "aluTask_idex", 3 0, v000002865bb690a0_0;  1 drivers
v000002865bb6a250_0 .net "alu_result", 7 0, v000002865bb68ec0_0;  1 drivers
v000002865bb6ba10_0 .net "alu_result_exmem", 7 0, v000002865bb14c30_0;  1 drivers
v000002865bb6bab0_0 .net "alu_result_memwb", 7 0, v000002865bb6ac50_0;  1 drivers
v000002865bb6a070_0 .net "clk", 0 0, v000002865bb791b0_0;  1 drivers
v000002865bb6a390_0 .net "dataToWrite", 7 0, v000002865bb6b510_0;  1 drivers
v000002865bb6a4d0_0 .net "data_fromMemory", 7 0, v000002865bb68380_0;  1 drivers
v000002865bb6a7f0_0 .net "destAddVal_exmem", 7 0, v000002865bb14a50_0;  1 drivers
v000002865bb79cf0_0 .net "destAddVal_reg", 7 0, L_000002865baebfd0;  1 drivers
v000002865bb7a330_0 .net "destAddrReg", 4 0, v000002865bb147d0_0;  1 drivers
v000002865bb79bb0_0 .net "destAddrReg_idex", 4 0, v000002865bb69640_0;  1 drivers
v000002865bb79250_0 .net "dest_addr_exmem", 4 0, v000002865bb13e70_0;  1 drivers
v000002865bb79570_0 .net "dest_addr_memwb", 4 0, v000002865bb6aed0_0;  1 drivers
v000002865bb7a3d0_0 .net "instr_ifid", 31 0, v000002865bb68880_0;  1 drivers
v000002865bb7a6f0_0 .net "instruction", 31 0, v000002865bb698c0_0;  1 drivers
v000002865bb79f70_0 .net "memRead", 0 0, v000002865bb142d0_0;  1 drivers
v000002865bb78f30_0 .net "memRead_exmem", 0 0, v000002865bb14190_0;  1 drivers
v000002865bb78df0_0 .net "memRead_idex", 0 0, v000002865bb68e20_0;  1 drivers
v000002865bb7a010_0 .net "memToReg", 0 0, v000002865bb14910_0;  1 drivers
v000002865bb79c50_0 .net "memToReg_exmem", 0 0, v000002865bb69c80_0;  1 drivers
v000002865bb797f0_0 .net "memToReg_idex", 0 0, v000002865bb691e0_0;  1 drivers
v000002865bb78a30_0 .net "memToReg_memwb", 0 0, v000002865bb6b3d0_0;  1 drivers
v000002865bb79e30_0 .net "memWrite", 0 0, v000002865bb14370_0;  1 drivers
v000002865bb7a0b0_0 .net "memWrite_exmem", 0 0, v000002865bb69d20_0;  1 drivers
v000002865bb79930_0 .net "memWrite_idex", 0 0, v000002865bb68420_0;  1 drivers
v000002865bb7a650_0 .net "mem_data_memwb", 7 0, v000002865bb6b1f0_0;  1 drivers
v000002865bb78fd0_0 .net "operand_1", 4 0, v000002865bb140f0_0;  1 drivers
v000002865bb79d90_0 .net "operand_1_idex", 4 0, v000002865bb693c0_0;  1 drivers
v000002865bb78e90_0 .net "operand_2", 15 0, v000002865bb14b90_0;  1 drivers
v000002865bb79750_0 .net "operand_2_idex", 15 0, v000002865bb69aa0_0;  1 drivers
v000002865bb79070_0 .var "pc", 5 0;
v000002865bb79ed0_0 .net "r1_reg", 7 0, L_000002865baeba20;  1 drivers
v000002865bb7a150_0 .net "r2_exmem", 7 0, v000002865bb69140_0;  1 drivers
v000002865bb7a5b0_0 .net "r2_reg", 7 0, L_000002865baec580;  1 drivers
v000002865bb794d0_0 .net "regWrite", 0 0, v000002865bb14af0_0;  1 drivers
v000002865bb7a1f0_0 .net "regWrite_exmem", 0 0, v000002865bb68ce0_0;  1 drivers
v000002865bb7a290_0 .net "regWrite_idex", 0 0, v000002865bb69e60_0;  1 drivers
v000002865bb79110_0 .net "regWrite_memwb", 0 0, v000002865bb6aa70_0;  1 drivers
v000002865bb79610_0 .net "shift", 4 0, v000002865bb13d30_0;  1 drivers
v000002865bb7a510_0 .net "shift_idex", 4 0, v000002865bb68a60_0;  1 drivers
S_000002865bae5810 .scope module, "dec" "decode" 3 420, 3 72 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 4 "aluTask";
    .port_info 3 /OUTPUT 5 "operand_1";
    .port_info 4 /OUTPUT 5 "destAddrReg";
    .port_info 5 /OUTPUT 5 "shift";
    .port_info 6 /OUTPUT 16 "operand_2";
    .port_info 7 /OUTPUT 1 "regWrite";
    .port_info 8 /OUTPUT 1 "memRead";
    .port_info 9 /OUTPUT 1 "memWrite";
    .port_info 10 /OUTPUT 1 "aluSrc";
    .port_info 11 /OUTPUT 1 "memToReg";
v000002865bb145f0_0 .var "aluSrc", 0 0;
v000002865bb13f10_0 .var "aluTask", 3 0;
v000002865bb14410_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb147d0_0 .var "destAddrReg", 4 0;
v000002865bb14870_0 .var "funct", 5 0;
v000002865bb14690_0 .net "instruction", 31 0, v000002865bb68880_0;  alias, 1 drivers
v000002865bb142d0_0 .var "memRead", 0 0;
v000002865bb14910_0 .var "memToReg", 0 0;
v000002865bb14370_0 .var "memWrite", 0 0;
v000002865bb149b0_0 .var "opcode", 5 0;
v000002865bb140f0_0 .var "operand_1", 4 0;
v000002865bb14b90_0 .var "operand_2", 15 0;
v000002865bb14af0_0 .var "regWrite", 0 0;
v000002865bb13d30_0 .var "shift", 4 0;
E_000002865bb06400 .event anyedge, v000002865bb14690_0, v000002865bb14870_0;
S_000002865bae5a70 .scope module, "emReg" "exmem_register" 3 493, 3 305 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "alu_result";
    .port_info 2 /INPUT 8 "r2";
    .port_info 3 /INPUT 8 "destAddVal";
    .port_info 4 /INPUT 5 "dest_addr";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /INPUT 1 "memRead";
    .port_info 7 /INPUT 1 "memWrite";
    .port_info 8 /INPUT 1 "memToReg";
    .port_info 9 /OUTPUT 8 "alu_result_exmem";
    .port_info 10 /OUTPUT 8 "r2_exmem";
    .port_info 11 /OUTPUT 8 "destAddVal_exmem";
    .port_info 12 /OUTPUT 5 "dest_addr_exmem";
    .port_info 13 /OUTPUT 1 "regWrite_exmem";
    .port_info 14 /OUTPUT 1 "memRead_exmem";
    .port_info 15 /OUTPUT 1 "memWrite_exmem";
    .port_info 16 /OUTPUT 1 "memToReg_exmem";
v000002865bb144b0_0 .net "alu_result", 7 0, v000002865bb68ec0_0;  alias, 1 drivers
v000002865bb14c30_0 .var "alu_result_exmem", 7 0;
v000002865bb14050_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb14730_0 .net "destAddVal", 7 0, L_000002865baebfd0;  alias, 1 drivers
v000002865bb14a50_0 .var "destAddVal_exmem", 7 0;
v000002865bb13dd0_0 .net "dest_addr", 4 0, v000002865bb69640_0;  alias, 1 drivers
v000002865bb13e70_0 .var "dest_addr_exmem", 4 0;
v000002865bb13fb0_0 .net "memRead", 0 0, v000002865bb68e20_0;  alias, 1 drivers
v000002865bb14190_0 .var "memRead_exmem", 0 0;
v000002865bb14230_0 .net "memToReg", 0 0, v000002865bb691e0_0;  alias, 1 drivers
v000002865bb69c80_0 .var "memToReg_exmem", 0 0;
v000002865bb69a00_0 .net "memWrite", 0 0, v000002865bb68420_0;  alias, 1 drivers
v000002865bb69d20_0 .var "memWrite_exmem", 0 0;
v000002865bb68c40_0 .net "r2", 7 0, L_000002865baec580;  alias, 1 drivers
v000002865bb69140_0 .var "r2_exmem", 7 0;
v000002865bb68600_0 .net "regWrite", 0 0, v000002865bb69e60_0;  alias, 1 drivers
v000002865bb68ce0_0 .var "regWrite_exmem", 0 0;
E_000002865bb05bc0 .event posedge, v000002865bb14410_0;
S_000002865bab8740 .scope module, "exec" "ALU" 3 484, 3 201 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "aluTask";
    .port_info 2 /INPUT 8 "operand1";
    .port_info 3 /INPUT 16 "operand2";
    .port_info 4 /INPUT 5 "shamt";
    .port_info 5 /OUTPUT 8 "result";
v000002865bb68d80_0 .net "aluTask", 3 0, v000002865bb690a0_0;  alias, 1 drivers
v000002865bb68100_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb684c0_0 .net "operand1", 7 0, L_000002865baeba20;  alias, 1 drivers
v000002865bb686a0_0 .net "operand2", 15 0, v000002865bb68b00_0;  alias, 1 drivers
v000002865bb68ec0_0 .var "result", 7 0;
v000002865bb69000_0 .net "shamt", 4 0, v000002865bb68a60_0;  alias, 1 drivers
E_000002865bb06740 .event anyedge, v000002865bb68d80_0, v000002865bb684c0_0, v000002865bb686a0_0, v000002865bb69000_0;
S_000002865bab88d0 .scope module, "ieReg" "idex_register" 3 435, 3 276 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "aluTask";
    .port_info 2 /INPUT 5 "operand_1";
    .port_info 3 /INPUT 5 "destAddrReg";
    .port_info 4 /INPUT 5 "shift";
    .port_info 5 /INPUT 16 "operand_2";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /INPUT 1 "memRead";
    .port_info 8 /INPUT 1 "memWrite";
    .port_info 9 /INPUT 1 "aluSrc";
    .port_info 10 /INPUT 1 "memToReg";
    .port_info 11 /OUTPUT 4 "aluTask_idex";
    .port_info 12 /OUTPUT 5 "operand_1_idex";
    .port_info 13 /OUTPUT 5 "destAddrReg_idex";
    .port_info 14 /OUTPUT 5 "shift_idex";
    .port_info 15 /OUTPUT 16 "operand_2_idex";
    .port_info 16 /OUTPUT 1 "regWrite_idex";
    .port_info 17 /OUTPUT 1 "memRead_idex";
    .port_info 18 /OUTPUT 1 "memWrite_idex";
    .port_info 19 /OUTPUT 1 "aluSrc_idex";
    .port_info 20 /OUTPUT 1 "memToReg_idex";
v000002865bb69320_0 .net "aluSrc", 0 0, v000002865bb145f0_0;  alias, 1 drivers
v000002865bb69f00_0 .var "aluSrc_idex", 0 0;
v000002865bb696e0_0 .net "aluTask", 3 0, v000002865bb13f10_0;  alias, 1 drivers
v000002865bb690a0_0 .var "aluTask_idex", 3 0;
v000002865bb69dc0_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb687e0_0 .net "destAddrReg", 4 0, v000002865bb147d0_0;  alias, 1 drivers
v000002865bb69640_0 .var "destAddrReg_idex", 4 0;
v000002865bb69500_0 .net "memRead", 0 0, v000002865bb142d0_0;  alias, 1 drivers
v000002865bb68e20_0 .var "memRead_idex", 0 0;
v000002865bb68740_0 .net "memToReg", 0 0, v000002865bb14910_0;  alias, 1 drivers
v000002865bb691e0_0 .var "memToReg_idex", 0 0;
v000002865bb69280_0 .net "memWrite", 0 0, v000002865bb14370_0;  alias, 1 drivers
v000002865bb68420_0 .var "memWrite_idex", 0 0;
v000002865bb68f60_0 .net "operand_1", 4 0, v000002865bb140f0_0;  alias, 1 drivers
v000002865bb693c0_0 .var "operand_1_idex", 4 0;
v000002865bb69460_0 .net "operand_2", 15 0, v000002865bb14b90_0;  alias, 1 drivers
v000002865bb69aa0_0 .var "operand_2_idex", 15 0;
v000002865bb681a0_0 .net "regWrite", 0 0, v000002865bb14af0_0;  alias, 1 drivers
v000002865bb69e60_0 .var "regWrite_idex", 0 0;
v000002865bb69be0_0 .net "shift", 4 0, v000002865bb13d30_0;  alias, 1 drivers
v000002865bb68a60_0 .var "shift_idex", 4 0;
S_000002865baf6730 .scope module, "iiReg" "ifid_register" 3 414, 3 263 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "instr_ifid";
v000002865bb695a0_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb68880_0 .var "instr_ifid", 31 0;
v000002865bb69780_0 .net "instruction", 31 0, v000002865bb698c0_0;  alias, 1 drivers
S_000002865baf68c0 .scope module, "im" "instructionMemory" 3 408, 3 3 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "address";
    .port_info 2 /OUTPUT 32 "instruction";
v000002865bb69820_0 .net "address", 5 0, v000002865bb79070_0;  1 drivers
v000002865bb68240_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb698c0_0 .var "instruction", 31 0;
v000002865bb69960 .array "memory", 8 0, 31 0;
S_000002865bab6aa0 .scope module, "memBlock" "storage" 3 515, 3 50 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 8 "data_toMemory";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /OUTPUT 8 "data_fromMemory";
v000002865bb69b40 .array "DataMemory", 127 0, 7 0;
v000002865bb68060_0 .net "addr", 7 0, v000002865bb14c30_0;  alias, 1 drivers
v000002865bb682e0_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb68380_0 .var "data_fromMemory", 7 0;
v000002865bb689c0_0 .net "data_toMemory", 7 0, v000002865bb14a50_0;  alias, 1 drivers
v000002865bb68920_0 .net "memRead", 0 0, v000002865bb14190_0;  alias, 1 drivers
v000002865bb68560_0 .net "memWrite", 0 0, v000002865bb69d20_0;  alias, 1 drivers
S_000002865bab6c30 .scope module, "muxe" "aluSrcMuxer" 3 475, 3 178 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "aluSrc";
    .port_info 1 /INPUT 8 "r2_register";
    .port_info 2 /INPUT 16 "intermediate";
    .port_info 3 /OUTPUT 16 "aluInput2";
v000002865bb68b00_0 .var "aluInput2", 15 0;
v000002865bb68ba0_0 .net "aluSrc", 0 0, v000002865bb69f00_0;  alias, 1 drivers
v000002865bb6ae30_0 .net "intermediate", 15 0, v000002865bb69aa0_0;  alias, 1 drivers
v000002865bb6a6b0_0 .net "r2_register", 7 0, L_000002865baec580;  alias, 1 drivers
E_000002865bb07500 .event anyedge, v000002865bb69f00_0, v000002865bb68c40_0, v000002865bb69aa0_0;
S_000002865bae36e0 .scope module, "mwReg" "memwb_register" 3 524, 3 330 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "mem_data";
    .port_info 2 /INPUT 8 "alu_result";
    .port_info 3 /INPUT 5 "dest_addr";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "memToReg";
    .port_info 6 /OUTPUT 8 "mem_data_memwb";
    .port_info 7 /OUTPUT 8 "alu_result_memwb";
    .port_info 8 /OUTPUT 5 "dest_addr_memwb";
    .port_info 9 /OUTPUT 1 "regWrite_memwb";
    .port_info 10 /OUTPUT 1 "memToReg_memwb";
v000002865bb6a890_0 .net "alu_result", 7 0, v000002865bb14c30_0;  alias, 1 drivers
v000002865bb6ac50_0 .var "alu_result_memwb", 7 0;
v000002865bb6acf0_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb6ad90_0 .net "dest_addr", 4 0, v000002865bb13e70_0;  alias, 1 drivers
v000002865bb6aed0_0 .var "dest_addr_memwb", 4 0;
v000002865bb6bd30_0 .net "memToReg", 0 0, v000002865bb69c80_0;  alias, 1 drivers
v000002865bb6b3d0_0 .var "memToReg_memwb", 0 0;
v000002865bb6b790_0 .net "mem_data", 7 0, v000002865bb68380_0;  alias, 1 drivers
v000002865bb6b1f0_0 .var "mem_data_memwb", 7 0;
v000002865bb6af70_0 .net "regWrite", 0 0, v000002865bb68ce0_0;  alias, 1 drivers
v000002865bb6aa70_0 .var "regWrite_memwb", 0 0;
S_000002865bae3870 .scope module, "regis" "registerFile" 3 460, 3 21 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeEnable";
    .port_info 2 /INPUT 5 "destAdd_wb";
    .port_info 3 /INPUT 5 "destAdd_dataFetch";
    .port_info 4 /INPUT 5 "r1_add";
    .port_info 5 /INPUT 16 "r2_add";
    .port_info 6 /INPUT 8 "writeData";
    .port_info 7 /OUTPUT 8 "r1";
    .port_info 8 /OUTPUT 8 "r2";
    .port_info 9 /OUTPUT 8 "destAddVal";
L_000002865baeba20 .functor BUFZ 8, L_000002865bb7a470, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002865baec580 .functor BUFZ 8, L_000002865bb7a790, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002865baebfd0 .functor BUFZ 8, L_000002865bb78990, C4<00000000>, C4<00000000>, C4<00000000>;
v000002865bb6b330_0 .net *"_ivl_0", 7 0, L_000002865bb7a470;  1 drivers
v000002865bb6a1b0_0 .net *"_ivl_11", 4 0, L_000002865bb788f0;  1 drivers
v000002865bb6b830_0 .net *"_ivl_12", 6 0, L_000002865bb792f0;  1 drivers
L_000002865bb7a900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002865bb6bdd0_0 .net *"_ivl_15", 1 0, L_000002865bb7a900;  1 drivers
v000002865bb6a750_0 .net *"_ivl_18", 7 0, L_000002865bb78990;  1 drivers
v000002865bb6bf10_0 .net *"_ivl_2", 6 0, L_000002865bb79390;  1 drivers
v000002865bb6a430_0 .net *"_ivl_20", 6 0, L_000002865bb78ad0;  1 drivers
L_000002865bb7a948 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002865bb6a930_0 .net *"_ivl_23", 1 0, L_000002865bb7a948;  1 drivers
L_000002865bb7a8b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002865bb6b010_0 .net *"_ivl_5", 1 0, L_000002865bb7a8b8;  1 drivers
v000002865bb6b470_0 .net *"_ivl_8", 7 0, L_000002865bb7a790;  1 drivers
v000002865bb6be70_0 .net "clk", 0 0, v000002865bb791b0_0;  alias, 1 drivers
v000002865bb6b0b0_0 .net "destAddVal", 7 0, L_000002865baebfd0;  alias, 1 drivers
v000002865bb6b150_0 .net "destAdd_dataFetch", 4 0, v000002865bb69640_0;  alias, 1 drivers
v000002865bb6a610_0 .net "destAdd_wb", 4 0, v000002865bb6aed0_0;  alias, 1 drivers
v000002865bb6b290_0 .net "r1", 7 0, L_000002865baeba20;  alias, 1 drivers
v000002865bb6a570_0 .net "r1_add", 4 0, v000002865bb693c0_0;  alias, 1 drivers
v000002865bb6a9d0_0 .net "r2", 7 0, L_000002865baec580;  alias, 1 drivers
v000002865bb6bbf0_0 .net "r2_add", 15 0, v000002865bb69aa0_0;  alias, 1 drivers
v000002865bb6ab10 .array "registers", 31 0, 7 0;
v000002865bb6abb0_0 .net "writeData", 7 0, v000002865bb6b510_0;  alias, 1 drivers
v000002865bb6a110_0 .net "writeEnable", 0 0, v000002865bb6aa70_0;  alias, 1 drivers
L_000002865bb7a470 .array/port v000002865bb6ab10, L_000002865bb79390;
L_000002865bb79390 .concat [ 5 2 0 0], v000002865bb693c0_0, L_000002865bb7a8b8;
L_000002865bb7a790 .array/port v000002865bb6ab10, L_000002865bb792f0;
L_000002865bb788f0 .part v000002865bb69aa0_0, 0, 5;
L_000002865bb792f0 .concat [ 5 2 0 0], L_000002865bb788f0, L_000002865bb7a900;
L_000002865bb78990 .array/port v000002865bb6ab10, L_000002865bb78ad0;
L_000002865bb78ad0 .concat [ 5 2 0 0], v000002865bb69640_0, L_000002865bb7a948;
S_000002865bad3670 .scope module, "wbDataSelector" "wbDataMux" 3 539, 3 351 0, S_000002865bb15d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memToReg_memwb";
    .port_info 1 /INPUT 8 "mem_data_memwb";
    .port_info 2 /INPUT 8 "alu_result_memwb";
    .port_info 3 /OUTPUT 8 "dataToWrite";
v000002865bb6a2f0_0 .net "alu_result_memwb", 7 0, v000002865bb6ac50_0;  alias, 1 drivers
v000002865bb6b510_0 .var "dataToWrite", 7 0;
v000002865bb6b5b0_0 .net "memToReg_memwb", 0 0, v000002865bb6b3d0_0;  alias, 1 drivers
v000002865bb6bb50_0 .net "mem_data_memwb", 7 0, v000002865bb68380_0;  alias, 1 drivers
E_000002865bb077c0 .event anyedge, v000002865bb6b3d0_0, v000002865bb6ac50_0, v000002865bb68380_0;
    .scope S_000002865baf68c0;
T_0 ;
    %vpi_call 3 12 "$readmemh", "program.mem", v000002865bb69960 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002865baf68c0;
T_1 ;
    %wait E_000002865bb05bc0;
    %ix/getv 4, v000002865bb69820_0;
    %load/vec4a v000002865bb69960, 4;
    %assign/vec4 v000002865bb698c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002865baf6730;
T_2 ;
    %wait E_000002865bb05bc0;
    %load/vec4 v000002865bb69780_0;
    %assign/vec4 v000002865bb68880_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002865bae5810;
T_3 ;
    %wait E_000002865bb06400;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 6;
    %assign/vec4 v000002865bb149b0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002865bb13f10_0, 0;
    %jmp T_3.12;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 63, 0, 32;
    %and;
    %pad/u 6;
    %assign/vec4 v000002865bb14870_0, 0;
    %load/vec4 v000002865bb14870_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb13d30_0, 0;
    %jmp T_3.12;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %parti/s 4, 26, 6;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb142d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb14370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002865bb14910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002865bb145f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002865bb13f10_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb147d0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %assign/vec4 v000002865bb140f0_0, 0;
    %load/vec4 v000002865bb14690_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %pad/u 16;
    %assign/vec4 v000002865bb14b90_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002865bab88d0;
T_4 ;
    %wait E_000002865bb05bc0;
    %load/vec4 v000002865bb696e0_0;
    %assign/vec4 v000002865bb690a0_0, 0;
    %load/vec4 v000002865bb68f60_0;
    %assign/vec4 v000002865bb693c0_0, 0;
    %load/vec4 v000002865bb687e0_0;
    %assign/vec4 v000002865bb69640_0, 0;
    %load/vec4 v000002865bb69be0_0;
    %assign/vec4 v000002865bb68a60_0, 0;
    %load/vec4 v000002865bb69460_0;
    %assign/vec4 v000002865bb69aa0_0, 0;
    %load/vec4 v000002865bb681a0_0;
    %assign/vec4 v000002865bb69e60_0, 0;
    %load/vec4 v000002865bb69500_0;
    %assign/vec4 v000002865bb68e20_0, 0;
    %load/vec4 v000002865bb69280_0;
    %assign/vec4 v000002865bb68420_0, 0;
    %load/vec4 v000002865bb69320_0;
    %assign/vec4 v000002865bb69f00_0, 0;
    %load/vec4 v000002865bb68740_0;
    %assign/vec4 v000002865bb691e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000002865bae3870;
T_5 ;
    %vpi_call 3 33 "$readmemh", "register.mem", v000002865bb6ab10 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002865bae3870;
T_6 ;
    %wait E_000002865bb05bc0;
    %load/vec4 v000002865bb6a110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000002865bb6a610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002865bb6abb0_0;
    %load/vec4 v000002865bb6a610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002865bb6ab10, 0, 4;
T_6.0 ;
    %vpi_call 3 45 "$writememh", "reg_dump.mem", v000002865bb6ab10 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_000002865bab6c30;
T_7 ;
    %wait E_000002865bb07500;
    %load/vec4 v000002865bb68ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000002865bb6a6b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002865bb68b00_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v000002865bb6ae30_0;
    %assign/vec4 v000002865bb68b00_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002865bab8740;
T_8 ;
    %wait E_000002865bb06740;
    %load/vec4 v000002865bb68d80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v000002865bb684c0_0;
    %load/vec4 v000002865bb686a0_0;
    %parti/s 8, 0, 2;
    %add;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v000002865bb684c0_0;
    %load/vec4 v000002865bb686a0_0;
    %parti/s 8, 0, 2;
    %sub;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000002865bb684c0_0;
    %load/vec4 v000002865bb686a0_0;
    %parti/s 8, 0, 2;
    %and;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000002865bb684c0_0;
    %load/vec4 v000002865bb686a0_0;
    %parti/s 8, 0, 2;
    %or;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000002865bb684c0_0;
    %load/vec4 v000002865bb686a0_0;
    %parti/s 8, 0, 2;
    %xor;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000002865bb684c0_0;
    %ix/getv 4, v000002865bb69000_0;
    %shiftl 4;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000002865bb684c0_0;
    %ix/getv 4, v000002865bb69000_0;
    %shiftr 4;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000002865bb684c0_0;
    %pad/u 16;
    %load/vec4 v000002865bb686a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %assign/vec4 v000002865bb68ec0_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002865bae5a70;
T_9 ;
    %wait E_000002865bb05bc0;
    %load/vec4 v000002865bb144b0_0;
    %assign/vec4 v000002865bb14c30_0, 0;
    %load/vec4 v000002865bb68c40_0;
    %assign/vec4 v000002865bb69140_0, 0;
    %load/vec4 v000002865bb14730_0;
    %assign/vec4 v000002865bb14a50_0, 0;
    %load/vec4 v000002865bb13dd0_0;
    %assign/vec4 v000002865bb13e70_0, 0;
    %load/vec4 v000002865bb68600_0;
    %assign/vec4 v000002865bb68ce0_0, 0;
    %load/vec4 v000002865bb13fb0_0;
    %assign/vec4 v000002865bb14190_0, 0;
    %load/vec4 v000002865bb69a00_0;
    %assign/vec4 v000002865bb69d20_0, 0;
    %load/vec4 v000002865bb14230_0;
    %assign/vec4 v000002865bb69c80_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000002865bab6aa0;
T_10 ;
    %wait E_000002865bb05bc0;
    %load/vec4 v000002865bb68560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000002865bb689c0_0;
    %load/vec4 v000002865bb68060_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002865bb69b40, 0, 4;
T_10.0 ;
    %load/vec4 v000002865bb68920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000002865bb68060_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000002865bb69b40, 4;
    %assign/vec4 v000002865bb68380_0, 0;
T_10.2 ;
    %vpi_call 3 68 "$writememh", "memory_dump.mem", v000002865bb69b40 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_000002865bae36e0;
T_11 ;
    %wait E_000002865bb05bc0;
    %load/vec4 v000002865bb6b790_0;
    %assign/vec4 v000002865bb6b1f0_0, 0;
    %load/vec4 v000002865bb6a890_0;
    %assign/vec4 v000002865bb6ac50_0, 0;
    %load/vec4 v000002865bb6ad90_0;
    %assign/vec4 v000002865bb6aed0_0, 0;
    %load/vec4 v000002865bb6af70_0;
    %assign/vec4 v000002865bb6aa70_0, 0;
    %load/vec4 v000002865bb6bd30_0;
    %assign/vec4 v000002865bb6b3d0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000002865bad3670;
T_12 ;
    %wait E_000002865bb077c0;
    %load/vec4 v000002865bb6b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v000002865bb6a2f0_0;
    %store/vec4 v000002865bb6b510_0, 0, 8;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v000002865bb6bb50_0;
    %store/vec4 v000002865bb6b510_0, 0, 8;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002865bb15d00;
T_13 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000002865bb79070_0, 0, 6;
    %end;
    .thread T_13;
    .scope S_000002865bb15d00;
T_14 ;
    %wait E_000002865bb05bc0;
    %load/vec4 v000002865bb79070_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002865bb79070_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000002865ba2ae50;
T_15 ;
    %vpi_call 2 6 "$dumpfile", "risc_processor.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002865ba2ae50 {0 0 0};
    %end;
    .thread T_15;
    .scope S_000002865ba2ae50;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002865bb791b0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000002865ba2ae50;
T_17 ;
    %delay 5, 0;
    %load/vec4 v000002865bb791b0_0;
    %inv;
    %store/vec4 v000002865bb791b0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000002865ba2ae50;
T_18 ;
    %pushi/vec4 22, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002865bb05bc0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_correct.v";
    "model.v";
