{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749054866120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749054866130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 13:34:26 2025 " "Processing started: Wed Jun 04 13:34:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749054866130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054866130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROVA01EX08 -c PROVA01EX08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROVA01EX08 -c PROVA01EX08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054866130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749054866563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749054866563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prova01ex08.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prova01ex08.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROVA01EX08 " "Found entity 1: PROVA01EX08" {  } { { "PROVA01EX08.bdf" "" { Schematic "C:/ProjetosCD/ex_08/PROVA01EX08.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749054876281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054876281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador03.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador03.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR03 " "Found entity 1: CONTADOR03" {  } { { "CONTADOR03.bdf" "" { Schematic "C:/ProjetosCD/ex_08/CONTADOR03.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749054876328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054876328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mux4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4BITS " "Found entity 1: MUX4BITS" {  } { { "output_files/MUX4BITS.bdf" "" { Schematic "C:/ProjetosCD/ex_08/output_files/MUX4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749054876355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054876355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bloco8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bloco8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCO8 " "Found entity 1: BLOCO8" {  } { { "output_files/BLOCO8.bdf" "" { Schematic "C:/ProjetosCD/ex_08/output_files/BLOCO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749054876368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054876368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bloco8purodiagrama.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bloco8purodiagrama.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCO8PURODIAGRAMA " "Found entity 1: BLOCO8PURODIAGRAMA" {  } { { "output_files/BLOCO8PURODIAGRAMA.bdf" "" { Schematic "C:/ProjetosCD/ex_08/output_files/BLOCO8PURODIAGRAMA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749054876382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054876382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bloco8vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bloco8vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO8PROVA-GATELEVEL " "Found design unit 1: BLOCO8PROVA-GATELEVEL" {  } { { "output_files/BLOCO8VHDL.vhd" "" { Text "C:/ProjetosCD/ex_08/output_files/BLOCO8VHDL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749054876760 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO8PROVA " "Found entity 1: BLOCO8PROVA" {  } { { "output_files/BLOCO8VHDL.vhd" "" { Text "C:/ProjetosCD/ex_08/output_files/BLOCO8VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749054876760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054876760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROVA01EX08 " "Elaborating entity \"PROVA01EX08\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749054876847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCO8PROVA BLOCO8PROVA:inst5 " "Elaborating entity \"BLOCO8PROVA\" for hierarchy \"BLOCO8PROVA:inst5\"" {  } { { "PROVA01EX08.bdf" "inst5" { Schematic "C:/ProjetosCD/ex_08/PROVA01EX08.bdf" { { 288 784 920 624 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749054876877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X0 GND " "Pin \"X0\" is stuck at GND" {  } { { "PROVA01EX08.bdf" "" { Schematic "C:/ProjetosCD/ex_08/PROVA01EX08.bdf" { { 312 920 1096 328 "X0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749054877526 "|PROVA01EX08|X0"} { "Warning" "WMLS_MLS_STUCK_PIN" "X3 GND " "Pin \"X3\" is stuck at GND" {  } { { "PROVA01EX08.bdf" "" { Schematic "C:/ProjetosCD/ex_08/PROVA01EX08.bdf" { { 360 920 1096 376 "X3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749054877526 "|PROVA01EX08|X3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749054877526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749054877624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749054878154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749054878154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749054878238 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749054878238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749054878238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749054878238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749054878267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 13:34:38 2025 " "Processing ended: Wed Jun 04 13:34:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749054878267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749054878267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749054878267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749054878267 ""}
