<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="creg__hsdc__reg__map_8h" kind="file">
    <compoundname>creg_hsdc_reg_map.h</compoundname>
    <includedby refid="creg__hsdc__reg_8h" local="yes">creg_hsdc_reg.h</includedby>
    <invincdepgraph>
      <node id="1574">
        <label>dw_sdio_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2sdio_2dw__sdio__obj_8c_source"/>
      </node>
      <node id="1575">
        <label>dw_spi_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2spi_2dw__spi__obj_8c_source"/>
      </node>
      <node id="1577">
        <label>mux.c</label>
        <link refid="hsdk_2drivers_2mux_2mux_8c_source"/>
      </node>
      <node id="1567">
        <label>creg_hsdc_reg.h</label>
        <link refid="creg__hsdc__reg_8h_source"/>
        <childnode refid="1568" relation="include">
        </childnode>
      </node>
      <node id="1573">
        <label>dw_iic_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2iic_2dw__iic__obj_8c_source"/>
      </node>
      <node id="1569">
        <label>creg_hsdc.c</label>
        <link refid="creg__hsdc_8c_source"/>
      </node>
      <node id="1572">
        <label>dw_gpio_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2gpio_2dw__gpio__obj_8c_source"/>
      </node>
      <node id="1568">
        <label>creg_hsdc.h</label>
        <link refid="creg__hsdc_8h_source"/>
        <childnode refid="1569" relation="include">
        </childnode>
        <childnode refid="1570" relation="include">
        </childnode>
      </node>
      <node id="1570">
        <label>hsdk.h</label>
        <link refid="hsdk_8h_source"/>
        <childnode refid="1571" relation="include">
        </childnode>
        <childnode refid="1572" relation="include">
        </childnode>
        <childnode refid="1573" relation="include">
        </childnode>
        <childnode refid="1574" relation="include">
        </childnode>
        <childnode refid="1575" relation="include">
        </childnode>
        <childnode refid="1576" relation="include">
        </childnode>
        <childnode refid="1577" relation="include">
        </childnode>
        <childnode refid="1578" relation="include">
        </childnode>
        <childnode refid="1579" relation="include">
        </childnode>
      </node>
      <node id="1578">
        <label>ntshell_io_uart.c</label>
        <link refid="hsdk_2drivers_2ntshell_2ntshell__io__uart_8c_source"/>
      </node>
      <node id="1579">
        <label>pmwifi.c</label>
        <link refid="hsdk_2drivers_2pmwifi_2pmwifi_8c_source"/>
      </node>
      <node id="1566">
        <label>creg_hsdc_reg_map.h</label>
        <link refid="creg_hsdc_reg_map.h"/>
        <childnode refid="1567" relation="include">
        </childnode>
      </node>
      <node id="1571">
        <label>hsdk_io.c</label>
        <link refid="hsdk__io_8c_source"/>
      </node>
      <node id="1576">
        <label>dw_uart_obj.c</label>
        <link refid="hsdk_2drivers_2ip_2designware_2uart_2dw__uart__obj_8c_source"/>
      </node>
    </invincdepgraph>
    <innerclass refid="structcreg__hsdc__reg" prot="public">creg_hsdc_reg</innerclass>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="creg__hsdc__reg__map_8h_1ac49fcce09ad41179605d9cdd39d281e4" prot="public" static="no">
        <type>struct <ref refid="structcreg__hsdc__reg" kindref="compound">creg_hsdc_reg</ref></type>
        <definition>typedef volatile struct creg_hsdc_reg   CREG_HSDC_STRUCT</definition>
        <argsstring></argsstring>
        <name>CREG_HSDC_STRUCT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/drivers/creg/creg_hsdc_reg_map.h" line="164" column="1"/>
      </memberdef>
      <memberdef kind="typedef" id="creg__hsdc__reg__map_8h_1ad215784547b8d76390839c0c4e352d9f" prot="public" static="no">
        <type>struct <ref refid="structcreg__hsdc__reg" kindref="compound">creg_hsdc_reg</ref> *</type>
        <definition>typedef volatile struct creg_hsdc_reg *  CREG_HSDC_STRUCT_PTR</definition>
        <argsstring></argsstring>
        <name>CREG_HSDC_STRUCT_PTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/drivers/creg/creg_hsdc_reg_map.h" line="164" column="1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"></highlight><highlight class="comment">//<sp/>----------------------------------------------</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight><highlight class="comment">//<sp/>!!!<sp/>This<sp/>file<sp/>was<sp/>automatically<sp/>generated<sp/>!!!</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight><highlight class="comment">//<sp/>----------------------------------------------</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>_CREG_HSDC_REG_MAP_H_</highlight></codeline>
<codeline lineno="35"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_CREG_HSDC_REG_MAP_H_</highlight></codeline>
<codeline lineno="36" refid="structcreg__hsdc__reg" refkind="compound"><highlight class="preprocessor"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">volatile</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structcreg__hsdc__reg" kindref="compound">creg_hsdc_reg</ref></highlight></codeline>
<codeline lineno="37"><highlight class="normal">{</highlight></codeline>
<codeline lineno="38"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_0_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x000<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_0_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x004<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_0_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x008<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_0_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x00C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_0_BOOT;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x010<sp/><sp/><sp/>Address<sp/>decoder<sp/>boot<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_0_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x014<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved1[2];</highlight></codeline>
<codeline lineno="45"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_1_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x020<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="46"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_1_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x024<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="47"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_1_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x028<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_1_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x02C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved2[1];</highlight></codeline>
<codeline lineno="50"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_1_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x034<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved3[2];</highlight></codeline>
<codeline lineno="52"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_2_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x040<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_2_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x044<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_2_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x048<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_2_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x04C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved4[1];</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_2_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x054<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved5[2];</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_3_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x060<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_3_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x064<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_3_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x068<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_3_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x06C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved6[1];</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_3_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x074<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved7[2];</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_4_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x080<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_4_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x084<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_4_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x088<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_4_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x08C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved8[1];</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_4_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x094<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved9[2];</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_5_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0A0<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_5_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0A4<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_5_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0A8<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_5_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0AC<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved10[1];</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_5_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x0B4<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved11[2];</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_6_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0C0<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_6_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0C4<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_6_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0C8<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_6_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0CC<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved12[1];</highlight></codeline>
<codeline lineno="85"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_6_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x0D4<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved13[2];</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_7_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0E0<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_7_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0E4<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_7_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0E8<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_7_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x0EC<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved14[1];</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_7_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x0F4<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved15[2];</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_8_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x100<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_8_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x104<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_8_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x108<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_8_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x10C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved16[1];</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_8_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x114<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved17[2];</highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_9_SLV0;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x120<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_9_SLV1;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x124<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_9_OFFSET0;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x128<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_9_OFFSET1;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x12C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved18[1];</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_9_UPDATE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x134<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved19[2];</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_10_SLV0;<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x140<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_10_SLV1;<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x144<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_10_OFFSET0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x148<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_10_OFFSET1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x14C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved20[1];</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_10_UPDATE;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x154<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved21[2];</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_11_SLV0;<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x160<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_11_SLV1;<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x164<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>select<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_11_OFFSET0;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x168<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_11_OFFSET1;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x16C<sp/><sp/><sp/>Address<sp/>decoder<sp/>slave<sp/>offset<sp/>register<sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved22[1];</highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_AXI_M_11_UPDATE;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x174<sp/><sp/><sp/>Address<sp/>decoder<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved23[2];</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_PAE;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x180<sp/><sp/><sp/>PAE<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved24[4];</highlight></codeline>
<codeline lineno="124"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_PAE_UPDATE;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0x194<sp/><sp/><sp/>PAE<sp/>update<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved25[26];</highlight></codeline>
<codeline lineno="126"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_DDR_LATENCY;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x200<sp/><sp/><sp/>Latency<sp/>register<sp/>for<sp/>DDR</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_SRAM_LATENCY;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x204<sp/><sp/><sp/>Latency<sp/>register<sp/>for<sp/>SRAM</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved26[126];</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_CPU_START;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x400<sp/><sp/><sp/>CPU<sp/>start<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_CPU_0_ENTRY;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x404<sp/><sp/><sp/>CPU-0<sp/>kernel<sp/>entry<sp/>point<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="131"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_CPU_1_ENTRY;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x408<sp/><sp/><sp/>CPU-1<sp/>kernel<sp/>entry<sp/>point<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_CPU_2_ENTRY;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x40C<sp/><sp/><sp/>CPU-2<sp/>kernel<sp/>entry<sp/>point<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="133"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_CPU_3_ENTRY;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x410<sp/><sp/><sp/>CPU-3<sp/>kernel<sp/>entry<sp/>point<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="134"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved27[27];</highlight></codeline>
<codeline lineno="135"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_GPIO_DBG_MUX;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x480<sp/><sp/><sp/>GPIO<sp/>debug<sp/>mux<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="136"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_GPIO_MUX;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x484<sp/><sp/><sp/>GPIO<sp/>mux<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_DMA_MUX;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x488<sp/><sp/><sp/>DMA<sp/>mux<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved28[1];</highlight></codeline>
<codeline lineno="139"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_TUN_IO_CTRL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x490<sp/><sp/><sp/>IO<sp/>control<sp/>register<sp/>for<sp/>AXI<sp/>tunnel</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved29[3];</highlight></codeline>
<codeline lineno="141"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_TUN_CTRL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4A0<sp/><sp/><sp/>AXI<sp/>tunnel<sp/>control<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_TUN_STAT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>R<sp/><sp/><sp/><sp/>0x4A4<sp/><sp/><sp/>AXI<sp/>tunnel<sp/>status<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_DDR_CTRL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4A8<sp/><sp/><sp/>DDR<sp/>control<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_DDR_STAT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>R<sp/><sp/><sp/><sp/>0x4AC<sp/><sp/><sp/>DDR<sp/>status<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_SPI_CS_CTRL;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4B0<sp/><sp/><sp/>SPI<sp/>chip-select<sp/>control<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_GPIO_CLK_CTRL;<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4B4<sp/><sp/><sp/>GPIO<sp/>clock<sp/>control<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_ARC_CLK_CTRL;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4B8<sp/><sp/><sp/>ARC<sp/>clock<sp/>control<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_I2S_CLK_CTRL;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4BC<sp/><sp/><sp/>I2S<sp/>clock<sp/>control<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_RTT_RST_CTRL;<sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4C0<sp/><sp/><sp/>RTT<sp/>reset<sp/>control<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved30[13];</highlight></codeline>
<codeline lineno="151"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_DBG_SCRATCH;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4F8<sp/><sp/><sp/>Debug<sp/>scratch<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="152"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_DBG_PRINT;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW<sp/><sp/><sp/>0x4FC<sp/><sp/><sp/>Debug<sp/>print<sp/>register<sp/>(simulation<sp/>only)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IRQ_CLR_ENABLE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>W<sp/><sp/><sp/><sp/>0x500<sp/><sp/><sp/>Interrupt<sp/>clear<sp/>enable<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="154"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IRQ_SET_ENABLE;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>W<sp/><sp/><sp/><sp/>0x504<sp/><sp/><sp/>Interrupt<sp/>set<sp/>enable<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="155"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IRQ_STATUS;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>R<sp/><sp/><sp/><sp/>0x508<sp/><sp/><sp/>Interrupt<sp/>status<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="156"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IRQ_ENABLE;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>R<sp/><sp/><sp/><sp/>0x50C<sp/><sp/><sp/>Interrupt<sp/>enable<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IRQ_CLR_STATUS;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>W<sp/><sp/><sp/><sp/>0x510<sp/><sp/><sp/>Interrupt<sp/>clear<sp/>status<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IRQ_SET_STATUS;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>W<sp/><sp/><sp/><sp/>0x514<sp/><sp/><sp/>Interrupt<sp/>set<sp/>status<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved31[694];</highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IP_SW_RESET;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>RW1C<sp/>0xFF0<sp/><sp/><sp/>CREG<sp/>IP<sp/>software<sp/>reset<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>reserved32[1];</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IP_VERSION;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>R<sp/><sp/><sp/><sp/>0xFF8<sp/><sp/><sp/>CREG<sp/>IP<sp/>version<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>CREG_IP_TYPE;<sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>R<sp/><sp/><sp/><sp/>0xFFC<sp/><sp/><sp/>CREG<sp/>IP<sp/>type<sp/>register</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="164"><highlight class="normal">}<sp/><sp/>CREG_HSDC_STRUCT,<sp/>*<sp/>CREG_HSDC_STRUCT_PTR;</highlight></codeline>
<codeline lineno="165"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/board/hsdk/drivers/creg/creg_hsdc_reg_map.h"/>
  </compounddef>
</doxygen>
