INFO: Loaded existing device file 'D:\Git\ishero\高速信号与IC芯片互连体仿真分析优化\chapter4\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Clearing simulation data for "case0"
INFO: Using SigNoise run directory 'D:/Git/ishero/高速信号与IC芯片互连体仿真分析优化/chapter4/sigxp.run'
INFO: Reading report definition file 'D:/Cadence/Cadence/SPB_17.4/share/pcb/signal/reports.dat'.
INFO: Finished reading report definition file successfully.
INFO: Reading report definition file 'D:/Cadence/Cadence/SPB_17.4/share/pcb/signal/custom_rep.dat'.
INFO: Finished reading report definition file successfully.
INFO: Simulation (DESIGN OUT1 1) DESIGN OUT1 1 Pulse Typ Reflection
INFO: Using waveform resolution 1.000000 ns.
INFO: Simulation (DESIGN OUT1 1) DESIGN OUT1 1 Pulse Typ Reflection finished
ANNOTATION: Tlsim Command used :  tlsim  -r 1.000000 -o "waveforms.sim" -dl "delay.dl" -dst "distortion.dst" -log "tlsim.log" -ocycle "cycle.msm" "main.spc"\n
