{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582932354624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582932354626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 20:25:54 2020 " "Processing started: Fri Feb 28 20:25:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582932354626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582932354626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582932354627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_7_1200mv_85c_slow.vo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_7_1200mv_85c_slow.vo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582932355264 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_7_1200mv_0c_slow.vo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_7_1200mv_0c_slow.vo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582932355315 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_min_1200mv_0c_fast.vo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_min_1200mv_0c_fast.vo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582932355374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2.vo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2.vo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582932355430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_7_1200mv_85c_v_slow.sdo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_7_1200mv_85c_v_slow.sdo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582932355478 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_7_1200mv_0c_v_slow.sdo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_7_1200mv_0c_v_slow.sdo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582932355516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_min_1200mv_0c_v_fast.sdo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_min_1200mv_0c_v_fast.sdo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582932355556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HELLO_FPGA2_v.sdo /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/ simulation " "Generated file HELLO_FPGA2_v.sdo in folder \"/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1582932355595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1101 " "Peak virtual memory: 1101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582932355699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 20:25:55 2020 " "Processing ended: Fri Feb 28 20:25:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582932355699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582932355699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582932355699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582932355699 ""}
