<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0"><channel><title>James W. Hanlon - James W. Hanlon</title><link>http://jameswhanlon.com/</link><description></description><lastBuildDate>Sat, 02 May 2020 00:00:00 +0200</lastBuildDate><item><title>Error-correcting codes</title><link>http://jameswhanlon.com/error-correcting-codes.html</link><description>&lt;p&gt;Using Hamming Codes for single error correction and double error&amp;nbsp;detection.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Sat, 02 May 2020 00:00:00 +0200</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2020-05-02:/error-correcting-codes.html</guid><category>notes</category><category>computing</category></item><item><title>Testing silicon logic with scan structures</title><link>http://jameswhanlon.com/testing-silicon-logic-with-scan-structures.html</link><description>&lt;p&gt;A description of how digital circuits are modified to allow scan
testing to be&amp;nbsp;performed.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Thu, 18 Apr 2019 00:00:00 +0200</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2019-04-18:/testing-silicon-logic-with-scan-structures.html</guid><category>notes</category><category>microelectronics</category></item><item><title>Querying logical paths in a Verilog design</title><link>http://jameswhanlon.com/querying-logical-paths-in-a-verilog-design.html</link><description>&lt;p&gt;A description of a command-line tool I created for tracing timing
paths from a flattened netlist back through the &lt;span class="caps"&gt;RTL&lt;/span&gt;.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Tue, 20 Nov 2018 00:00:00 +0100</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2018-11-20:/querying-logical-paths-in-a-verilog-design.html</guid><category>notes</category><category>computing</category><category>microelectronics</category><category>verilog</category></item><item><title>Vim command composition</title><link>http://jameswhanlon.com/vim-command-composition.html</link><description>&lt;p&gt;The rules for composing Vim&amp;#8217;s motions and&amp;nbsp;operators.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Thu, 23 Aug 2018 00:00:00 +0200</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2018-08-23:/vim-command-composition.html</guid><category>notes</category><category>computing</category><category>vim</category></item><item><title>Writing synthesizable Verilog</title><link>http://jameswhanlon.com/writing-synthesizable-verilog.html</link><description>&lt;p&gt;Coding style for &lt;span class="caps"&gt;RTL&lt;/span&gt; design using Verilog /&amp;nbsp;SystemVerilog.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Fri, 04 May 2018 00:00:00 +0200</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2018-05-04:/writing-synthesizable-verilog.html</guid><category>notes</category><category>computing</category><category>microelectronics</category><category>programming-languages</category><category>verilog</category></item><item><title>Notes on testing random number generators</title><link>http://jameswhanlon.com/notes-on-testing-random-number-generators.html</link><description>&lt;p&gt;Using empirical statistical tests to determine the quality of&amp;nbsp;PRNGs.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Wed, 05 Apr 2017 00:00:00 +0200</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2017-04-05:/notes-on-testing-random-number-generators.html</guid><category>notes</category><category>computing</category><category>PRNGs</category></item><item><title>A convolutional neural network from scratch</title><link>http://jameswhanlon.com/a-convolutional-neural-network-from-scratch.html</link><description>&lt;p&gt;A C++ implementation of a convoluational neural network building on the
explanation in Michael Nielsen&amp;#8217;s book &amp;#8216;Neural Networks and Deep&amp;nbsp;Learning&amp;#8217;.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Fri, 10 Feb 2017 00:00:00 +0100</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2017-02-10:/a-convolutional-neural-network-from-scratch.html</guid><category>notes</category><category>machine-intelligence</category></item><item><title>Reducing memory use in deep neural networks</title><link>http://jameswhanlon.com/reducing-memory-use-in-deep-neural-networks.html</link><description>&lt;p&gt;A review of state-of-the-art techniques&amp;nbsp;used.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Sun, 05 Feb 2017 00:00:00 +0100</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2017-02-05:/reducing-memory-use-in-deep-neural-networks.html</guid><category>notes</category><category>computing</category><category>machine-intelligence</category></item><item><title>Machine learning challenges for computer architecture</title><link>http://jameswhanlon.com/machine-learning-challenges-for-computer-architecture.html</link><description>&lt;p&gt;Neural networks have become a hot topic in computing and their development is
progressing rapidly. They have a long history with some of the first …&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Fri, 04 Nov 2016 00:00:00 +0100</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2016-11-04:/machine-learning-challenges-for-computer-architecture.html</guid><category>notes</category><category>computing</category><category>computer-architecture</category><category>machine-intelligence</category></item><item><title>The XC Programming Language</title><link>http://jameswhanlon.com/the-xc-programming-language.html</link><description>&lt;p&gt;An overview of the key features of the language, many of which derive
from&amp;nbsp;occam.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Sat, 13 Dec 2014 00:00:00 +0100</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2014-12-13:/the-xc-programming-language.html</guid><category>notes</category><category>computing</category><category>computer-architecture</category><category>programming-languages</category></item><item><title>Scalable abstractions for general-purpose parallel computation</title><link>http://jameswhanlon.com/scalable-abstractions-for-general-purpose-parallel-computation.html</link><description>&lt;p&gt;An overview of my PhD&amp;nbsp;thesis.&lt;/p&gt;</description><dc:creator xmlns:dc="http://purl.org/dc/elements/1.1/">James W. Hanlon</dc:creator><pubDate>Wed, 01 Oct 2014 00:00:00 +0200</pubDate><guid isPermaLink="false">tag:jameswhanlon.com,2014-10-01:/scalable-abstractions-for-general-purpose-parallel-computation.html</guid><category>notes</category><category>computing</category><category>computer-architecture</category></item></channel></rss>