mdp

label "end_state" = (s1 = 11) & (s2a = 0) & (s2b = 0) & (s2c = 0) & (s2d = 15) & (s3 = 25) & (s4 = 19)
& (s5a2 = 0) & (s5b2 = 0) & (s5c2 = 0) & (s5d2 = 15) & (s6 = 25) & (s7 = 19) & (s8 = 25) 
& (s9 = 20) & (s10 = 20) & (s11 = 20) & (s12 = 24) & (s13 = 24) & (s14 = 19) & (s15 = 24) & (s16 = 12); 


// diagram 1
module M1
s1 : [0..11] init 1;

[] s1 = 1 -> 1: (s1' = 2);
[] s1 = 2 & ((s2c >= 2) & (s2c <= 6) | (s2d >= 1)) -> 1: (s1' = 3);
[] s1 = 3 -> 1: (s1' = 4);
[] s1 = 4 -> 0.5: (s1' = 5) + 0.5: (s1' = 6);
[] s1 = 5 -> 1: (s1' = 3);
[] s1 = 6 & (s2d >= 7) & (s2d <= 16) -> 1: (s1' = 7);
[] s1 = 7 -> 1: (s1' = 8);
[] s1 = 8 -> 1: (s1' = 9);
[] s1 = 9 -> 1: (s1' = 10);
[] s1 = 10 -> 1: (s1' = 11);
endmodule


// diagram 2
module M2a
s2a : [0..3] init 1;

[] s2a = 1 -> 1: (s2a' = 2); 
[] s2a = 2 -> 1: (s2a' = 3); 
[f1d2] s2a = 3 -> 1: (s2a' = 0); 
endmodule

module M2b
s2b : [0..1] init 0;

[f1d2] s2b = 0 -> 1: (s2b' = 1); 
[j1d2] s2b = 1 -> 1: (s2b' = 0);
endmodule

module M2c
s2c : [0..6] init 0;

[f1d2] s2c = 0 -> 1: (s2c' = 1); 
[] s2c = 1 -> 1: (s2c' = 2);
[] s2c = 2 -> 1: (s2c' = 3);
[] s2c = 3 -> 0.5: (s2c' = 4) + 0.5: (s2c' = 6);
[] s2c = 4 -> 1: (s2c' = 5);
[] s2c = 5 -> 1: (s2c' = 6);
[j1d2] s2c = 6 -> 1: (s2c' = 0);
endmodule

module M2d
s2d : [0..15] init 0;

[j1d2] s2d = 0 -> 1: (s2d' = 1);
[] s2d = 1 -> 1: (s2d' = 2);
[] s2d = 2 -> 1: (s2d' = 3);
[] s2d = 3 -> 1: (s2d' = 4);
[] s2d = 4 -> 1: (s2d' = 5);
[] s2d = 5 -> 0.5: (s2d' = 6) + 0.5: (s2d' = 8);
[] s2d = 6 -> 1: (s2d' = 7);
[] s2d = 7 -> 1: (s2d' = 8);
[] s2d = 8 -> 1: (s2d' = 9);
[] s2d = 9 -> 1: (s2d' = 10);
[] s2d = 10 -> 0.6: (s2d' = 1) + 0.4: (s2d' = 12);
[] s2d = 11 -> 1: (s2d' = 13);
[] s2d = 12 -> 1: (s2d' = 15);
[] s2d = 13-> 1: (s2d' = 14);
[] s2d = 14 -> 1: (s2d' = 15);
endmodule


// diagram 3
module M3
s3 : [0..25] init 1;

[] s3 = 1 -> 1: (s3' = 2);
[] s3 = 2 -> 1: (s3' = 3);
[] s3 = 3 & (s5d2 >= 3) & (s5d2 <= 15) -> 1: (s3' = 4);
[] s3 = 4 -> 1: (s3' = 5);
[] s3 = 5 -> 1: (s3' = 6);
[] s3 = 6 -> 1: (s3' = 7);
[] s3 = 7 -> 1: (s3' = 8);
[] s3 = 8 -> 1: (s3' = 9);
[] s3 = 9 -> 0.5: (s3' = 10) + 0.5: (s3' = 11);
[] s3 = 10 -> 1: (s3' = 12);
[] s3 = 11 -> 1: (s3' = 13);
[] s3 = 12 -> 1: (s3' = 13);
[] s3 = 13 -> 1: (s3' = 14);
[] s3 = 14 & (s3 >=0) -> 1: (s3' = 15);
[] s3 = 15 -> 0.5: (s3' = 16) + 0.5: (s3' = 19);
[] s3 = 16 & (s5d2 >= 7) & (s5d2 <= 15) -> 1: (s3' = 17);
[] s3 = 17 -> 1: (s3' = 18);
[] s3 = 18 -> 1: (s3' = 19);
[] s3 = 19 -> 1: (s3' = 20);
[] s3 = 20 -> 1: (s3' = 21);
[] s3 = 21 -> 1: (s3' = 22);
[] s3 = 22 -> 0.5: (s3' = 23) + 0.5: (s3' = 21);
[] s3 = 23 -> 1: (s3' = 24);
[] s3 = 24 -> 1: (s3' = 25);
endmodule


// diagram 4
module M4
s4 : [0..19] init 1;

[] s4 = 1 -> 1: (s4' = 2);
[] s4 = 2 -> 1: (s4' = 3);
[] s4 = 3 & ( (s5c2 >= 5) & (s5c2 <= 6) | (s5d2 >= 1 & s5d2 <= 15) ) -> 1: (s4' = 4);
[] s4 = 4 -> 1: (s4' = 5);
[] s4 = 5 -> 1: (s4' = 6);
[] s4 = 6 -> 1: (s4' = 7);
[] s4 = 7 -> 1: (s4' = 8);
[] s4 = 8 -> 1: (s4' = 9);
[] s4 = 9 -> 1: (s4' = 10);
[] s4 = 10 -> 0.5: (s4' = 11) + 0.5: (s4' = 12);
[] s4 = 11 -> 1: (s4' = 13);
[] s4 = 12 -> 1: (s4' = 17);
[] s4 = 13 -> 1: (s4' = 14);
[] s4 = 14 -> 1: (s4' = 15);
[] s4 = 15 -> 1: (s4' = 16);
[] s4 = 16 -> 1: (s4' = 17);
[] s4 = 17 -> 1: (s4' = 18);
[] s4 = 18 -> 1: (s4' = 19);
endmodule


// diagram 5
module M5a2
s5a2 : [0..3] init 1;

[] s5a2 = 1 -> 1: (s5a2' = 2); 
[] s5a2 = 2 -> 1: (s5a2' = 3); 
[f1d22] s5a2 = 3 -> 1: (s5a2' = 0); 
endmodule

module M5b2
s5b2 : [0..1] init 0;

[f1d22] s5b2 = 0 -> 1: (s5b2' = 1); 
[j1d22] s5b2 = 1 -> 1: (s5b2' = 0);
endmodule

module M5c2
s5c2 : [0..6] init 0;

[f1d22] s5c2 = 0 -> 1: (s5c2' = 1); 
[] s5c2 = 1 -> 1: (s5c2' = 2);
[] s5c2 = 2 -> 1: (s5c2' = 3);
[] s5c2 = 3 -> 0.5: (s5c2' = 4) + 0.5: (s5c2' = 6);
[] s5c2 = 4 -> 1: (s5c2' = 5);
[] s5c2 = 5 -> 1: (s5c2' = 6);
[j1d22] s5c2 = 6 -> 1: (s5c2' = 0);
endmodule

module M5d2
s5d2 : [0..15] init 0;

[j1d22] s5d2 = 0 -> 1: (s5d2' = 1);
[] s5d2 = 1 -> 1: (s5d2' = 2);
[] s5d2 = 2 -> 1: (s5d2' = 3);
[] s5d2 = 3 & (s3 >= 14) & (s3 <= 25) & (s4 >= 18) & (s4 <= 19)  -> 1: (s5d2' = 4);
[] s5d2 = 4 -> 1: (s5d2' = 5);
[] s5d2 = 5 -> 0.5: (s5d2' = 6) + 0.5: (s5d2' = 8);
[] s5d2 = 6 -> 1: (s5d2' = 7);
[] s5d2 = 7 & (s3 >= 24) & (s3 <= 25) -> 1: (s5d2' = 8);
[] s5d2 = 8 -> 1: (s5d2' = 9);
[] s5d2 = 9 -> 1: (s5d2' = 10);
[] s5d2 = 10 -> 0.6: (s5d2' = 1) + 0.4: (s5d2' = 12);
[] s5d2 = 11 -> 1: (s5d2' = 13);
[] s5d2 = 12 -> 1: (s5d2' = 15);
[] s5d2 = 13-> 1: (s5d2' = 14);
[] s2d = 14 -> 1: (s5d2' = 15);
endmodule


// diagram 6
module M6
s6 : [0..25] init 1;

[] s6 = 1 -> 1: (s6' = 2);
[] s6 = 2 -> 1: (s6' = 3);
[] s6 = 3 -> 1: (s6' = 4);
[] s6 = 4 -> 1: (s6' = 5);
[] s6 = 5 -> 1: (s6' = 6);
[] s6 = 6 -> 1: (s6' = 7);
[] s6 = 7 -> 1: (s6' = 8);
[] s6 = 8 -> 1: (s6' = 9);
[] s6 = 9 -> 0.5: (s6' = 10) + 0.5: (s6' = 11);
[] s6 = 10 -> 1: (s6' = 12);
[] s6 = 11 -> 1: (s6' = 13);
[] s6 = 12 -> 1: (s6' = 13);
[] s6 = 13 -> 1: (s6' = 14);
[] s6 = 14 -> 1: (s6' = 15);
[] s6 = 15 -> 0.5: (s6' = 16) + 0.5: (s6' = 19);
[] s6 = 16 -> 1: (s6' = 17);
[] s6 = 17 -> 1: (s6' = 18);
[] s6 = 18 & (s7 >= 15) & (s7 <= 19) -> 1: (s6' = 19);
[] s6 = 19 -> 1: (s6' = 20);
[] s6 = 20 & (s6 >=0) -> 1: (s6' = 21);
[] s6 = 21 -> 1: (s6' = 22);
[] s6 = 22 -> 0.5: (s6' = 23) + 0.5: (s6' = 21);
[] s6 = 23 -> 1: (s6' = 24);
[] s6 = 24 -> 1: (s6' = 25);
endmodule


// diagram 7
module M7
s7 : [0..19] init 1;

[] s7 = 1 -> 1: (s7' = 2);
[] s7 = 2 -> 1: (s7' = 3);
[] s7 = 3 -> 1: (s7' = 4);
[] s7 = 4 -> 1: (s7' = 5);
[] s7 = 5 -> 1: (s7' = 6);
[] s7 = 6 -> 1: (s7' = 7);
[] s7 = 7 & (s6 >= 14) & (s6 <= 25) & (s9 >= 11) & (s9 <= 20) & (s10 >= 11) & (s10 <= 20) & (s11 >= 11) & (s11 <= 20) -> 1: (s7' = 8);
[] s7 = 8 -> 1: (s7' = 9);
[] s7 = 9 -> 1: (s7' = 10);
[] s7 = 10 -> 0.5: (s7' = 11) + 0.5: (s7' = 12);
[] s7 = 11 -> 1: (s7' = 13);
[] s7 = 12 -> 1: (s7' = 17);
[] s7 = 13 -> 1: (s7' = 14);
[] s7 = 14 -> 1: (s7' = 15);
[] s7 = 15 & (s9 >= 19) & (s9 <= 20) & (s10 >= 19) & (s10 <= 20) & (s11 >= 19) & (s11 <= 20) -> 1: (s7' = 16);
[] s7 = 16 -> 1: (s7' = 17);
[] s7 = 17 -> 1: (s7' = 18);
[] s7 = 18 -> 1: (s7' = 19);
endmodule


// diagram 8
module M8
s8 : [0..25] init 1;

[] s8 = 1 -> 1: (s8' = 2);
[] s8 = 2 -> 1: (s8' = 3);
[] s8 = 3 -> 1: (s8' = 4);
[] s8 = 4 -> 1: (s8' = 5);
[] s8 = 5 -> 1: (s8' = 6);
[] s8 = 6 -> 1: (s8' = 7);
[] s8 = 7 & (s12 >= 7) & (s12 <= 24) & (s13 >= 7) & (s13 <= 24) & (s14 >= 9) & (s14 <= 19) & (s15 >= 7) & (s15 <= 24) -> 1: (s8' = 8);
[] s8 = 8 -> 1: (s8' = 9);
[] s8 = 9 -> 0.5: (s8' = 10) + 0.5: (s8' = 11);
[] s8 = 10 -> 1: (s8' = 12);
[] s8 = 11 -> 1: (s8' = 13);
[] s8 = 12 -> 1: (s8' = 13);
[] s8 = 13 -> 1: (s8' = 14);
[] s8 = 14 -> 1: (s8' = 15);
[] s8 = 15 -> 0.5: (s8' = 16) + 0.5: (s8' = 19);
[] s8 = 16 -> 1: (s8' = 17);
[] s8 = 17 -> 1: (s8' = 18);
[] s8 = 18 & (s12 >= 23) & (s12 <= 24) & (s13 >= 23) & (s13 <= 24) & (s14 >= 18) & (s14 <= 19) & (s15 >= 23) & (s15 <= 24) -> 1: (s8' = 19);
[] s8 = 19 -> 1: (s8' = 20);
[] s8 = 20 -> 1: (s8' = 21);
[] s8 = 21 -> 1: (s8' = 22);
[] s8 = 22 -> 0.5: (s8' = 23) + 0.5: (s8' = 21);
[] s8 = 23 -> 1: (s8' = 24);
[] s8 = 24 -> 1: (s8' = 25);
endmodule


// diagram 9
module M9
s9 : [0..20] init 1;

[] s9 = 1 -> 1: (s9' = 2);
[] s9 = 2 -> 1: (s9' = 3);
[] s9 = 3 & (s4 >= 7) & (s4 <= 19) -> 1: (s9' = 4);
[] s9 = 4 -> 1: (s9' = 5);
[] s9 = 5 -> 1: (s9' = 6);
[] s9 = 6 -> 1: (s9' = 7);
[] s9 = 7 -> 0.5: (s9' = 8) + 0.5: (s9' = 9);
[] s9 = 8 -> 1: (s9' = 5);
[] s9 = 9 -> 1: (s9' = 10);
[] s9 = 10 -> 1: (s9' = 11);
[] s9 = 11 -> 1: (s9' = 12);
[] s9 = 12 -> 0.5: (s9' = 13) + 0.5: (s9' = 15);
[] s9 = 13 & (s4 >= 15) & (s4 <= 19) -> 1: (s9' = 14);
[] s9 = 14 -> 1: (s9' = 15);
[] s9 = 15 -> 1: (s9' = 16);
[] s9 = 16 -> 1: (s9' = 17);
[] s9 = 17 -> 0.5: (s9' = 18) + 0.5: (s9' = 16);
[] s9 = 18 -> 1: (s9' = 19);
[] s9 = 19 -> 1: (s9' = 20);
endmodule


// diagram 10
module M10
s10 : [0..20] init 1;

[] s10 = 1 -> 1: (s10' = 2);
[] s10 = 2 -> 1: (s10' = 3);
[] s10 = 3 & (s4 >= 7) & (s4 <= 19) -> 1: (s10' = 4);
[] s10 = 4 -> 1: (s10' = 5);
[] s10 = 5 -> 1: (s10' = 6);
[] s10 = 6 -> 1: (s10' = 7);
[] s10 = 7 -> 0.5: (s10' = 8) + 0.5: (s10' = 9);
[] s10 = 8 -> 1: (s10' = 5);
[] s10 = 9 -> 1: (s10' = 10);
[] s10 = 10 -> 1: (s10' = 11);
[] s10 = 11 -> 1: (s10' = 12);
[] s10 = 12 -> 0.5: (s10' = 13) + 0.5: (s10' = 15);
[] s10 = 13 & (s4 >= 15) & (s4 <= 19) -> 1: (s10' = 14);
[] s10 = 14 -> 1: (s10' = 15);
[] s10 = 15 -> 1: (s10' = 16);
[] s10 = 16 -> 1: (s10' = 17);
[] s10 = 17 -> 0.5: (s10' = 18) + 0.5: (s10' = 16);
[] s10 = 18 -> 1: (s10' = 19);
[] s10 = 19 -> 1: (s10' = 20);
endmodule


// diagram 11
module M11
s11 : [0..20] init 1;

[] s11 = 1 -> 1: (s11' = 2);
[] s11 = 2 -> 1: (s11' = 3);
[] s11 = 3 & (s4 >= 7) & (s4 <= 19) -> 1: (s11' = 4);
[] s11 = 4 -> 1: (s11' = 5);
[] s11 = 5 -> 1: (s11' = 6);
[] s11 = 6 -> 1: (s11' = 7);
[] s11 = 7 -> 0.5: (s11' = 8) + 0.5: (s11' = 9);
[] s11 = 8 -> 1: (s11' = 5);
[] s11 = 9 -> 1: (s11' = 10);
[] s11 = 10 -> 1: (s11' = 11);
[] s11 = 11 -> 1: (s11' = 12);
[] s11 = 12 -> 0.5: (s11' = 13) + 0.5: (s11' = 15);
[] s11 = 13 & (s4 >= 15) & (s4 <= 19) -> 1: (s11' = 14);
[] s11 = 14 -> 1: (s11' = 15);
[] s11 = 15 -> 1: (s11' = 16);
[] s11 = 16 -> 1: (s11' = 17);
[] s11 = 17 -> 0.5: (s11' = 18) + 0.5: (s11' = 16);
[] s11 = 18 -> 1: (s11' = 19);
[] s11 = 19 -> 1: (s11' = 20);
endmodule


// diagram 12
module M12
s12: [0..24] init 1;

[] s12 = 1 -> 1: (s12' = 2);
[] s12 = 2 & (s8 >= 7) & (s8 <= 25) -> 1: (s12' = 3);
[] s12 = 3 -> 1: (s12' = 4);
[] s12 = 4 -> 1: (s12' = 5);
[] s12 = 5 -> 1: (s12' = 6);
[] s12 = 6 -> 1: (s12' = 7);
[] s12 = 7 -> 1: (s12' = 8);
[] s12 = 8 -> 1: (s12' = 9);
[] s12 = 9 -> 1: (s12' = 10);
[] s12 = 10 & (s8 >= 18) & (s8 <= 25) -> 1: (s12' = 11);
[] s12 = 11 -> 1: (s12' = 12);
[] s12 = 12 -> 1: (s12' = 13);
[] s12 = 13 -> 0.25: (s12' = 14) + 0.25: (s12' = 15) + 0.2: (s12' = 16) + 0.3: (s12' = 17);
[] s12 = 14 -> 1: (s12' = 18);
[] s12 = 15 -> 1: (s12' = 19);
[] s12 = 16 -> 1: (s12' = 22);
[] s12 = 17 -> 1: (s12' = 22);
[] s12 = 18 -> 1: (s12' = 20);
[] s12 = 19 -> 1: (s12' = 21);
[] s12 = 20 -> 0.5: (s12' = 14) + 0.5: (s12' = 22);
[] s12 = 21 -> 0.5: (s12' = 15) + 0.5: (s12' = 22);
[] s12 = 22 -> 1: (s12' = 23);
[] s12 = 23 -> 1: (s12' = 24);
endmodule


// diagram 13
module M13
s13: [0..24] init 1;

[] s13 = 1 -> 1: (s13' = 2);
[] s13 = 2 & (s8 >= 7) & (s8 <= 25) -> 1: (s13' = 3);
[] s13 = 3 -> 1: (s13' = 4);
[] s13 = 4 -> 1: (s13' = 5);
[] s13 = 5 -> 1: (s13' = 6);
[] s13 = 6 -> 1: (s13' = 7);
[] s13 = 7 -> 1: (s13' = 8);
[] s13 = 8 -> 1: (s13' = 9);
[] s13 = 9 -> 1: (s13' = 10);
[] s13 = 10 & (s8 >= 18) & (s8 <= 25) -> 1: (s13' = 11);
[] s13 = 11 -> 1: (s13' = 12);
[] s13 = 12 -> 1: (s13' = 13);
[] s13 = 13 -> 0.25: (s13' = 14) + 0.25: (s13' = 15) + 0.2: (s13' = 16) + 0.3: (s13' = 17);
[] s13 = 14 -> 1: (s13' = 18);
[] s13 = 15 -> 1: (s13' = 19);
[] s13 = 16 -> 1: (s13' = 22);
[] s13 = 17 -> 1: (s13' = 22);
[] s13 = 18 -> 1: (s13' = 20);
[] s13 = 19 -> 1: (s13' = 21);
[] s13 = 20 -> 0.5: (s13' = 14) + 0.5: (s13' = 22);
[] s13 = 21 -> 0.5: (s13' = 15) + 0.5: (s13' = 22);
[] s13 = 22 -> 1: (s13' = 23);
[] s13 = 23 -> 1: (s13' = 24);
endmodule


// diagram 14
module M14
s14: [0..19] init 1;

[] s14 = 1 -> 1: (s14' = 2);
[] s14 = 2 & (s8 >= 7) & (s8 <= 25) -> 1: (s14' = 3);
[] s14 = 3 -> 1: (s14' = 4);
[] s14 = 4 -> 1: (s14' = 5);
[] s14 = 5 -> 0.5: (s14' = 6) + 0.5: (s14' = 7);
[] s14 = 6 -> 1: (s14' = 8);
[] s14 = 7 -> 1: (s14' = 8);
[] s14 = 8 -> 1: (s14' = 9);
[] s14 = 9 -> 1: (s14' = 10);
[] s14 = 10 -> 1: (s14' = 11);
[] s14 = 11 -> 1: (s14' = 12);
[] s14 = 12 & (s8 >= 18) & (s8 <= 25) -> 1: (s14' = 13);
[] s14 = 13 -> 1: (s14' = 14);
[] s14 = 14 -> 0.5: (s14' = 15) + 0.5: (s14' = 16);
[] s14 = 15 -> 1: (s14' = 17);
[] s14 = 16 -> 1: (s14' = 17);
[] s14 = 17 -> 1: (s14' = 18);
[] s14 = 18 -> 1: (s14' = 19);
endmodule


// diagram 15
module M15
s15: [0..24] init 1;

[] s15 = 1 -> 1: (s15' = 2);
[] s15 = 2 & (s8 >= 7) & (s8 <= 25) -> 1: (s15' = 3);
[] s15 = 3 -> 1: (s15' = 4);
[] s15 = 4 -> 1: (s15' = 5);
[] s15 = 5 -> 1: (s15' = 6);
[] s15 = 6 -> 1: (s15' = 7);
[] s15 = 7 -> 1: (s15' = 8);
[] s15 = 8 -> 1: (s15' = 9);
[] s15 = 9 -> 1: (s15' = 10);
[] s15 = 10 & (s8 >= 18) & (s8 <= 25) -> 1: (s15' = 11);
[] s15 = 11 -> 1: (s15' = 12);
[] s15 = 12 -> 1: (s15' = 13);
[] s15 = 13 -> 0.25: (s15' = 14) + 0.25: (s15' = 15) + 0.2: (s15' = 16) + 0.3: (s15' = 17);
[] s15 = 14 -> 1: (s15' = 18);
[] s15 = 15 -> 1: (s15' = 19);
[] s15 = 16 -> 1: (s15' = 22);
[] s15 = 17 -> 1: (s15' = 22);
[] s15 = 18 -> 1: (s15' = 20);
[] s15 = 19 -> 1: (s15' = 21);
[] s15 = 20 -> 0.5: (s15' = 14) + 0.5: (s15' = 22);
[] s15 = 21 -> 0.5: (s15' = 15) + 0.5: (s15' = 22);
[] s15 = 22 -> 1: (s15' = 23);
[] s15 = 23 -> 1: (s15' = 24);
endmodule


// diagram 16
module M16
s16 : [0..12] init 1;

[] s16 = 1 -> 1: (s16' = 2);
[] s16 = 2 -> 1: (s16' = 3);
[] s16 = 3 -> 1: (s16' = 4);
[] s16 = 4 & (s5d2 >= 2) -> 1: (s16' = 5);
[] s16 = 5 -> 1: (s16' = 6);
[] s16 = 6 -> 0.3: (s16' = 5) + 0.3: (s16' = 7) + 0.4: (s16' = 8);
[] s16 = 7 -> 1: (s16' = 9);
[] s16 = 8 -> 1: (s16' = 9);
[] s16 = 9 & (s5d2 >= 5) -> 1: (s16' = 10);
[] s16 = 10 -> 1: (s16' = 11);
[] s16 = 11 -> 1: (s16' = 12);
endmodule

