// Seed: 1663240
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    output wand id_3
);
  tri  id_5 = 1'b0;
  wire id_6;
  wire id_7;
  assign module_1.id_4 = 0;
  wire id_8, id_9, id_10;
  always return id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input logic id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wand id_7,
    input wor id_8,
    output supply0 id_9,
    output wire id_10,
    input wor id_11,
    output logic id_12
);
  always begin : LABEL_0
    id_12 = id_2;
    id_12 <= 1;
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_7
  );
endmodule
