Power Analyzer report for LAB3
Mon Feb 20 15:40:57 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Operating Conditions Used
  6. Thermal Power Dissipation by Block
  7. Thermal Power Dissipation by Block Type
  8. Thermal Power Dissipation by Hierarchy
  9. Core Dynamic Thermal Power Dissipation by Clock Domain
 10. Current Drawn from Voltage Supplies Summary
 11. VCCIO Supply Current Drawn by I/O Bank
 12. VCCIO Supply Current Drawn by Voltage
 13. Confidence Metric Details
 14. Signal Activities
 15. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   2.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Mon Feb 20 15:40:57 2023            ;
; Quartus Prime Version                  ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition      ;
; Revision Name                          ; LAB3                                             ;
; Top-level Entity Name                  ; adder_toplevel                                   ;
; Family                                 ; MAX 10                                           ;
; Device                                 ; 10M50DAF484C7G                                   ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 105.59 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 1.71 mW                                          ;
; Core Static Thermal Power Dissipation  ; 89.97 mW                                         ;
; I/O Thermal Power Dissipation          ; 13.90 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+-------------------------------------------------------------------------+
; Operating Conditions Used                                               ;
+---------------------------------------------+---------------------------+
; Setting                                     ; Value                     ;
+---------------------------------------------+---------------------------+
; Device power characteristics                ; Typical                   ;
;                                             ;                           ;
; Voltages                                    ;                           ;
;     VCC                                     ; 1.20 V                    ;
;     VCCA                                    ; 2.50 V                    ;
;     VCCD_PLL                                ; 1.20 V                    ;
;     VCCINT                                  ; 1.20 V                    ;
;     VCCA_ADC                                ; 2.50 V                    ;
;     2.5 V I/O Standard                      ; 2.5 V                     ;
;     2.5 V Schmitt Trigger I/O Standard      ; 2.5 V                     ;
;                                             ;                           ;
; Auto computed junction temperature          ; 25.9 degrees Celsius      ;
;     Ambient temperature                     ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance     ; 4.70 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance ; 3.50 degrees Celsius/Watt ;
;                                             ;                           ;
; Board model used                            ; None                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                            ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type          ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Combinational cell  ; 0.24 mW                           ; 0.10 mW                     ; --                             ; 0.15 mW                       ;    4.246                                                  ;
; Clock control block ; 1.11 mW                           ; 0.00 mW                     ; --                             ; 1.11 mW                       ;  100.000                                                  ;
; Register cell       ; 0.17 mW                           ; 0.14 mW                     ; --                             ; 0.03 mW                       ;    6.250                                                  ;
; I/O                 ; 5.64 mW                           ; 5.13 mW                     ; 0.33 mW                        ; 0.17 mW                       ;    5.570                                                  ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                              ;
+-------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------+
; Compilation Hierarchy Node          ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                          ;
+-------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------+
; |adder_toplevel                     ; 7.17 mW (6.75 mW)                    ; 5.37 mW (5.13 mW)               ; 0.33 mW (0.33 mW)                 ; 1.47 mW (1.29 mW)                 ; |adder_toplevel                                                              ;
;     |HexDriver:AHex0                ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |adder_toplevel|HexDriver:AHex0                                              ;
;     |HexDriver:AHex1                ; 0.04 mW (0.04 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |adder_toplevel|HexDriver:AHex1                                              ;
;     |HexDriver:BHex0                ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |adder_toplevel|HexDriver:BHex0                                              ;
;     |HexDriver:BHex1                ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |adder_toplevel|HexDriver:BHex1                                              ;
;     |HexDriver:BHex2                ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |adder_toplevel|HexDriver:BHex2                                              ;
;     |HexDriver:BHex3                ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |adder_toplevel|HexDriver:BHex3                                              ;
;     |select_adder:adders            ; 0.07 mW (0.00 mW)                    ; 0.03 mW (0.00 mW)               ; --                                ; 0.04 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders                                          ;
;         |CRA_4bit:add1              ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|CRA_4bit:add1                            ;
;             |full_adder:fa1         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|CRA_4bit:add1|full_adder:fa1             ;
;             |full_adder:fa2         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|CRA_4bit:add1|full_adder:fa2             ;
;             |full_adder:fa3         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|CRA_4bit:add1|full_adder:fa3             ;
;             |full_adder:fa4         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|CRA_4bit:add1|full_adder:fa4             ;
;         |addr_mux:am1               ; 0.04 mW (0.01 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.03 mW (0.01 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1                             ;
;             |CRA_4bit:if0           ; 0.01 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1|CRA_4bit:if0                ;
;                 |full_adder:fa2     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1|CRA_4bit:if0|full_adder:fa2 ;
;                 |full_adder:fa3     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1|CRA_4bit:if0|full_adder:fa3 ;
;             |CRA_4bit:if1           ; 0.03 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1|CRA_4bit:if1                ;
;                 |full_adder:fa2     ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1|CRA_4bit:if1|full_adder:fa2 ;
;                 |full_adder:fa3     ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1|CRA_4bit:if1|full_adder:fa3 ;
;                 |full_adder:fa4     ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1|CRA_4bit:if1|full_adder:fa4 ;
;             |mux_2:selector         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am1|mux_2:selector              ;
;         |addr_mux:am2               ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am2                             ;
;             |CRA_4bit:if0           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am2|CRA_4bit:if0                ;
;                 |full_adder:fa2     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am2|CRA_4bit:if0|full_adder:fa2 ;
;             |CRA_4bit:if1           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am2|CRA_4bit:if1                ;
;                 |full_adder:fa2     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am2|CRA_4bit:if1|full_adder:fa2 ;
;             |mux_2:selector         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am2|mux_2:selector              ;
;         |addr_mux:am3               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am3                             ;
;             |CRA_4bit:if0           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am3|CRA_4bit:if0                ;
;             |CRA_4bit:if1           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am3|CRA_4bit:if1                ;
;                 |full_adder:fa2     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am3|CRA_4bit:if1|full_adder:fa2 ;
;                 |full_adder:fa3     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am3|CRA_4bit:if1|full_adder:fa3 ;
;                 |full_adder:fa4     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|select_adder:adders|addr_mux:am3|CRA_4bit:if1|full_adder:fa4 ;
;     |hard_block:auto_generated_inst ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|hard_block:auto_generated_inst                               ;
;     |reg_17:reg_unit                ; 0.15 mW (0.15 mW)                    ; 0.12 mW (0.12 mW)               ; --                                ; 0.03 mW (0.03 mW)                 ; |adder_toplevel|reg_17:reg_unit                                              ;
;     |control:run_once               ; 0.04 mW (0.04 mW)                    ; 0.03 mW (0.03 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |adder_toplevel|control:run_once                                             ;
+-------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+--------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain             ;
+-----------------+-----------------------+--------------------------+
; Clock Domain    ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+-----------------+-----------------------+--------------------------+
; Clk             ; 50.00                 ; 1.63                     ;
; No clock domain ; 0.00                  ; 0.08                     ;
+-----------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCC            ; 13.33 mA                ; 1.56 mA                   ; 11.78 mA                 ; 13.33 mA                         ;
; VCCIO          ; 5.55 mA                 ; 1.97 mA                   ; 3.58 mA                  ; 5.55 mA                          ;
; VCCA           ; 25.80 mA                ; 0.00 mA                   ; 25.80 mA                 ; 25.80 mA                         ;
; VCCD_PLL       ; 9.25 mA                 ; 0.00 mA                   ; 9.25 mA                  ; 9.25 mA                          ;
; VCCINT         ; 0.21 mA                 ; 0.00 mA                   ; 0.21 mA                  ; 0.21 mA                          ;
; VCCA_ADC       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1A       ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
; 1B       ; 2.5V          ; 0.39 mA             ; 0.00 mA               ; 0.39 mA              ;
; 2        ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
; 3        ; 2.5V          ; 0.43 mA             ; 0.05 mA               ; 0.38 mA              ;
; 4        ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
; 5        ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
; 6        ; 2.5V          ; 1.07 mA             ; 0.62 mA               ; 0.45 mA              ;
; 7        ; 2.5V          ; 1.78 mA             ; 1.30 mA               ; 0.48 mA              ;
; 8        ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 5.55 mA                 ; 1.97 mA                   ; 3.58 mA                  ; 5.55 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                       ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+
; Data Source                                                                            ; Total       ; Pin        ; Registered  ; Combinational ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+
; Simulation (from file)                                                                 ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)    ; 0 (0.0%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Node, entity or clock assignment                                                       ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 2 (0.8%)    ; 1 (1.4%)   ; 0 (0.0%)    ; 1 (0.6%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 2 (0.8%)    ; 1 (1.4%)   ; 0 (0.0%)    ; 1 (0.6%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Vectorless estimation                                                                  ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 228 (91.9%) ; 55 (74.3%) ; 20 (100.0%) ; 153 (99.4%)   ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 17 (6.9%)   ; 8 (10.8%)  ; 0 (0.0%)    ; 9 (5.8%)      ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 228 (91.9%) ; 55 (74.3%) ; 20 (100.0%) ; 153 (99.4%)   ;
;                                                                                        ;             ;            ;             ;               ;
; Default assignment                                                                     ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 11 (4.4%)   ; 11 (14.9%) ; 0 (0.0%)    ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 18 (7.3%)   ; 18 (24.3%) ; 0 (0.0%)    ; 0 (0.0%)      ;
;                                                                                        ;             ;            ;             ;               ;
; Assumed 0                                                                              ;             ;            ;             ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 7 (2.8%)    ; 7 (9.5%)   ; 0 (0.0%)    ; 0 (0.0%)      ;
+----------------------------------------------------------------------------------------+-------------+------------+-------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 20 15:40:55 2023
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off LAB3 -c LAB3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'LAB3.out.sdc'
Warning (332070): Port "Reset_Clear" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "Reset_Clear" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "Run_Accumulate" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "Run_Accumulate" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[0]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[0]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[1]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[1]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[2]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[2]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[3]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[3]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[4]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[4]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[5]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[5]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[6]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[6]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[7]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[7]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[8]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[8]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "SW[9]" relative to the rising edge of clock "Clk" does not specify a max-fall input delay
Warning (332070): Port "SW[9]" relative to the rising edge of clock "Clk" does not specify a min-fall input delay
Warning (332070): Port "Cout" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "Cout" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX0[0]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX0[0]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX0[1]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX0[1]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX0[2]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX0[2]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX0[3]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX0[3]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX0[4]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX0[4]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX0[5]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX0[5]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX0[6]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX0[6]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX1[0]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX1[0]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX1[1]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX1[1]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX1[2]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX1[2]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX1[3]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX1[3]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX1[4]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX1[4]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX1[5]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX1[5]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX1[6]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX1[6]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX2[0]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX2[0]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX2[1]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX2[1]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX2[2]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX2[2]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX2[3]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX2[3]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX2[4]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX2[4]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX2[5]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX2[5]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX2[6]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX2[6]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX3[0]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX3[0]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX3[1]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX3[1]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX3[2]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX3[2]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX3[3]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX3[3]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX3[4]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX3[4]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX3[5]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX3[5]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX3[6]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX3[6]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX4[0]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX4[0]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX4[1]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX4[1]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX4[2]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX4[2]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX4[3]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX4[3]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX4[4]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX4[4]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX4[5]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX4[5]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX4[6]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX4[6]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX5[0]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX5[0]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX5[1]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX5[1]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX5[2]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX5[2]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX5[3]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX5[3]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX5[4]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX5[4]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX5[5]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX5[5]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "HEX5[6]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "HEX5[6]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[0]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[0]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[1]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[1]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[2]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[2]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[3]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[3]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[4]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[4]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[5]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[5]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[6]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[6]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[7]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[7]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[8]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[8]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Warning (332070): Port "LED[9]" relative to the rising edge of clock "Clk" does not specify a max-fall output delay
Warning (332070): Port "LED[9]" relative to the rising edge of clock "Clk" does not specify a min-fall output delay
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 5.538 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 105.59 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Mon Feb 20 15:40:57 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


