

================================================================
== Vitis HLS Report for 'radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2'
================================================================
* Date:           Mon Apr 17 11:21:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_2  |        1|        1|         2|          1|          1|     1|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       78|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       45|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|       45|      123|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bucket2_U  |radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2_bucket2_RAM_AUTbkb  |        1|  0|   0|    0|   400|   32|     1|        12800|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                                  |        1|  0|   0|    0|   400|   32|     1|        12800|
    +-----------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_133_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln143_fu_147_p2   |         +|   0|  0|  40|          33|           1|
    |icmp_ln140_fu_124_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  78|          75|          44|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_m2_phi_fu_100_p4  |   9|          2|    1|          2|
    |k_fu_44                      |   9|          2|   33|         66|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  45|         10|   37|         74|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |icmp_ln140_reg_179       |   1|   0|    1|          0|
    |k_fu_44                  |  33|   0|   33|          0|
    |m2_reg_96                |   1|   0|    1|          0|
    |trunc_ln142_reg_188      |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2|  return value|
|sext_ln140            |   in|   32|     ap_none|                                                     sext_ln140|        scalar|
|add_ln140             |   in|   32|     ap_none|                                                      add_ln140|        scalar|
|phi_mul               |   in|    9|     ap_none|                                                        phi_mul|        scalar|
|sorted_data_address0  |  out|    6|   ap_memory|                                                    sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|                                                    sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|                                                    sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|                                                    sorted_data|         array|
+----------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %phi_mul"   --->   Operation 6 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln140_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln140"   --->   Operation 7 'read' 'add_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln140_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln140"   --->   Operation 8 'read' 'sext_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln140_cast = sext i32 %sext_ln140_read"   --->   Operation 9 'sext' 'sext_ln140_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%bucket2 = alloca i64 1" [sort_seperate_bucket/radix_sort.c:118]   --->   Operation 11 'alloca' 'bucket2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i33 %sext_ln140_cast, i33 %k"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%m2 = phi i1 1, void %for.inc42.split, i1 0, void %newFuncRoot"   --->   Operation 14 'phi' 'm2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k_1 = load i33 %k" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 15 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i33 %k_1" [sort_seperate_bucket/radix_sort.c:140]   --->   Operation 18 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.80ns)   --->   "%icmp_ln140 = icmp_eq  i32 %trunc_ln140, i32 %add_ln140_read" [sort_seperate_bucket/radix_sort.c:140]   --->   Operation 19 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.inc42.split, void %for.inc45.loopexit.exitStub" [sort_seperate_bucket/radix_sort.c:140]   --->   Operation 20 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i1 %m2" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 21 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.90ns)   --->   "%add_ln142 = add i9 %phi_mul_read, i9 %zext_ln142_1" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 22 'add' 'add_ln142' <Predicate = (!icmp_ln140)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i9 %add_ln142" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 23 'zext' 'zext_ln142_2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bucket2_addr = getelementptr i32 %bucket2, i64 0, i64 %zext_ln142_2" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 24 'getelementptr' 'bucket2_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.29ns)   --->   "%bucket2_load = load i9 %bucket2_addr" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 25 'load' 'bucket2_load' <Predicate = (!icmp_ln140)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i33 %k_1" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 26 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.14ns)   --->   "%add_ln143 = add i33 %k_1, i33 1" [sort_seperate_bucket/radix_sort.c:143]   --->   Operation 27 'add' 'add_ln143' <Predicate = (!icmp_ln140)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln140 = store i33 %add_ln143, i33 %k" [sort_seperate_bucket/radix_sort.c:140]   --->   Operation 28 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.46>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.inc42" [sort_seperate_bucket/radix_sort.c:140]   --->   Operation 29 'br' 'br_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort_seperate_bucket/radix_sort.c:121]   --->   Operation 30 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.29ns)   --->   "%bucket2_load = load i9 %bucket2_addr" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 31 'load' 'bucket2_load' <Predicate = (!icmp_ln140)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i6 %trunc_ln142" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 32 'zext' 'zext_ln142' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln142" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 33 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.29ns)   --->   "%store_ln142 = store i32 %bucket2_load, i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort.c:142]   --->   Operation 34 'store' 'store_ln142' <Predicate = (!icmp_ln140)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 0110]
phi_mul_read          (read             ) [ 0110]
add_ln140_read        (read             ) [ 0110]
sext_ln140_read       (read             ) [ 0000]
sext_ln140_cast       (sext             ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
bucket2               (alloca           ) [ 0110]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0110]
m2                    (phi              ) [ 0110]
k_1                   (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
trunc_ln140           (trunc            ) [ 0000]
icmp_ln140            (icmp             ) [ 0111]
br_ln140              (br               ) [ 0000]
zext_ln142_1          (zext             ) [ 0000]
add_ln142             (add              ) [ 0000]
zext_ln142_2          (zext             ) [ 0000]
bucket2_addr          (getelementptr    ) [ 0101]
trunc_ln142           (trunc            ) [ 0101]
add_ln143             (add              ) [ 0000]
store_ln140           (store            ) [ 0000]
br_ln140              (br               ) [ 0110]
specloopname_ln121    (specloopname     ) [ 0000]
bucket2_load          (load             ) [ 0000]
zext_ln142            (zext             ) [ 0000]
sorted_data_addr      (getelementptr    ) [ 0000]
store_ln142           (store            ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln140">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln140">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln140"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="phi_mul">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sorted_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="k_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="bucket2_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="phi_mul_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="9" slack="0"/>
<pin id="54" dir="0" index="1" bw="9" slack="0"/>
<pin id="55" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln140_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln140_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln140_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln140_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="bucket2_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket2_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket2_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sorted_data_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln142_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="m2_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m2 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="m2_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m2/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln140_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_cast/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="33" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="k_1_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="33" slack="1"/>
<pin id="119" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln140_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="33" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln140_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln142_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln142_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="1"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln142_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln142_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="33" slack="0"/>
<pin id="145" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln143_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="33" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln140_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="33" slack="0"/>
<pin id="155" dir="0" index="1" bw="33" slack="1"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln142_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/3 "/>
</bind>
</comp>

<comp id="162" class="1005" name="k_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="33" slack="0"/>
<pin id="164" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="169" class="1005" name="phi_mul_read_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="1"/>
<pin id="171" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="add_ln140_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln140_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln140 "/>
</bind>
</comp>

<comp id="183" class="1005" name="bucket2_addr_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="1"/>
<pin id="185" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bucket2_addr "/>
</bind>
</comp>

<comp id="188" class="1005" name="trunc_ln142_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="1"/>
<pin id="190" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="76" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="96" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="64" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="100" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="133" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="146"><net_src comp="117" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="117" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="165"><net_src comp="44" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="172"><net_src comp="52" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="177"><net_src comp="58" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="182"><net_src comp="124" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="70" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="191"><net_src comp="143" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {3 }
 - Input state : 
	Port: radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2 : sext_ln140 | {1 }
	Port: radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2 : add_ln140 | {1 }
	Port: radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2 : phi_mul | {1 }
	Port: radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2 : sorted_data | {}
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln140 : 1
		icmp_ln140 : 2
		br_ln140 : 3
		zext_ln142_1 : 1
		add_ln142 : 2
		zext_ln142_2 : 3
		bucket2_addr : 4
		bucket2_load : 5
		trunc_ln142 : 1
		add_ln143 : 1
		store_ln140 : 2
	State 3
		sorted_data_addr : 1
		store_ln142 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln142_fu_133      |    0    |    16   |
|          |      add_ln143_fu_147      |    0    |    40   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln140_fu_124     |    0    |    20   |
|----------|----------------------------|---------|---------|
|          |   phi_mul_read_read_fu_52  |    0    |    0    |
|   read   |  add_ln140_read_read_fu_58 |    0    |    0    |
|          | sext_ln140_read_read_fu_64 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln140_cast_fu_108   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln140_fu_120     |    0    |    0    |
|          |     trunc_ln142_fu_143     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln142_1_fu_129    |    0    |    0    |
|   zext   |     zext_ln142_2_fu_138    |    0    |    0    |
|          |      zext_ln142_fu_158     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    76   |
|----------|----------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|bucket2|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|add_ln140_read_reg_174|   32   |
| bucket2_addr_reg_183 |    9   |
|  icmp_ln140_reg_179  |    1   |
|       k_reg_162      |   33   |
|       m2_reg_96      |    1   |
| phi_mul_read_reg_169 |    9   |
|  trunc_ln142_reg_188 |    6   |
+----------------------+--------+
|         Total        |   91   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   76   |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   91   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   91   |   85   |    0   |
+-----------+--------+--------+--------+--------+--------+
