+++
title = "rand and randc"
author = ["Kiran"]
date = 2024-10-15T12:34:00-04:00
tags = ["sv"]
draft = false
css = "../../zcustom.css"
+++

[Source](https://github.com/24x7fpga/SystemVerilog_Verification/blob/main/sv_verification/rand_randc/tb_rand_randc.sv) -- [SV Verification Directory]({{< relref "2024_06_27_16_53_00_sv_verification_directory.md" >}})

The `rand` and `randc` keywords are used to randomize class objects.


## rand {#rand}

-   Calling `rand` method provides uniformly distributed values.


### Example {#example}

```verilog
rand bit [3:0] a;
```


## randc {#randc}

-   The `randc` method generates random values in a cyclic manner, ensuring that all possible values are used before any value repeats.


### Example {#example}

```verilog
randc bit [3:0] b;
```
