`timescale 1ns / 1ps
module tb(

    );
    reg [2:0]a;
    wire [7:0]out;
    reg clk;
    DAY31DECODER8x3 DUT(a,out);
    always #5 clk=~clk;
    initial begin
    #5 clk=1'b0;
    #10 a=3'b010;
    #10 a=3'b011;
    #10 a=3'b100;
    #10 a=3'b001;
    #10 $finish;
    end
    initial begin
    $dumpfile("DAY31DECODER8x3.vcd");
    $dumpvars(0,tb);
    $monitor($time,"a:%b,out:%b",a,out);
    end
endmodule
