
teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08005978  08005978  00015978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a5c  08005a5c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005a5c  08005a5c  00015a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a64  08005a64  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a64  08005a64  00015a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a68  08005a68  00015a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005a6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000040f8  20000074  08005ae0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000416c  08005ae0  0002416c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000111ba  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000291e  00000000  00000000  0003125e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d70  00000000  00000000  00033b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c38  00000000  00000000  000348f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000227ba  00000000  00000000  00035528  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b7a0  00000000  00000000  00057ce2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cff82  00000000  00000000  00063482  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00133404  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003954  00000000  00000000  00133480  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005960 	.word	0x08005960

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08005960 	.word	0x08005960

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002b4:	f000 b972 	b.w	800059c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	4688      	mov	r8, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14b      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4615      	mov	r5, r2
 80002e2:	d967      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0720 	rsb	r7, r2, #32
 80002ee:	fa01 f302 	lsl.w	r3, r1, r2
 80002f2:	fa20 f707 	lsr.w	r7, r0, r7
 80002f6:	4095      	lsls	r5, r2
 80002f8:	ea47 0803 	orr.w	r8, r7, r3
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbb8 f7fe 	udiv	r7, r8, lr
 8000308:	fa1f fc85 	uxth.w	ip, r5
 800030c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000310:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000314:	fb07 f10c 	mul.w	r1, r7, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000322:	f080 811b 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8118 	bls.w	800055c <__udivmoddi4+0x28c>
 800032c:	3f02      	subs	r7, #2
 800032e:	442b      	add	r3, r5
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0fe 	udiv	r0, r3, lr
 8000338:	fb0e 3310 	mls	r3, lr, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fc0c 	mul.w	ip, r0, ip
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	192c      	adds	r4, r5, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800034e:	f080 8107 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8104 	bls.w	8000560 <__udivmoddi4+0x290>
 8000358:	3802      	subs	r0, #2
 800035a:	442c      	add	r4, r5
 800035c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	2700      	movs	r7, #0
 8000366:	b11e      	cbz	r6, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c6 4300 	strd	r4, r3, [r6]
 8000370:	4639      	mov	r1, r7
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0xbe>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80eb 	beq.w	8000556 <__udivmoddi4+0x286>
 8000380:	2700      	movs	r7, #0
 8000382:	e9c6 0100 	strd	r0, r1, [r6]
 8000386:	4638      	mov	r0, r7
 8000388:	4639      	mov	r1, r7
 800038a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038e:	fab3 f783 	clz	r7, r3
 8000392:	2f00      	cmp	r7, #0
 8000394:	d147      	bne.n	8000426 <__udivmoddi4+0x156>
 8000396:	428b      	cmp	r3, r1
 8000398:	d302      	bcc.n	80003a0 <__udivmoddi4+0xd0>
 800039a:	4282      	cmp	r2, r0
 800039c:	f200 80fa 	bhi.w	8000594 <__udivmoddi4+0x2c4>
 80003a0:	1a84      	subs	r4, r0, r2
 80003a2:	eb61 0303 	sbc.w	r3, r1, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	4698      	mov	r8, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d0e0      	beq.n	8000370 <__udivmoddi4+0xa0>
 80003ae:	e9c6 4800 	strd	r4, r8, [r6]
 80003b2:	e7dd      	b.n	8000370 <__udivmoddi4+0xa0>
 80003b4:	b902      	cbnz	r2, 80003b8 <__udivmoddi4+0xe8>
 80003b6:	deff      	udf	#255	; 0xff
 80003b8:	fab2 f282 	clz	r2, r2
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f040 808f 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c2:	1b49      	subs	r1, r1, r5
 80003c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003c8:	fa1f f885 	uxth.w	r8, r5
 80003cc:	2701      	movs	r7, #1
 80003ce:	fbb1 fcfe 	udiv	ip, r1, lr
 80003d2:	0c23      	lsrs	r3, r4, #16
 80003d4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003dc:	fb08 f10c 	mul.w	r1, r8, ip
 80003e0:	4299      	cmp	r1, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e4:	18eb      	adds	r3, r5, r3
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4299      	cmp	r1, r3
 80003ee:	f200 80cd 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1a59      	subs	r1, r3, r1
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000400:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x14c>
 800040c:	192c      	adds	r4, r5, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x14a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80b6 	bhi.w	8000586 <__udivmoddi4+0x2b6>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e79f      	b.n	8000366 <__udivmoddi4+0x96>
 8000426:	f1c7 0c20 	rsb	ip, r7, #32
 800042a:	40bb      	lsls	r3, r7
 800042c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000430:	ea4e 0e03 	orr.w	lr, lr, r3
 8000434:	fa01 f407 	lsl.w	r4, r1, r7
 8000438:	fa20 f50c 	lsr.w	r5, r0, ip
 800043c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000440:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000444:	4325      	orrs	r5, r4
 8000446:	fbb3 f9f8 	udiv	r9, r3, r8
 800044a:	0c2c      	lsrs	r4, r5, #16
 800044c:	fb08 3319 	mls	r3, r8, r9, r3
 8000450:	fa1f fa8e 	uxth.w	sl, lr
 8000454:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000458:	fb09 f40a 	mul.w	r4, r9, sl
 800045c:	429c      	cmp	r4, r3
 800045e:	fa02 f207 	lsl.w	r2, r2, r7
 8000462:	fa00 f107 	lsl.w	r1, r0, r7
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1e 0303 	adds.w	r3, lr, r3
 800046c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000470:	f080 8087 	bcs.w	8000582 <__udivmoddi4+0x2b2>
 8000474:	429c      	cmp	r4, r3
 8000476:	f240 8084 	bls.w	8000582 <__udivmoddi4+0x2b2>
 800047a:	f1a9 0902 	sub.w	r9, r9, #2
 800047e:	4473      	add	r3, lr
 8000480:	1b1b      	subs	r3, r3, r4
 8000482:	b2ad      	uxth	r5, r5
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3310 	mls	r3, r8, r0, r3
 800048c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000490:	fb00 fa0a 	mul.w	sl, r0, sl
 8000494:	45a2      	cmp	sl, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1e 0404 	adds.w	r4, lr, r4
 800049c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004a0:	d26b      	bcs.n	800057a <__udivmoddi4+0x2aa>
 80004a2:	45a2      	cmp	sl, r4
 80004a4:	d969      	bls.n	800057a <__udivmoddi4+0x2aa>
 80004a6:	3802      	subs	r0, #2
 80004a8:	4474      	add	r4, lr
 80004aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ae:	fba0 8902 	umull	r8, r9, r0, r2
 80004b2:	eba4 040a 	sub.w	r4, r4, sl
 80004b6:	454c      	cmp	r4, r9
 80004b8:	46c2      	mov	sl, r8
 80004ba:	464b      	mov	r3, r9
 80004bc:	d354      	bcc.n	8000568 <__udivmoddi4+0x298>
 80004be:	d051      	beq.n	8000564 <__udivmoddi4+0x294>
 80004c0:	2e00      	cmp	r6, #0
 80004c2:	d069      	beq.n	8000598 <__udivmoddi4+0x2c8>
 80004c4:	ebb1 050a 	subs.w	r5, r1, sl
 80004c8:	eb64 0403 	sbc.w	r4, r4, r3
 80004cc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004d0:	40fd      	lsrs	r5, r7
 80004d2:	40fc      	lsrs	r4, r7
 80004d4:	ea4c 0505 	orr.w	r5, ip, r5
 80004d8:	e9c6 5400 	strd	r5, r4, [r6]
 80004dc:	2700      	movs	r7, #0
 80004de:	e747      	b.n	8000370 <__udivmoddi4+0xa0>
 80004e0:	f1c2 0320 	rsb	r3, r2, #32
 80004e4:	fa20 f703 	lsr.w	r7, r0, r3
 80004e8:	4095      	lsls	r5, r2
 80004ea:	fa01 f002 	lsl.w	r0, r1, r2
 80004ee:	fa21 f303 	lsr.w	r3, r1, r3
 80004f2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004f6:	4338      	orrs	r0, r7
 80004f8:	0c01      	lsrs	r1, r0, #16
 80004fa:	fbb3 f7fe 	udiv	r7, r3, lr
 80004fe:	fa1f f885 	uxth.w	r8, r5
 8000502:	fb0e 3317 	mls	r3, lr, r7, r3
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb07 f308 	mul.w	r3, r7, r8
 800050e:	428b      	cmp	r3, r1
 8000510:	fa04 f402 	lsl.w	r4, r4, r2
 8000514:	d907      	bls.n	8000526 <__udivmoddi4+0x256>
 8000516:	1869      	adds	r1, r5, r1
 8000518:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800051c:	d22f      	bcs.n	800057e <__udivmoddi4+0x2ae>
 800051e:	428b      	cmp	r3, r1
 8000520:	d92d      	bls.n	800057e <__udivmoddi4+0x2ae>
 8000522:	3f02      	subs	r7, #2
 8000524:	4429      	add	r1, r5
 8000526:	1acb      	subs	r3, r1, r3
 8000528:	b281      	uxth	r1, r0
 800052a:	fbb3 f0fe 	udiv	r0, r3, lr
 800052e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000532:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000536:	fb00 f308 	mul.w	r3, r0, r8
 800053a:	428b      	cmp	r3, r1
 800053c:	d907      	bls.n	800054e <__udivmoddi4+0x27e>
 800053e:	1869      	adds	r1, r5, r1
 8000540:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000544:	d217      	bcs.n	8000576 <__udivmoddi4+0x2a6>
 8000546:	428b      	cmp	r3, r1
 8000548:	d915      	bls.n	8000576 <__udivmoddi4+0x2a6>
 800054a:	3802      	subs	r0, #2
 800054c:	4429      	add	r1, r5
 800054e:	1ac9      	subs	r1, r1, r3
 8000550:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000554:	e73b      	b.n	80003ce <__udivmoddi4+0xfe>
 8000556:	4637      	mov	r7, r6
 8000558:	4630      	mov	r0, r6
 800055a:	e709      	b.n	8000370 <__udivmoddi4+0xa0>
 800055c:	4607      	mov	r7, r0
 800055e:	e6e7      	b.n	8000330 <__udivmoddi4+0x60>
 8000560:	4618      	mov	r0, r3
 8000562:	e6fb      	b.n	800035c <__udivmoddi4+0x8c>
 8000564:	4541      	cmp	r1, r8
 8000566:	d2ab      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 8000568:	ebb8 0a02 	subs.w	sl, r8, r2
 800056c:	eb69 020e 	sbc.w	r2, r9, lr
 8000570:	3801      	subs	r0, #1
 8000572:	4613      	mov	r3, r2
 8000574:	e7a4      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000576:	4660      	mov	r0, ip
 8000578:	e7e9      	b.n	800054e <__udivmoddi4+0x27e>
 800057a:	4618      	mov	r0, r3
 800057c:	e795      	b.n	80004aa <__udivmoddi4+0x1da>
 800057e:	4667      	mov	r7, ip
 8000580:	e7d1      	b.n	8000526 <__udivmoddi4+0x256>
 8000582:	4681      	mov	r9, r0
 8000584:	e77c      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000586:	3802      	subs	r0, #2
 8000588:	442c      	add	r4, r5
 800058a:	e747      	b.n	800041c <__udivmoddi4+0x14c>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	442b      	add	r3, r5
 8000592:	e72f      	b.n	80003f4 <__udivmoddi4+0x124>
 8000594:	4638      	mov	r0, r7
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xda>
 8000598:	4637      	mov	r7, r6
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0xa0>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	4a07      	ldr	r2, [pc, #28]	; (80005cc <vApplicationGetIdleTaskMemory+0x2c>)
 80005b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	4a06      	ldr	r2, [pc, #24]	; (80005d0 <vApplicationGetIdleTaskMemory+0x30>)
 80005b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2280      	movs	r2, #128	; 0x80
 80005bc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005be:	bf00      	nop
 80005c0:	3714      	adds	r7, #20
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	20000090 	.word	0x20000090
 80005d0:	200000e4 	.word	0x200000e4

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */
  xUARTQueue = xQueueCreate(1,1);
 80005da:	2200      	movs	r2, #0
 80005dc:	2101      	movs	r1, #1
 80005de:	2001      	movs	r0, #1
 80005e0:	f003 f81c 	bl	800361c <xQueueGenericCreate>
 80005e4:	4602      	mov	r2, r0
 80005e6:	4b16      	ldr	r3, [pc, #88]	; (8000640 <main+0x6c>)
 80005e8:	601a      	str	r2, [r3, #0]

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ea:	f000 fc5f 	bl	8000eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ee:	f000 f835 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f2:	f000 f90d 	bl	8000810 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005f6:	f000 f88f 	bl	8000718 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80005fa:	f000 f8df 	bl	80007bc <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  xTaskCreate((TaskFunction_t)Task1,"LED Controller", configMINIMAL_STACK_SIZE,NULL,10,NULL);
 80005fe:	2300      	movs	r3, #0
 8000600:	9301      	str	r3, [sp, #4]
 8000602:	230a      	movs	r3, #10
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2300      	movs	r3, #0
 8000608:	2280      	movs	r2, #128	; 0x80
 800060a:	490e      	ldr	r1, [pc, #56]	; (8000644 <main+0x70>)
 800060c:	480e      	ldr	r0, [pc, #56]	; (8000648 <main+0x74>)
 800060e:	f003 fb25 	bl	8003c5c <xTaskCreate>
  xTaskCreate((TaskFunction_t)Task2,"UART Controller", configMINIMAL_STACK_SIZE,NULL,10,NULL);
 8000612:	2300      	movs	r3, #0
 8000614:	9301      	str	r3, [sp, #4]
 8000616:	230a      	movs	r3, #10
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2300      	movs	r3, #0
 800061c:	2280      	movs	r2, #128	; 0x80
 800061e:	490b      	ldr	r1, [pc, #44]	; (800064c <main+0x78>)
 8000620:	480b      	ldr	r0, [pc, #44]	; (8000650 <main+0x7c>)
 8000622:	f003 fb1b 	bl	8003c5c <xTaskCreate>
  xTaskCreate((TaskFunction_t)Task3,"ADC Controller", configMINIMAL_STACK_SIZE,NULL,10,NULL);
 8000626:	2300      	movs	r3, #0
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	230a      	movs	r3, #10
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	2300      	movs	r3, #0
 8000630:	2280      	movs	r2, #128	; 0x80
 8000632:	4908      	ldr	r1, [pc, #32]	; (8000654 <main+0x80>)
 8000634:	4808      	ldr	r0, [pc, #32]	; (8000658 <main+0x84>)
 8000636:	f003 fb11 	bl	8003c5c <xTaskCreate>
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800063a:	f002 fecb 	bl	80033d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800063e:	e7fe      	b.n	800063e <main+0x6a>
 8000640:	20004048 	.word	0x20004048
 8000644:	08005978 	.word	0x08005978
 8000648:	08000899 	.word	0x08000899
 800064c:	08005988 	.word	0x08005988
 8000650:	080008f5 	.word	0x080008f5
 8000654:	08005998 	.word	0x08005998
 8000658:	08000911 	.word	0x08000911

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b094      	sub	sp, #80	; 0x50
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	f107 0320 	add.w	r3, r7, #32
 8000666:	2230      	movs	r2, #48	; 0x30
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f004 fd73 	bl	8005156 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000680:	2300      	movs	r3, #0
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	4b22      	ldr	r3, [pc, #136]	; (8000710 <SystemClock_Config+0xb4>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000688:	4a21      	ldr	r2, [pc, #132]	; (8000710 <SystemClock_Config+0xb4>)
 800068a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068e:	6413      	str	r3, [r2, #64]	; 0x40
 8000690:	4b1f      	ldr	r3, [pc, #124]	; (8000710 <SystemClock_Config+0xb4>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800069c:	2300      	movs	r3, #0
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	4b1c      	ldr	r3, [pc, #112]	; (8000714 <SystemClock_Config+0xb8>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a1b      	ldr	r2, [pc, #108]	; (8000714 <SystemClock_Config+0xb8>)
 80006a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b19      	ldr	r3, [pc, #100]	; (8000714 <SystemClock_Config+0xb8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b8:	2302      	movs	r3, #2
 80006ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006bc:	2301      	movs	r3, #1
 80006be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c0:	2310      	movs	r3, #16
 80006c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006c4:	2300      	movs	r3, #0
 80006c6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c8:	f107 0320 	add.w	r3, r7, #32
 80006cc:	4618      	mov	r0, r3
 80006ce:	f001 fa97 	bl	8001c00 <HAL_RCC_OscConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006d8:	f000 fa80 	bl	8000bdc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006dc:	230f      	movs	r3, #15
 80006de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006e0:	2300      	movs	r3, #0
 80006e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 fcf2 	bl	80020e0 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000702:	f000 fa6b 	bl	8000bdc <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	; 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800071e:	463b      	mov	r3, r7
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800072a:	4b21      	ldr	r3, [pc, #132]	; (80007b0 <MX_ADC1_Init+0x98>)
 800072c:	4a21      	ldr	r2, [pc, #132]	; (80007b4 <MX_ADC1_Init+0x9c>)
 800072e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000730:	4b1f      	ldr	r3, [pc, #124]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000732:	2200      	movs	r2, #0
 8000734:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000736:	4b1e      	ldr	r3, [pc, #120]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800073c:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <MX_ADC1_Init+0x98>)
 800073e:	2200      	movs	r2, #0
 8000740:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000742:	4b1b      	ldr	r3, [pc, #108]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000744:	2201      	movs	r2, #1
 8000746:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000748:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <MX_ADC1_Init+0x98>)
 800074a:	2200      	movs	r2, #0
 800074c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000750:	4b17      	ldr	r3, [pc, #92]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000752:	2200      	movs	r2, #0
 8000754:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000756:	4b16      	ldr	r3, [pc, #88]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000758:	4a17      	ldr	r2, [pc, #92]	; (80007b8 <MX_ADC1_Init+0xa0>)
 800075a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800075c:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <MX_ADC1_Init+0x98>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000762:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000764:	2201      	movs	r2, #1
 8000766:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <MX_ADC1_Init+0x98>)
 800076a:	2200      	movs	r2, #0
 800076c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000770:	4b0f      	ldr	r3, [pc, #60]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000772:	2201      	movs	r2, #1
 8000774:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000776:	480e      	ldr	r0, [pc, #56]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000778:	f000 fc0a 	bl	8000f90 <HAL_ADC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000782:	f000 fa2b 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000786:	2300      	movs	r3, #0
 8000788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800078a:	2301      	movs	r3, #1
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000792:	463b      	mov	r3, r7
 8000794:	4619      	mov	r1, r3
 8000796:	4806      	ldr	r0, [pc, #24]	; (80007b0 <MX_ADC1_Init+0x98>)
 8000798:	f000 fd12 	bl	80011c0 <HAL_ADC_ConfigChannel>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80007a2:	f000 fa1b 	bl	8000bdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	2000404c 	.word	0x2000404c
 80007b4:	40012000 	.word	0x40012000
 80007b8:	0f000001 	.word	0x0f000001

080007bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007c0:	4b11      	ldr	r3, [pc, #68]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007c2:	4a12      	ldr	r2, [pc, #72]	; (800080c <MX_USART2_UART_Init+0x50>)
 80007c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007c6:	4b10      	ldr	r3, [pc, #64]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d4:	4b0c      	ldr	r3, [pc, #48]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007da:	4b0b      	ldr	r3, [pc, #44]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007e0:	4b09      	ldr	r3, [pc, #36]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007e2:	220c      	movs	r2, #12
 80007e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007e6:	4b08      	ldr	r3, [pc, #32]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007ec:	4b06      	ldr	r3, [pc, #24]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007f2:	4805      	ldr	r0, [pc, #20]	; (8000808 <MX_USART2_UART_Init+0x4c>)
 80007f4:	f001 fe40 	bl	8002478 <HAL_UART_Init>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007fe:	f000 f9ed 	bl	8000bdc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	200040f8 	.word	0x200040f8
 800080c:	40004400 	.word	0x40004400

08000810 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b088      	sub	sp, #32
 8000814:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000816:	f107 030c 	add.w	r3, r7, #12
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60bb      	str	r3, [r7, #8]
 800082a:	4b19      	ldr	r3, [pc, #100]	; (8000890 <MX_GPIO_Init+0x80>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a18      	ldr	r2, [pc, #96]	; (8000890 <MX_GPIO_Init+0x80>)
 8000830:	f043 0320 	orr.w	r3, r3, #32
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b16      	ldr	r3, [pc, #88]	; (8000890 <MX_GPIO_Init+0x80>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0320 	and.w	r3, r3, #32
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	4b12      	ldr	r3, [pc, #72]	; (8000890 <MX_GPIO_Init+0x80>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a11      	ldr	r2, [pc, #68]	; (8000890 <MX_GPIO_Init+0x80>)
 800084c:	f043 0301 	orr.w	r3, r3, #1
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <MX_GPIO_Init+0x80>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	f44f 7120 	mov.w	r1, #640	; 0x280
 8000864:	480b      	ldr	r0, [pc, #44]	; (8000894 <MX_GPIO_Init+0x84>)
 8000866:	f001 f997 	bl	8001b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF7 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 800086a:	f44f 7320 	mov.w	r3, #640	; 0x280
 800086e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000870:	2301      	movs	r3, #1
 8000872:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800087c:	f107 030c 	add.w	r3, r7, #12
 8000880:	4619      	mov	r1, r3
 8000882:	4804      	ldr	r0, [pc, #16]	; (8000894 <MX_GPIO_Init+0x84>)
 8000884:	f000 ffee 	bl	8001864 <HAL_GPIO_Init>

}
 8000888:	bf00      	nop
 800088a:	3720      	adds	r7, #32
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40023800 	.word	0x40023800
 8000894:	40021400 	.word	0x40021400

08000898 <Task1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void Task1(void const * argument)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


  while(1)
  {
       if(xQueueReceive(xUARTQueue,&modo,0)==pdPASS)
 80008a0:	4b12      	ldr	r3, [pc, #72]	; (80008ec <Task1+0x54>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f107 010f 	add.w	r1, r7, #15
 80008a8:	2200      	movs	r2, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f002 ffa8 	bl	8003800 <xQueueReceive>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d1f4      	bne.n	80008a0 <Task1+0x8>
              {
        	if(modo == 1)
 80008b6:	7bfb      	ldrb	r3, [r7, #15]
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d105      	bne.n	80008c8 <Task1+0x30>
                {
              	      HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9, GPIO_PIN_SET);
 80008bc:	2201      	movs	r2, #1
 80008be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008c2:	480b      	ldr	r0, [pc, #44]	; (80008f0 <Task1+0x58>)
 80008c4:	f001 f968 	bl	8001b98 <HAL_GPIO_WritePin>

                }
                    if(modo == 2)
 80008c8:	7bfb      	ldrb	r3, [r7, #15]
 80008ca:	2b02      	cmp	r3, #2
 80008cc:	d105      	bne.n	80008da <Task1+0x42>
                        {
                        	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008d4:	4806      	ldr	r0, [pc, #24]	; (80008f0 <Task1+0x58>)
 80008d6:	f001 f95f 	bl	8001b98 <HAL_GPIO_WritePin>

                        }
                    if(modo == 3)
 80008da:	7bfb      	ldrb	r3, [r7, #15]
 80008dc:	2b03      	cmp	r3, #3
 80008de:	d1df      	bne.n	80008a0 <Task1+0x8>
                        {
                        	HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_9);
 80008e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e4:	4802      	ldr	r0, [pc, #8]	; (80008f0 <Task1+0x58>)
 80008e6:	f001 f970 	bl	8001bca <HAL_GPIO_TogglePin>
       if(xQueueReceive(xUARTQueue,&modo,0)==pdPASS)
 80008ea:	e7d9      	b.n	80008a0 <Task1+0x8>
 80008ec:	20004048 	.word	0x20004048
 80008f0:	40021400 	.word	0x40021400

080008f4 <Task2>:

  }
}

void Task2(void const *argument)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]

  while(1)
    {

      HAL_UART_Receive_IT(&huart2,(uint8_t*)Rx_data,1);
 80008fc:	2201      	movs	r2, #1
 80008fe:	4902      	ldr	r1, [pc, #8]	; (8000908 <Task2+0x14>)
 8000900:	4802      	ldr	r0, [pc, #8]	; (800090c <Task2+0x18>)
 8000902:	f001 feac 	bl	800265e <HAL_UART_Receive_IT>
 8000906:	e7f9      	b.n	80008fc <Task2+0x8>
 8000908:	20004044 	.word	0x20004044
 800090c:	200040f8 	.word	0x200040f8

08000910 <Task3>:
      //else
	//xQueueSend(xUARTQueue,&opt,pdMS_TO_TICKS(10));
    }
}
void Task3(void const *argument)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]

  while(1)
    {
      HAL_ADC_Start(&hadc1);
 8000918:	4805      	ldr	r0, [pc, #20]	; (8000930 <Task3+0x20>)
 800091a:	f000 fb7d 	bl	8001018 <HAL_ADC_Start>
      adcvalue = HAL_ADC_GetValue(&hadc1);
 800091e:	4804      	ldr	r0, [pc, #16]	; (8000930 <Task3+0x20>)
 8000920:	f000 fc40 	bl	80011a4 <HAL_ADC_GetValue>
 8000924:	4603      	mov	r3, r0
 8000926:	b29a      	uxth	r2, r3
 8000928:	4b02      	ldr	r3, [pc, #8]	; (8000934 <Task3+0x24>)
 800092a:	801a      	strh	r2, [r3, #0]
      HAL_ADC_Start(&hadc1);
 800092c:	e7f4      	b.n	8000918 <Task3+0x8>
 800092e:	bf00      	nop
 8000930:	2000404c 	.word	0x2000404c
 8000934:	200002e4 	.word	0x200002e4

08000938 <HAL_UART_RxCpltCallback>:
      //xQueueSend(xADCQueue,&adcvalue,&xHigherPriorityTaskWoken);
    }
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b088      	sub	sp, #32
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
/* Set transmission flag: transfer complete*/
uint8_t i, opt;
char msg[15];

BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000940:	2300      	movs	r3, #0
 8000942:	60bb      	str	r3, [r7, #8]

if(huart->Instance==USART2)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a91      	ldr	r2, [pc, #580]	; (8000b90 <HAL_UART_RxCpltCallback+0x258>)
 800094a:	4293      	cmp	r3, r2
 800094c:	f040 811c 	bne.w	8000b88 <HAL_UART_RxCpltCallback+0x250>
  {

    if(Rx_indx == 0)
 8000950:	4b90      	ldr	r3, [pc, #576]	; (8000b94 <HAL_UART_RxCpltCallback+0x25c>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d10c      	bne.n	8000972 <HAL_UART_RxCpltCallback+0x3a>
      {
	for(i=0;i<100;i++)
 8000958:	2300      	movs	r3, #0
 800095a:	77fb      	strb	r3, [r7, #31]
 800095c:	e006      	b.n	800096c <HAL_UART_RxCpltCallback+0x34>
	  Rx_Buffer[i]=0;
 800095e:	7ffb      	ldrb	r3, [r7, #31]
 8000960:	4a8d      	ldr	r2, [pc, #564]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 8000962:	2100      	movs	r1, #0
 8000964:	54d1      	strb	r1, [r2, r3]
	for(i=0;i<100;i++)
 8000966:	7ffb      	ldrb	r3, [r7, #31]
 8000968:	3301      	adds	r3, #1
 800096a:	77fb      	strb	r3, [r7, #31]
 800096c:	7ffb      	ldrb	r3, [r7, #31]
 800096e:	2b63      	cmp	r3, #99	; 0x63
 8000970:	d9f5      	bls.n	800095e <HAL_UART_RxCpltCallback+0x26>
	//HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9, GPIO_PIN_RESET);
	//HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
	//HAL_UART_Transmit(&huart2,(uint8_t *)"Digite o Comando: ",18,100);

      }
    if(Rx_data[0]!='\r')
 8000972:	4b8a      	ldr	r3, [pc, #552]	; (8000b9c <HAL_UART_RxCpltCallback+0x264>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	2b0d      	cmp	r3, #13
 8000978:	d01a      	beq.n	80009b0 <HAL_UART_RxCpltCallback+0x78>
      {
	Rx_Buffer[Rx_indx++]=Rx_data[0];
 800097a:	4b86      	ldr	r3, [pc, #536]	; (8000b94 <HAL_UART_RxCpltCallback+0x25c>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	1c5a      	adds	r2, r3, #1
 8000980:	b2d1      	uxtb	r1, r2
 8000982:	4a84      	ldr	r2, [pc, #528]	; (8000b94 <HAL_UART_RxCpltCallback+0x25c>)
 8000984:	7011      	strb	r1, [r2, #0]
 8000986:	461a      	mov	r2, r3
 8000988:	4b84      	ldr	r3, [pc, #528]	; (8000b9c <HAL_UART_RxCpltCallback+0x264>)
 800098a:	7819      	ldrb	r1, [r3, #0]
 800098c:	4b82      	ldr	r3, [pc, #520]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 800098e:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&huart2,(uint8_t *)Rx_data,1);
 8000990:	2201      	movs	r2, #1
 8000992:	4982      	ldr	r1, [pc, #520]	; (8000b9c <HAL_UART_RxCpltCallback+0x264>)
 8000994:	4882      	ldr	r0, [pc, #520]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000996:	f001 fe62 	bl	800265e <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2,Rx_data,strlen((const char *)Rx_data),100);
 800099a:	4880      	ldr	r0, [pc, #512]	; (8000b9c <HAL_UART_RxCpltCallback+0x264>)
 800099c:	f7ff fc22 	bl	80001e4 <strlen>
 80009a0:	4603      	mov	r3, r0
 80009a2:	b29a      	uxth	r2, r3
 80009a4:	2364      	movs	r3, #100	; 0x64
 80009a6:	497d      	ldr	r1, [pc, #500]	; (8000b9c <HAL_UART_RxCpltCallback+0x264>)
 80009a8:	487d      	ldr	r0, [pc, #500]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 80009aa:	f001 fdbf 	bl	800252c <HAL_UART_Transmit>
	//}
      }
    //HAL_UART_Receive_IT(&huart2,(uint8_t *)Rx_data,1);
    //HAL_UART_Transmit(&huart2,Rx_data,strlen((const char *)Rx_data),100);
  }
}
 80009ae:	e0eb      	b.n	8000b88 <HAL_UART_RxCpltCallback+0x250>
	Rx_indx=0;
 80009b0:	4b78      	ldr	r3, [pc, #480]	; (8000b94 <HAL_UART_RxCpltCallback+0x25c>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	701a      	strb	r2, [r3, #0]
	Transfer_cplt=1;
 80009b6:	4b7b      	ldr	r3, [pc, #492]	; (8000ba4 <HAL_UART_RxCpltCallback+0x26c>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 80009bc:	2364      	movs	r3, #100	; 0x64
 80009be:	2202      	movs	r2, #2
 80009c0:	4979      	ldr	r1, [pc, #484]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 80009c2:	4877      	ldr	r0, [pc, #476]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 80009c4:	f001 fdb2 	bl	800252c <HAL_UART_Transmit>
	if(!strcmp((char *)Rx_Buffer,"LED ON"))
 80009c8:	4978      	ldr	r1, [pc, #480]	; (8000bac <HAL_UART_RxCpltCallback+0x274>)
 80009ca:	4873      	ldr	r0, [pc, #460]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 80009cc:	f7ff fc00 	bl	80001d0 <strcmp>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d12a      	bne.n	8000a2c <HAL_UART_RxCpltCallback+0xf4>
	  opt = 1;
 80009d6:	2301      	movs	r3, #1
 80009d8:	77bb      	strb	r3, [r7, #30]
	  xQueueSendFromISR(xUARTQueue,&opt,&xHigherPriorityTaskWoken);
 80009da:	4b75      	ldr	r3, [pc, #468]	; (8000bb0 <HAL_UART_RxCpltCallback+0x278>)
 80009dc:	6818      	ldr	r0, [r3, #0]
 80009de:	f107 0208 	add.w	r2, r7, #8
 80009e2:	f107 011e 	add.w	r1, r7, #30
 80009e6:	2300      	movs	r3, #0
 80009e8:	f002 fe76 	bl	80036d8 <xQueueGenericSendFromISR>
	  HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 80009ec:	2364      	movs	r3, #100	; 0x64
 80009ee:	2202      	movs	r2, #2
 80009f0:	496d      	ldr	r1, [pc, #436]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 80009f2:	486b      	ldr	r0, [pc, #428]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 80009f4:	f001 fd9a 	bl	800252c <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2,(uint8_t *)"LED ACESO",9,100);
 80009f8:	2364      	movs	r3, #100	; 0x64
 80009fa:	2209      	movs	r2, #9
 80009fc:	496d      	ldr	r1, [pc, #436]	; (8000bb4 <HAL_UART_RxCpltCallback+0x27c>)
 80009fe:	4868      	ldr	r0, [pc, #416]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000a00:	f001 fd94 	bl	800252c <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000a04:	2364      	movs	r3, #100	; 0x64
 8000a06:	2202      	movs	r2, #2
 8000a08:	4967      	ldr	r1, [pc, #412]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000a0a:	4865      	ldr	r0, [pc, #404]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000a0c:	f001 fd8e 	bl	800252c <HAL_UART_Transmit>
	  if(xHigherPriorityTaskWoken != pdFALSE)
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d00a      	beq.n	8000a2c <HAL_UART_RxCpltCallback+0xf4>
	      portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d007      	beq.n	8000a2c <HAL_UART_RxCpltCallback+0xf4>
 8000a1c:	4b66      	ldr	r3, [pc, #408]	; (8000bb8 <HAL_UART_RxCpltCallback+0x280>)
 8000a1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	f3bf 8f4f 	dsb	sy
 8000a28:	f3bf 8f6f 	isb	sy
	if(!strcmp((char *)Rx_Buffer,"LED OFF"))
 8000a2c:	4963      	ldr	r1, [pc, #396]	; (8000bbc <HAL_UART_RxCpltCallback+0x284>)
 8000a2e:	485a      	ldr	r0, [pc, #360]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 8000a30:	f7ff fbce 	bl	80001d0 <strcmp>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d12a      	bne.n	8000a90 <HAL_UART_RxCpltCallback+0x158>
	    opt = 2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	77bb      	strb	r3, [r7, #30]
	    xQueueSendFromISR(xUARTQueue,&opt,&xHigherPriorityTaskWoken);
 8000a3e:	4b5c      	ldr	r3, [pc, #368]	; (8000bb0 <HAL_UART_RxCpltCallback+0x278>)
 8000a40:	6818      	ldr	r0, [r3, #0]
 8000a42:	f107 0208 	add.w	r2, r7, #8
 8000a46:	f107 011e 	add.w	r1, r7, #30
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	f002 fe44 	bl	80036d8 <xQueueGenericSendFromISR>
	    HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000a50:	2364      	movs	r3, #100	; 0x64
 8000a52:	2202      	movs	r2, #2
 8000a54:	4954      	ldr	r1, [pc, #336]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000a56:	4852      	ldr	r0, [pc, #328]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000a58:	f001 fd68 	bl	800252c <HAL_UART_Transmit>
	    HAL_UART_Transmit(&huart2,(uint8_t *)"LED APAGADO",11,100);
 8000a5c:	2364      	movs	r3, #100	; 0x64
 8000a5e:	220b      	movs	r2, #11
 8000a60:	4957      	ldr	r1, [pc, #348]	; (8000bc0 <HAL_UART_RxCpltCallback+0x288>)
 8000a62:	484f      	ldr	r0, [pc, #316]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000a64:	f001 fd62 	bl	800252c <HAL_UART_Transmit>
	    HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000a68:	2364      	movs	r3, #100	; 0x64
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	494e      	ldr	r1, [pc, #312]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000a6e:	484c      	ldr	r0, [pc, #304]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000a70:	f001 fd5c 	bl	800252c <HAL_UART_Transmit>
	    	  if(xHigherPriorityTaskWoken != pdFALSE)
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d00a      	beq.n	8000a90 <HAL_UART_RxCpltCallback+0x158>
	    	      portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d007      	beq.n	8000a90 <HAL_UART_RxCpltCallback+0x158>
 8000a80:	4b4d      	ldr	r3, [pc, #308]	; (8000bb8 <HAL_UART_RxCpltCallback+0x280>)
 8000a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	f3bf 8f4f 	dsb	sy
 8000a8c:	f3bf 8f6f 	isb	sy
	if(!strcmp((char *)Rx_Buffer,"LED T"))
 8000a90:	494c      	ldr	r1, [pc, #304]	; (8000bc4 <HAL_UART_RxCpltCallback+0x28c>)
 8000a92:	4841      	ldr	r0, [pc, #260]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 8000a94:	f7ff fb9c 	bl	80001d0 <strcmp>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d12a      	bne.n	8000af4 <HAL_UART_RxCpltCallback+0x1bc>
	    opt = 3;
 8000a9e:	2303      	movs	r3, #3
 8000aa0:	77bb      	strb	r3, [r7, #30]
	    xQueueSendFromISR(xUARTQueue,&opt,&xHigherPriorityTaskWoken);
 8000aa2:	4b43      	ldr	r3, [pc, #268]	; (8000bb0 <HAL_UART_RxCpltCallback+0x278>)
 8000aa4:	6818      	ldr	r0, [r3, #0]
 8000aa6:	f107 0208 	add.w	r2, r7, #8
 8000aaa:	f107 011e 	add.w	r1, r7, #30
 8000aae:	2300      	movs	r3, #0
 8000ab0:	f002 fe12 	bl	80036d8 <xQueueGenericSendFromISR>
	    HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000ab4:	2364      	movs	r3, #100	; 0x64
 8000ab6:	2202      	movs	r2, #2
 8000ab8:	493b      	ldr	r1, [pc, #236]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000aba:	4839      	ldr	r0, [pc, #228]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000abc:	f001 fd36 	bl	800252c <HAL_UART_Transmit>
	    HAL_UART_Transmit(&huart2,(uint8_t *)"LED Toggle",10,100);
 8000ac0:	2364      	movs	r3, #100	; 0x64
 8000ac2:	220a      	movs	r2, #10
 8000ac4:	4940      	ldr	r1, [pc, #256]	; (8000bc8 <HAL_UART_RxCpltCallback+0x290>)
 8000ac6:	4836      	ldr	r0, [pc, #216]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000ac8:	f001 fd30 	bl	800252c <HAL_UART_Transmit>
	    HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000acc:	2364      	movs	r3, #100	; 0x64
 8000ace:	2202      	movs	r2, #2
 8000ad0:	4935      	ldr	r1, [pc, #212]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000ad2:	4833      	ldr	r0, [pc, #204]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000ad4:	f001 fd2a 	bl	800252c <HAL_UART_Transmit>
	    	  if(xHigherPriorityTaskWoken != pdFALSE)
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d00a      	beq.n	8000af4 <HAL_UART_RxCpltCallback+0x1bc>
	    	      portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d007      	beq.n	8000af4 <HAL_UART_RxCpltCallback+0x1bc>
 8000ae4:	4b34      	ldr	r3, [pc, #208]	; (8000bb8 <HAL_UART_RxCpltCallback+0x280>)
 8000ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	f3bf 8f4f 	dsb	sy
 8000af0:	f3bf 8f6f 	isb	sy
	if(!strcmp((char *)Rx_Buffer,"Loop Back"))
 8000af4:	4935      	ldr	r1, [pc, #212]	; (8000bcc <HAL_UART_RxCpltCallback+0x294>)
 8000af6:	4828      	ldr	r0, [pc, #160]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 8000af8:	f7ff fb6a 	bl	80001d0 <strcmp>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d117      	bne.n	8000b32 <HAL_UART_RxCpltCallback+0x1fa>
	    opt = 4;
 8000b02:	2304      	movs	r3, #4
 8000b04:	77bb      	strb	r3, [r7, #30]
	    HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000b06:	2364      	movs	r3, #100	; 0x64
 8000b08:	2202      	movs	r2, #2
 8000b0a:	4927      	ldr	r1, [pc, #156]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000b0c:	4824      	ldr	r0, [pc, #144]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000b0e:	f001 fd0d 	bl	800252c <HAL_UART_Transmit>
	    HAL_UART_Transmit(&huart2,Rx_Buffer,strlen((char *)Rx_Buffer),100);
 8000b12:	4821      	ldr	r0, [pc, #132]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 8000b14:	f7ff fb66 	bl	80001e4 <strlen>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	b29a      	uxth	r2, r3
 8000b1c:	2364      	movs	r3, #100	; 0x64
 8000b1e:	491e      	ldr	r1, [pc, #120]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 8000b20:	481f      	ldr	r0, [pc, #124]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000b22:	f001 fd03 	bl	800252c <HAL_UART_Transmit>
	    HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000b26:	2364      	movs	r3, #100	; 0x64
 8000b28:	2202      	movs	r2, #2
 8000b2a:	491f      	ldr	r1, [pc, #124]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000b2c:	481c      	ldr	r0, [pc, #112]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000b2e:	f001 fcfd 	bl	800252c <HAL_UART_Transmit>
	if(!strcmp((char *)Rx_Buffer,"ADC"))
 8000b32:	4927      	ldr	r1, [pc, #156]	; (8000bd0 <HAL_UART_RxCpltCallback+0x298>)
 8000b34:	4818      	ldr	r0, [pc, #96]	; (8000b98 <HAL_UART_RxCpltCallback+0x260>)
 8000b36:	f7ff fb4b 	bl	80001d0 <strcmp>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d123      	bne.n	8000b88 <HAL_UART_RxCpltCallback+0x250>
		    opt = 5;
 8000b40:	2305      	movs	r3, #5
 8000b42:	77bb      	strb	r3, [r7, #30]
		    sprintf(msg,"rawValue: %hu\r\n", adcvalue);
 8000b44:	4b23      	ldr	r3, [pc, #140]	; (8000bd4 <HAL_UART_RxCpltCallback+0x29c>)
 8000b46:	881b      	ldrh	r3, [r3, #0]
 8000b48:	461a      	mov	r2, r3
 8000b4a:	f107 030c 	add.w	r3, r7, #12
 8000b4e:	4922      	ldr	r1, [pc, #136]	; (8000bd8 <HAL_UART_RxCpltCallback+0x2a0>)
 8000b50:	4618      	mov	r0, r3
 8000b52:	f004 fb09 	bl	8005168 <siprintf>
		    HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000b56:	2364      	movs	r3, #100	; 0x64
 8000b58:	2202      	movs	r2, #2
 8000b5a:	4913      	ldr	r1, [pc, #76]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000b5c:	4810      	ldr	r0, [pc, #64]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000b5e:	f001 fce5 	bl	800252c <HAL_UART_Transmit>
		    HAL_UART_Transmit(&huart2,(uint8_t *)msg,strlen(msg),100);
 8000b62:	f107 030c 	add.w	r3, r7, #12
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fb3c 	bl	80001e4 <strlen>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	b29a      	uxth	r2, r3
 8000b70:	f107 010c 	add.w	r1, r7, #12
 8000b74:	2364      	movs	r3, #100	; 0x64
 8000b76:	480a      	ldr	r0, [pc, #40]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000b78:	f001 fcd8 	bl	800252c <HAL_UART_Transmit>
		    HAL_UART_Transmit(&huart2,(uint8_t *)"\n\r",2,100);
 8000b7c:	2364      	movs	r3, #100	; 0x64
 8000b7e:	2202      	movs	r2, #2
 8000b80:	4909      	ldr	r1, [pc, #36]	; (8000ba8 <HAL_UART_RxCpltCallback+0x270>)
 8000b82:	4807      	ldr	r0, [pc, #28]	; (8000ba0 <HAL_UART_RxCpltCallback+0x268>)
 8000b84:	f001 fcd2 	bl	800252c <HAL_UART_Transmit>
}
 8000b88:	bf00      	nop
 8000b8a:	3720      	adds	r7, #32
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40004400 	.word	0x40004400
 8000b94:	20004041 	.word	0x20004041
 8000b98:	20004094 	.word	0x20004094
 8000b9c:	20004044 	.word	0x20004044
 8000ba0:	200040f8 	.word	0x200040f8
 8000ba4:	20004040 	.word	0x20004040
 8000ba8:	080059a8 	.word	0x080059a8
 8000bac:	080059ac 	.word	0x080059ac
 8000bb0:	20004048 	.word	0x20004048
 8000bb4:	080059b4 	.word	0x080059b4
 8000bb8:	e000ed04 	.word	0xe000ed04
 8000bbc:	080059c0 	.word	0x080059c0
 8000bc0:	080059c8 	.word	0x080059c8
 8000bc4:	080059d4 	.word	0x080059d4
 8000bc8:	080059dc 	.word	0x080059dc
 8000bcc:	080059e8 	.word	0x080059e8
 8000bd0:	080059f4 	.word	0x080059f4
 8000bd4:	200002e4 	.word	0x200002e4
 8000bd8:	080059f8 	.word	0x080059f8

08000bdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000be2:	e7fe      	b.n	8000be2 <Error_Handler+0x6>

08000be4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	607b      	str	r3, [r7, #4]
 8000bee:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <HAL_MspInit+0x54>)
 8000bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf2:	4a11      	ldr	r2, [pc, #68]	; (8000c38 <HAL_MspInit+0x54>)
 8000bf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <HAL_MspInit+0x54>)
 8000bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	603b      	str	r3, [r7, #0]
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <HAL_MspInit+0x54>)
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	; (8000c38 <HAL_MspInit+0x54>)
 8000c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c14:	6413      	str	r3, [r2, #64]	; 0x40
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <HAL_MspInit+0x54>)
 8000c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c1e:	603b      	str	r3, [r7, #0]
 8000c20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c22:	2200      	movs	r2, #0
 8000c24:	210f      	movs	r1, #15
 8000c26:	f06f 0001 	mvn.w	r0, #1
 8000c2a:	f000 fdc2 	bl	80017b2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40023800 	.word	0x40023800

08000c3c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08a      	sub	sp, #40	; 0x28
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a17      	ldr	r2, [pc, #92]	; (8000cb8 <HAL_ADC_MspInit+0x7c>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d127      	bne.n	8000cae <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	4b16      	ldr	r3, [pc, #88]	; (8000cbc <HAL_ADC_MspInit+0x80>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c66:	4a15      	ldr	r2, [pc, #84]	; (8000cbc <HAL_ADC_MspInit+0x80>)
 8000c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c6e:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <HAL_ADC_MspInit+0x80>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <HAL_ADC_MspInit+0x80>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	4a0e      	ldr	r2, [pc, #56]	; (8000cbc <HAL_ADC_MspInit+0x80>)
 8000c84:	f043 0301 	orr.w	r3, r3, #1
 8000c88:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <HAL_ADC_MspInit+0x80>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c96:	2301      	movs	r3, #1
 8000c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca2:	f107 0314 	add.w	r3, r7, #20
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <HAL_ADC_MspInit+0x84>)
 8000caa:	f000 fddb 	bl	8001864 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cae:	bf00      	nop
 8000cb0:	3728      	adds	r7, #40	; 0x28
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40012000 	.word	0x40012000
 8000cbc:	40023800 	.word	0x40023800
 8000cc0:	40020000 	.word	0x40020000

08000cc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	; 0x28
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	605a      	str	r2, [r3, #4]
 8000cd6:	609a      	str	r2, [r3, #8]
 8000cd8:	60da      	str	r2, [r3, #12]
 8000cda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a1d      	ldr	r2, [pc, #116]	; (8000d58 <HAL_UART_MspInit+0x94>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d133      	bne.n	8000d4e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]
 8000cea:	4b1c      	ldr	r3, [pc, #112]	; (8000d5c <HAL_UART_MspInit+0x98>)
 8000cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cee:	4a1b      	ldr	r2, [pc, #108]	; (8000d5c <HAL_UART_MspInit+0x98>)
 8000cf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8000cf6:	4b19      	ldr	r3, [pc, #100]	; (8000d5c <HAL_UART_MspInit+0x98>)
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	60fb      	str	r3, [r7, #12]
 8000d06:	4b15      	ldr	r3, [pc, #84]	; (8000d5c <HAL_UART_MspInit+0x98>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0a:	4a14      	ldr	r2, [pc, #80]	; (8000d5c <HAL_UART_MspInit+0x98>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	6313      	str	r3, [r2, #48]	; 0x30
 8000d12:	4b12      	ldr	r3, [pc, #72]	; (8000d5c <HAL_UART_MspInit+0x98>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d1e:	230c      	movs	r3, #12
 8000d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	2302      	movs	r3, #2
 8000d24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d2e:	2307      	movs	r3, #7
 8000d30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	4619      	mov	r1, r3
 8000d38:	4809      	ldr	r0, [pc, #36]	; (8000d60 <HAL_UART_MspInit+0x9c>)
 8000d3a:	f000 fd93 	bl	8001864 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2105      	movs	r1, #5
 8000d42:	2026      	movs	r0, #38	; 0x26
 8000d44:	f000 fd35 	bl	80017b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d48:	2026      	movs	r0, #38	; 0x26
 8000d4a:	f000 fd4e 	bl	80017ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d4e:	bf00      	nop
 8000d50:	3728      	adds	r7, #40	; 0x28
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40004400 	.word	0x40004400
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40020000 	.word	0x40020000

08000d64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <NMI_Handler+0x4>

08000d6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6e:	e7fe      	b.n	8000d6e <HardFault_Handler+0x4>

08000d70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d74:	e7fe      	b.n	8000d74 <MemManage_Handler+0x4>

08000d76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d76:	b480      	push	{r7}
 8000d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d7a:	e7fe      	b.n	8000d7a <BusFault_Handler+0x4>

08000d7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d80:	e7fe      	b.n	8000d80 <UsageFault_Handler+0x4>

08000d82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d82:	b480      	push	{r7}
 8000d84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d94:	f000 f8dc 	bl	8000f50 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000d98:	f003 fc8a 	bl	80046b0 <xTaskGetSchedulerState>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d001      	beq.n	8000da6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000da2:	f003 ff41 	bl	8004c28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000db0:	4802      	ldr	r0, [pc, #8]	; (8000dbc <USART2_IRQHandler+0x10>)
 8000db2:	f001 fca9 	bl	8002708 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200040f8 	.word	0x200040f8

08000dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc8:	4a14      	ldr	r2, [pc, #80]	; (8000e1c <_sbrk+0x5c>)
 8000dca:	4b15      	ldr	r3, [pc, #84]	; (8000e20 <_sbrk+0x60>)
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd4:	4b13      	ldr	r3, [pc, #76]	; (8000e24 <_sbrk+0x64>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d102      	bne.n	8000de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ddc:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <_sbrk+0x64>)
 8000dde:	4a12      	ldr	r2, [pc, #72]	; (8000e28 <_sbrk+0x68>)
 8000de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000de2:	4b10      	ldr	r3, [pc, #64]	; (8000e24 <_sbrk+0x64>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d207      	bcs.n	8000e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000df0:	f004 f97c 	bl	80050ec <__errno>
 8000df4:	4602      	mov	r2, r0
 8000df6:	230c      	movs	r3, #12
 8000df8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000dfa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000dfe:	e009      	b.n	8000e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e00:	4b08      	ldr	r3, [pc, #32]	; (8000e24 <_sbrk+0x64>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e06:	4b07      	ldr	r3, [pc, #28]	; (8000e24 <_sbrk+0x64>)
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	4a05      	ldr	r2, [pc, #20]	; (8000e24 <_sbrk+0x64>)
 8000e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e12:	68fb      	ldr	r3, [r7, #12]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3718      	adds	r7, #24
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20020000 	.word	0x20020000
 8000e20:	00000400 	.word	0x00000400
 8000e24:	200002e8 	.word	0x200002e8
 8000e28:	20004170 	.word	0x20004170

08000e2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <SystemInit+0x28>)
 8000e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e36:	4a07      	ldr	r2, [pc, #28]	; (8000e54 <SystemInit+0x28>)
 8000e38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e40:	4b04      	ldr	r3, [pc, #16]	; (8000e54 <SystemInit+0x28>)
 8000e42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e46:	609a      	str	r2, [r3, #8]
#endif
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e90 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e5c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e5e:	e003      	b.n	8000e68 <LoopCopyDataInit>

08000e60 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e60:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e62:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e64:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e66:	3104      	adds	r1, #4

08000e68 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e68:	480b      	ldr	r0, [pc, #44]	; (8000e98 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	; (8000e9c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e6c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e6e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e70:	d3f6      	bcc.n	8000e60 <CopyDataInit>
  ldr  r2, =_sbss
 8000e72:	4a0b      	ldr	r2, [pc, #44]	; (8000ea0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e74:	e002      	b.n	8000e7c <LoopFillZerobss>

08000e76 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e76:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e78:	f842 3b04 	str.w	r3, [r2], #4

08000e7c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e7c:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e7e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e80:	d3f9      	bcc.n	8000e76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e82:	f7ff ffd3 	bl	8000e2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e86:	f004 f937 	bl	80050f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e8a:	f7ff fba3 	bl	80005d4 <main>
  bx  lr    
 8000e8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e90:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000e94:	08005a6c 	.word	0x08005a6c
  ldr  r0, =_sdata
 8000e98:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e9c:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000ea0:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000ea4:	2000416c 	.word	0x2000416c

08000ea8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ea8:	e7fe      	b.n	8000ea8 <ADC_IRQHandler>
	...

08000eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000eb0:	4b0e      	ldr	r3, [pc, #56]	; (8000eec <HAL_Init+0x40>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a0d      	ldr	r2, [pc, #52]	; (8000eec <HAL_Init+0x40>)
 8000eb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <HAL_Init+0x40>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0a      	ldr	r2, [pc, #40]	; (8000eec <HAL_Init+0x40>)
 8000ec2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ec6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ec8:	4b08      	ldr	r3, [pc, #32]	; (8000eec <HAL_Init+0x40>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a07      	ldr	r2, [pc, #28]	; (8000eec <HAL_Init+0x40>)
 8000ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ed4:	2003      	movs	r0, #3
 8000ed6:	f000 fc61 	bl	800179c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eda:	200f      	movs	r0, #15
 8000edc:	f000 f808 	bl	8000ef0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ee0:	f7ff fe80 	bl	8000be4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40023c00 	.word	0x40023c00

08000ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ef8:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <HAL_InitTick+0x54>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <HAL_InitTick+0x58>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	4619      	mov	r1, r3
 8000f02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f06:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 fc79 	bl	8001806 <HAL_SYSTICK_Config>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e00e      	b.n	8000f3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2b0f      	cmp	r3, #15
 8000f22:	d80a      	bhi.n	8000f3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f24:	2200      	movs	r2, #0
 8000f26:	6879      	ldr	r1, [r7, #4]
 8000f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f2c:	f000 fc41 	bl	80017b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f30:	4a06      	ldr	r2, [pc, #24]	; (8000f4c <HAL_InitTick+0x5c>)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e000      	b.n	8000f3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000000 	.word	0x20000000
 8000f48:	20000008 	.word	0x20000008
 8000f4c:	20000004 	.word	0x20000004

08000f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f54:	4b06      	ldr	r3, [pc, #24]	; (8000f70 <HAL_IncTick+0x20>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <HAL_IncTick+0x24>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4413      	add	r3, r2
 8000f60:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <HAL_IncTick+0x24>)
 8000f62:	6013      	str	r3, [r2, #0]
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	20000008 	.word	0x20000008
 8000f74:	20004164 	.word	0x20004164

08000f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f7c:	4b03      	ldr	r3, [pc, #12]	; (8000f8c <HAL_GetTick+0x14>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20004164 	.word	0x20004164

08000f90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d101      	bne.n	8000fa6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e033      	b.n	800100e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d109      	bne.n	8000fc2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff fe44 	bl	8000c3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc6:	f003 0310 	and.w	r3, r3, #16
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d118      	bne.n	8001000 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fd6:	f023 0302 	bic.w	r3, r3, #2
 8000fda:	f043 0202 	orr.w	r2, r3, #2
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f000 fa0e 	bl	8001404 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	f023 0303 	bic.w	r3, r3, #3
 8000ff6:	f043 0201 	orr.w	r2, r3, #1
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	641a      	str	r2, [r3, #64]	; 0x40
 8000ffe:	e001      	b.n	8001004 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2200      	movs	r2, #0
 8001008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800100c:	7bfb      	ldrb	r3, [r7, #15]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001020:	2300      	movs	r3, #0
 8001022:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800102a:	2b01      	cmp	r3, #1
 800102c:	d101      	bne.n	8001032 <HAL_ADC_Start+0x1a>
 800102e:	2302      	movs	r3, #2
 8001030:	e0a5      	b.n	800117e <HAL_ADC_Start+0x166>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2201      	movs	r2, #1
 8001036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	2b01      	cmp	r3, #1
 8001046:	d018      	beq.n	800107a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	689a      	ldr	r2, [r3, #8]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f042 0201 	orr.w	r2, r2, #1
 8001056:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001058:	4b4c      	ldr	r3, [pc, #304]	; (800118c <HAL_ADC_Start+0x174>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a4c      	ldr	r2, [pc, #304]	; (8001190 <HAL_ADC_Start+0x178>)
 800105e:	fba2 2303 	umull	r2, r3, r2, r3
 8001062:	0c9a      	lsrs	r2, r3, #18
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800106c:	e002      	b.n	8001074 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	3b01      	subs	r3, #1
 8001072:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d1f9      	bne.n	800106e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	2b01      	cmp	r3, #1
 8001086:	d179      	bne.n	800117c <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001090:	f023 0301 	bic.w	r3, r3, #1
 8001094:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d007      	beq.n	80010ba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80010b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010c6:	d106      	bne.n	80010d6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010cc:	f023 0206 	bic.w	r2, r3, #6
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	645a      	str	r2, [r3, #68]	; 0x44
 80010d4:	e002      	b.n	80010dc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2200      	movs	r2, #0
 80010da:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80010e4:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <HAL_ADC_Start+0x17c>)
 80010e6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80010f0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f003 031f 	and.w	r3, r3, #31
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d12a      	bne.n	8001154 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a25      	ldr	r2, [pc, #148]	; (8001198 <HAL_ADC_Start+0x180>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d015      	beq.n	8001134 <HAL_ADC_Start+0x11c>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a23      	ldr	r2, [pc, #140]	; (800119c <HAL_ADC_Start+0x184>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d105      	bne.n	800111e <HAL_ADC_Start+0x106>
 8001112:	4b20      	ldr	r3, [pc, #128]	; (8001194 <HAL_ADC_Start+0x17c>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f003 031f 	and.w	r3, r3, #31
 800111a:	2b00      	cmp	r3, #0
 800111c:	d00a      	beq.n	8001134 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a1f      	ldr	r2, [pc, #124]	; (80011a0 <HAL_ADC_Start+0x188>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d129      	bne.n	800117c <HAL_ADC_Start+0x164>
 8001128:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <HAL_ADC_Start+0x17c>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	f003 031f 	and.w	r3, r3, #31
 8001130:	2b0f      	cmp	r3, #15
 8001132:	d823      	bhi.n	800117c <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d11c      	bne.n	800117c <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	689a      	ldr	r2, [r3, #8]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	e013      	b.n	800117c <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a0f      	ldr	r2, [pc, #60]	; (8001198 <HAL_ADC_Start+0x180>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d10e      	bne.n	800117c <HAL_ADC_Start+0x164>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d107      	bne.n	800117c <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	689a      	ldr	r2, [r3, #8]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800117a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	20000000 	.word	0x20000000
 8001190:	431bde83 	.word	0x431bde83
 8001194:	40012300 	.word	0x40012300
 8001198:	40012000 	.word	0x40012000
 800119c:	40012100 	.word	0x40012100
 80011a0:	40012200 	.word	0x40012200

080011a4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
	...

080011c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d101      	bne.n	80011dc <HAL_ADC_ConfigChannel+0x1c>
 80011d8:	2302      	movs	r3, #2
 80011da:	e105      	b.n	80013e8 <HAL_ADC_ConfigChannel+0x228>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2201      	movs	r2, #1
 80011e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b09      	cmp	r3, #9
 80011ea:	d925      	bls.n	8001238 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	68d9      	ldr	r1, [r3, #12]
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	4613      	mov	r3, r2
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	4413      	add	r3, r2
 8001200:	3b1e      	subs	r3, #30
 8001202:	2207      	movs	r2, #7
 8001204:	fa02 f303 	lsl.w	r3, r2, r3
 8001208:	43da      	mvns	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	400a      	ands	r2, r1
 8001210:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	68d9      	ldr	r1, [r3, #12]
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	b29b      	uxth	r3, r3
 8001222:	4618      	mov	r0, r3
 8001224:	4603      	mov	r3, r0
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	4403      	add	r3, r0
 800122a:	3b1e      	subs	r3, #30
 800122c:	409a      	lsls	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	430a      	orrs	r2, r1
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	e022      	b.n	800127e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6919      	ldr	r1, [r3, #16]
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	b29b      	uxth	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	4613      	mov	r3, r2
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	4413      	add	r3, r2
 800124c:	2207      	movs	r2, #7
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43da      	mvns	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	400a      	ands	r2, r1
 800125a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6919      	ldr	r1, [r3, #16]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	689a      	ldr	r2, [r3, #8]
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	b29b      	uxth	r3, r3
 800126c:	4618      	mov	r0, r3
 800126e:	4603      	mov	r3, r0
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4403      	add	r3, r0
 8001274:	409a      	lsls	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	430a      	orrs	r2, r1
 800127c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	2b06      	cmp	r3, #6
 8001284:	d824      	bhi.n	80012d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	4613      	mov	r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	3b05      	subs	r3, #5
 8001298:	221f      	movs	r2, #31
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43da      	mvns	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	400a      	ands	r2, r1
 80012a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	4618      	mov	r0, r3
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	4613      	mov	r3, r2
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	4413      	add	r3, r2
 80012c0:	3b05      	subs	r3, #5
 80012c2:	fa00 f203 	lsl.w	r2, r0, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	430a      	orrs	r2, r1
 80012cc:	635a      	str	r2, [r3, #52]	; 0x34
 80012ce:	e04c      	b.n	800136a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	2b0c      	cmp	r3, #12
 80012d6:	d824      	bhi.n	8001322 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685a      	ldr	r2, [r3, #4]
 80012e2:	4613      	mov	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4413      	add	r3, r2
 80012e8:	3b23      	subs	r3, #35	; 0x23
 80012ea:	221f      	movs	r2, #31
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	43da      	mvns	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	400a      	ands	r2, r1
 80012f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	b29b      	uxth	r3, r3
 8001306:	4618      	mov	r0, r3
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685a      	ldr	r2, [r3, #4]
 800130c:	4613      	mov	r3, r2
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	3b23      	subs	r3, #35	; 0x23
 8001314:	fa00 f203 	lsl.w	r2, r0, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	430a      	orrs	r2, r1
 800131e:	631a      	str	r2, [r3, #48]	; 0x30
 8001320:	e023      	b.n	800136a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685a      	ldr	r2, [r3, #4]
 800132c:	4613      	mov	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	4413      	add	r3, r2
 8001332:	3b41      	subs	r3, #65	; 0x41
 8001334:	221f      	movs	r2, #31
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	43da      	mvns	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	400a      	ands	r2, r1
 8001342:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	b29b      	uxth	r3, r3
 8001350:	4618      	mov	r0, r3
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685a      	ldr	r2, [r3, #4]
 8001356:	4613      	mov	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	4413      	add	r3, r2
 800135c:	3b41      	subs	r3, #65	; 0x41
 800135e:	fa00 f203 	lsl.w	r2, r0, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	430a      	orrs	r2, r1
 8001368:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800136a:	4b22      	ldr	r3, [pc, #136]	; (80013f4 <HAL_ADC_ConfigChannel+0x234>)
 800136c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a21      	ldr	r2, [pc, #132]	; (80013f8 <HAL_ADC_ConfigChannel+0x238>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d109      	bne.n	800138c <HAL_ADC_ConfigChannel+0x1cc>
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2b12      	cmp	r3, #18
 800137e:	d105      	bne.n	800138c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a19      	ldr	r2, [pc, #100]	; (80013f8 <HAL_ADC_ConfigChannel+0x238>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d123      	bne.n	80013de <HAL_ADC_ConfigChannel+0x21e>
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2b10      	cmp	r3, #16
 800139c:	d003      	beq.n	80013a6 <HAL_ADC_ConfigChannel+0x1e6>
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2b11      	cmp	r3, #17
 80013a4:	d11b      	bne.n	80013de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2b10      	cmp	r3, #16
 80013b8:	d111      	bne.n	80013de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013ba:	4b10      	ldr	r3, [pc, #64]	; (80013fc <HAL_ADC_ConfigChannel+0x23c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a10      	ldr	r2, [pc, #64]	; (8001400 <HAL_ADC_ConfigChannel+0x240>)
 80013c0:	fba2 2303 	umull	r2, r3, r2, r3
 80013c4:	0c9a      	lsrs	r2, r3, #18
 80013c6:	4613      	mov	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80013d0:	e002      	b.n	80013d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	3b01      	subs	r3, #1
 80013d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1f9      	bne.n	80013d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	40012300 	.word	0x40012300
 80013f8:	40012000 	.word	0x40012000
 80013fc:	20000000 	.word	0x20000000
 8001400:	431bde83 	.word	0x431bde83

08001404 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800140c:	4b79      	ldr	r3, [pc, #484]	; (80015f4 <ADC_Init+0x1f0>)
 800140e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	431a      	orrs	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	685a      	ldr	r2, [r3, #4]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001438:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6859      	ldr	r1, [r3, #4]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	021a      	lsls	r2, r3, #8
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	430a      	orrs	r2, r1
 800144c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	685a      	ldr	r2, [r3, #4]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800145c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6859      	ldr	r1, [r3, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689a      	ldr	r2, [r3, #8]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	430a      	orrs	r2, r1
 800146e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800147e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6899      	ldr	r1, [r3, #8]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	68da      	ldr	r2, [r3, #12]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	430a      	orrs	r2, r1
 8001490:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001496:	4a58      	ldr	r2, [pc, #352]	; (80015f8 <ADC_Init+0x1f4>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d022      	beq.n	80014e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6899      	ldr	r1, [r3, #8]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	430a      	orrs	r2, r1
 80014bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	689a      	ldr	r2, [r3, #8]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	6899      	ldr	r1, [r3, #8]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	430a      	orrs	r2, r1
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	e00f      	b.n	8001502 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001500:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	689a      	ldr	r2, [r3, #8]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f022 0202 	bic.w	r2, r2, #2
 8001510:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	6899      	ldr	r1, [r3, #8]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7e1b      	ldrb	r3, [r3, #24]
 800151c:	005a      	lsls	r2, r3, #1
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	430a      	orrs	r2, r1
 8001524:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 3020 	ldrb.w	r3, [r3, #32]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d01b      	beq.n	8001568 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	685a      	ldr	r2, [r3, #4]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800153e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	685a      	ldr	r2, [r3, #4]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800154e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	6859      	ldr	r1, [r3, #4]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800155a:	3b01      	subs	r3, #1
 800155c:	035a      	lsls	r2, r3, #13
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	430a      	orrs	r2, r1
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	e007      	b.n	8001578 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	685a      	ldr	r2, [r3, #4]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001576:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001586:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	3b01      	subs	r3, #1
 8001594:	051a      	lsls	r2, r3, #20
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	430a      	orrs	r2, r1
 800159c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	689a      	ldr	r2, [r3, #8]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80015ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	6899      	ldr	r1, [r3, #8]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015ba:	025a      	lsls	r2, r3, #9
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	430a      	orrs	r2, r1
 80015c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	689a      	ldr	r2, [r3, #8]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6899      	ldr	r1, [r3, #8]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	029a      	lsls	r2, r3, #10
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	430a      	orrs	r2, r1
 80015e6:	609a      	str	r2, [r3, #8]
}
 80015e8:	bf00      	nop
 80015ea:	3714      	adds	r7, #20
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr
 80015f4:	40012300 	.word	0x40012300
 80015f8:	0f000001 	.word	0x0f000001

080015fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f003 0307 	and.w	r3, r3, #7
 800160a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800160c:	4b0c      	ldr	r3, [pc, #48]	; (8001640 <__NVIC_SetPriorityGrouping+0x44>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001612:	68ba      	ldr	r2, [r7, #8]
 8001614:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001618:	4013      	ands	r3, r2
 800161a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001624:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001628:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800162c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800162e:	4a04      	ldr	r2, [pc, #16]	; (8001640 <__NVIC_SetPriorityGrouping+0x44>)
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	60d3      	str	r3, [r2, #12]
}
 8001634:	bf00      	nop
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr
 8001640:	e000ed00 	.word	0xe000ed00

08001644 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001648:	4b04      	ldr	r3, [pc, #16]	; (800165c <__NVIC_GetPriorityGrouping+0x18>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	0a1b      	lsrs	r3, r3, #8
 800164e:	f003 0307 	and.w	r3, r3, #7
}
 8001652:	4618      	mov	r0, r3
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166e:	2b00      	cmp	r3, #0
 8001670:	db0b      	blt.n	800168a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001672:	79fb      	ldrb	r3, [r7, #7]
 8001674:	f003 021f 	and.w	r2, r3, #31
 8001678:	4907      	ldr	r1, [pc, #28]	; (8001698 <__NVIC_EnableIRQ+0x38>)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	095b      	lsrs	r3, r3, #5
 8001680:	2001      	movs	r0, #1
 8001682:	fa00 f202 	lsl.w	r2, r0, r2
 8001686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	e000e100 	.word	0xe000e100

0800169c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	6039      	str	r1, [r7, #0]
 80016a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	db0a      	blt.n	80016c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	490c      	ldr	r1, [pc, #48]	; (80016e8 <__NVIC_SetPriority+0x4c>)
 80016b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ba:	0112      	lsls	r2, r2, #4
 80016bc:	b2d2      	uxtb	r2, r2
 80016be:	440b      	add	r3, r1
 80016c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016c4:	e00a      	b.n	80016dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	4908      	ldr	r1, [pc, #32]	; (80016ec <__NVIC_SetPriority+0x50>)
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	f003 030f 	and.w	r3, r3, #15
 80016d2:	3b04      	subs	r3, #4
 80016d4:	0112      	lsls	r2, r2, #4
 80016d6:	b2d2      	uxtb	r2, r2
 80016d8:	440b      	add	r3, r1
 80016da:	761a      	strb	r2, [r3, #24]
}
 80016dc:	bf00      	nop
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	e000e100 	.word	0xe000e100
 80016ec:	e000ed00 	.word	0xe000ed00

080016f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b089      	sub	sp, #36	; 0x24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	60b9      	str	r1, [r7, #8]
 80016fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	f1c3 0307 	rsb	r3, r3, #7
 800170a:	2b04      	cmp	r3, #4
 800170c:	bf28      	it	cs
 800170e:	2304      	movcs	r3, #4
 8001710:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3304      	adds	r3, #4
 8001716:	2b06      	cmp	r3, #6
 8001718:	d902      	bls.n	8001720 <NVIC_EncodePriority+0x30>
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	3b03      	subs	r3, #3
 800171e:	e000      	b.n	8001722 <NVIC_EncodePriority+0x32>
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001724:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	43da      	mvns	r2, r3
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	401a      	ands	r2, r3
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001738:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	fa01 f303 	lsl.w	r3, r1, r3
 8001742:	43d9      	mvns	r1, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001748:	4313      	orrs	r3, r2
         );
}
 800174a:	4618      	mov	r0, r3
 800174c:	3724      	adds	r7, #36	; 0x24
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
	...

08001758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3b01      	subs	r3, #1
 8001764:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001768:	d301      	bcc.n	800176e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800176a:	2301      	movs	r3, #1
 800176c:	e00f      	b.n	800178e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800176e:	4a0a      	ldr	r2, [pc, #40]	; (8001798 <SysTick_Config+0x40>)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	3b01      	subs	r3, #1
 8001774:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001776:	210f      	movs	r1, #15
 8001778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800177c:	f7ff ff8e 	bl	800169c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <SysTick_Config+0x40>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001786:	4b04      	ldr	r3, [pc, #16]	; (8001798 <SysTick_Config+0x40>)
 8001788:	2207      	movs	r2, #7
 800178a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	e000e010 	.word	0xe000e010

0800179c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff ff29 	bl	80015fc <__NVIC_SetPriorityGrouping>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b086      	sub	sp, #24
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	4603      	mov	r3, r0
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017c4:	f7ff ff3e 	bl	8001644 <__NVIC_GetPriorityGrouping>
 80017c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	68b9      	ldr	r1, [r7, #8]
 80017ce:	6978      	ldr	r0, [r7, #20]
 80017d0:	f7ff ff8e 	bl	80016f0 <NVIC_EncodePriority>
 80017d4:	4602      	mov	r2, r0
 80017d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff5d 	bl	800169c <__NVIC_SetPriority>
}
 80017e2:	bf00      	nop
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	4603      	mov	r3, r0
 80017f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff ff31 	bl	8001660 <__NVIC_EnableIRQ>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff ffa2 	bl	8001758 <SysTick_Config>
 8001814:	4603      	mov	r3, r0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}

0800181e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800181e:	b480      	push	{r7}
 8001820:	b083      	sub	sp, #12
 8001822:	af00      	add	r7, sp, #0
 8001824:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d004      	beq.n	800183c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2280      	movs	r2, #128	; 0x80
 8001836:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e00c      	b.n	8001856 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2205      	movs	r2, #5
 8001840:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f022 0201 	bic.w	r2, r2, #1
 8001852:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
	...

08001864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001864:	b480      	push	{r7}
 8001866:	b089      	sub	sp, #36	; 0x24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]
 800187e:	e16b      	b.n	8001b58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001880:	2201      	movs	r2, #1
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	697a      	ldr	r2, [r7, #20]
 8001890:	4013      	ands	r3, r2
 8001892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	429a      	cmp	r2, r3
 800189a:	f040 815a 	bne.w	8001b52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d00b      	beq.n	80018be <HAL_GPIO_Init+0x5a>
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d007      	beq.n	80018be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018b2:	2b11      	cmp	r3, #17
 80018b4:	d003      	beq.n	80018be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2b12      	cmp	r3, #18
 80018bc:	d130      	bne.n	8001920 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	2203      	movs	r2, #3
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4013      	ands	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	68da      	ldr	r2, [r3, #12]
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f4:	2201      	movs	r2, #1
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4013      	ands	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	091b      	lsrs	r3, r3, #4
 800190a:	f003 0201 	and.w	r2, r3, #1
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	2203      	movs	r2, #3
 800192c:	fa02 f303 	lsl.w	r3, r2, r3
 8001930:	43db      	mvns	r3, r3
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	4013      	ands	r3, r2
 8001936:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	689a      	ldr	r2, [r3, #8]
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4313      	orrs	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	2b02      	cmp	r3, #2
 8001956:	d003      	beq.n	8001960 <HAL_GPIO_Init+0xfc>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b12      	cmp	r3, #18
 800195e:	d123      	bne.n	80019a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	08da      	lsrs	r2, r3, #3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3208      	adds	r2, #8
 8001968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800196c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	220f      	movs	r2, #15
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	4013      	ands	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	691a      	ldr	r2, [r3, #16]
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	69ba      	ldr	r2, [r7, #24]
 8001996:	4313      	orrs	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	08da      	lsrs	r2, r3, #3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3208      	adds	r2, #8
 80019a2:	69b9      	ldr	r1, [r7, #24]
 80019a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	2203      	movs	r2, #3
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	43db      	mvns	r3, r3
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 0203 	and.w	r2, r3, #3
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f000 80b4 	beq.w	8001b52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	4b5f      	ldr	r3, [pc, #380]	; (8001b6c <HAL_GPIO_Init+0x308>)
 80019f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f2:	4a5e      	ldr	r2, [pc, #376]	; (8001b6c <HAL_GPIO_Init+0x308>)
 80019f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019f8:	6453      	str	r3, [r2, #68]	; 0x44
 80019fa:	4b5c      	ldr	r3, [pc, #368]	; (8001b6c <HAL_GPIO_Init+0x308>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a06:	4a5a      	ldr	r2, [pc, #360]	; (8001b70 <HAL_GPIO_Init+0x30c>)
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	089b      	lsrs	r3, r3, #2
 8001a0c:	3302      	adds	r3, #2
 8001a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	220f      	movs	r2, #15
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43db      	mvns	r3, r3
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	4013      	ands	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a51      	ldr	r2, [pc, #324]	; (8001b74 <HAL_GPIO_Init+0x310>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d02b      	beq.n	8001a8a <HAL_GPIO_Init+0x226>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a50      	ldr	r2, [pc, #320]	; (8001b78 <HAL_GPIO_Init+0x314>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d025      	beq.n	8001a86 <HAL_GPIO_Init+0x222>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a4f      	ldr	r2, [pc, #316]	; (8001b7c <HAL_GPIO_Init+0x318>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d01f      	beq.n	8001a82 <HAL_GPIO_Init+0x21e>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a4e      	ldr	r2, [pc, #312]	; (8001b80 <HAL_GPIO_Init+0x31c>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d019      	beq.n	8001a7e <HAL_GPIO_Init+0x21a>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a4d      	ldr	r2, [pc, #308]	; (8001b84 <HAL_GPIO_Init+0x320>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d013      	beq.n	8001a7a <HAL_GPIO_Init+0x216>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a4c      	ldr	r2, [pc, #304]	; (8001b88 <HAL_GPIO_Init+0x324>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d00d      	beq.n	8001a76 <HAL_GPIO_Init+0x212>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a4b      	ldr	r2, [pc, #300]	; (8001b8c <HAL_GPIO_Init+0x328>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d007      	beq.n	8001a72 <HAL_GPIO_Init+0x20e>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a4a      	ldr	r2, [pc, #296]	; (8001b90 <HAL_GPIO_Init+0x32c>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d101      	bne.n	8001a6e <HAL_GPIO_Init+0x20a>
 8001a6a:	2307      	movs	r3, #7
 8001a6c:	e00e      	b.n	8001a8c <HAL_GPIO_Init+0x228>
 8001a6e:	2308      	movs	r3, #8
 8001a70:	e00c      	b.n	8001a8c <HAL_GPIO_Init+0x228>
 8001a72:	2306      	movs	r3, #6
 8001a74:	e00a      	b.n	8001a8c <HAL_GPIO_Init+0x228>
 8001a76:	2305      	movs	r3, #5
 8001a78:	e008      	b.n	8001a8c <HAL_GPIO_Init+0x228>
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	e006      	b.n	8001a8c <HAL_GPIO_Init+0x228>
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e004      	b.n	8001a8c <HAL_GPIO_Init+0x228>
 8001a82:	2302      	movs	r3, #2
 8001a84:	e002      	b.n	8001a8c <HAL_GPIO_Init+0x228>
 8001a86:	2301      	movs	r3, #1
 8001a88:	e000      	b.n	8001a8c <HAL_GPIO_Init+0x228>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	69fa      	ldr	r2, [r7, #28]
 8001a8e:	f002 0203 	and.w	r2, r2, #3
 8001a92:	0092      	lsls	r2, r2, #2
 8001a94:	4093      	lsls	r3, r2
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a9c:	4934      	ldr	r1, [pc, #208]	; (8001b70 <HAL_GPIO_Init+0x30c>)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	089b      	lsrs	r3, r3, #2
 8001aa2:	3302      	adds	r3, #2
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001aaa:	4b3a      	ldr	r3, [pc, #232]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ace:	4a31      	ldr	r2, [pc, #196]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ad4:	4b2f      	ldr	r3, [pc, #188]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	43db      	mvns	r3, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d003      	beq.n	8001af8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001af8:	4a26      	ldr	r2, [pc, #152]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001afe:	4b25      	ldr	r3, [pc, #148]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	43db      	mvns	r3, r3
 8001b08:	69ba      	ldr	r2, [r7, #24]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b22:	4a1c      	ldr	r2, [pc, #112]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b28:	4b1a      	ldr	r3, [pc, #104]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d003      	beq.n	8001b4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b4c:	4a11      	ldr	r2, [pc, #68]	; (8001b94 <HAL_GPIO_Init+0x330>)
 8001b4e:	69bb      	ldr	r3, [r7, #24]
 8001b50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3301      	adds	r3, #1
 8001b56:	61fb      	str	r3, [r7, #28]
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	2b0f      	cmp	r3, #15
 8001b5c:	f67f ae90 	bls.w	8001880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b60:	bf00      	nop
 8001b62:	3724      	adds	r7, #36	; 0x24
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40013800 	.word	0x40013800
 8001b74:	40020000 	.word	0x40020000
 8001b78:	40020400 	.word	0x40020400
 8001b7c:	40020800 	.word	0x40020800
 8001b80:	40020c00 	.word	0x40020c00
 8001b84:	40021000 	.word	0x40021000
 8001b88:	40021400 	.word	0x40021400
 8001b8c:	40021800 	.word	0x40021800
 8001b90:	40021c00 	.word	0x40021c00
 8001b94:	40013c00 	.word	0x40013c00

08001b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	807b      	strh	r3, [r7, #2]
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ba8:	787b      	ldrb	r3, [r7, #1]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d003      	beq.n	8001bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bae:	887a      	ldrh	r2, [r7, #2]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bb4:	e003      	b.n	8001bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bb6:	887b      	ldrh	r3, [r7, #2]
 8001bb8:	041a      	lsls	r2, r3, #16
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	619a      	str	r2, [r3, #24]
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b083      	sub	sp, #12
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	695a      	ldr	r2, [r3, #20]
 8001bda:	887b      	ldrh	r3, [r7, #2]
 8001bdc:	401a      	ands	r2, r3
 8001bde:	887b      	ldrh	r3, [r7, #2]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d104      	bne.n	8001bee <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001be4:	887b      	ldrh	r3, [r7, #2]
 8001be6:	041a      	lsls	r2, r3, #16
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001bec:	e002      	b.n	8001bf4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001bee:	887a      	ldrh	r2, [r7, #2]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	619a      	str	r2, [r3, #24]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e25b      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d075      	beq.n	8001d0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c1e:	4ba3      	ldr	r3, [pc, #652]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 030c 	and.w	r3, r3, #12
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d00c      	beq.n	8001c44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c2a:	4ba0      	ldr	r3, [pc, #640]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c32:	2b08      	cmp	r3, #8
 8001c34:	d112      	bne.n	8001c5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c36:	4b9d      	ldr	r3, [pc, #628]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c42:	d10b      	bne.n	8001c5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c44:	4b99      	ldr	r3, [pc, #612]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d05b      	beq.n	8001d08 <HAL_RCC_OscConfig+0x108>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d157      	bne.n	8001d08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e236      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c64:	d106      	bne.n	8001c74 <HAL_RCC_OscConfig+0x74>
 8001c66:	4b91      	ldr	r3, [pc, #580]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a90      	ldr	r2, [pc, #576]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c70:	6013      	str	r3, [r2, #0]
 8001c72:	e01d      	b.n	8001cb0 <HAL_RCC_OscConfig+0xb0>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c7c:	d10c      	bne.n	8001c98 <HAL_RCC_OscConfig+0x98>
 8001c7e:	4b8b      	ldr	r3, [pc, #556]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a8a      	ldr	r2, [pc, #552]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c88:	6013      	str	r3, [r2, #0]
 8001c8a:	4b88      	ldr	r3, [pc, #544]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a87      	ldr	r2, [pc, #540]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c94:	6013      	str	r3, [r2, #0]
 8001c96:	e00b      	b.n	8001cb0 <HAL_RCC_OscConfig+0xb0>
 8001c98:	4b84      	ldr	r3, [pc, #528]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a83      	ldr	r2, [pc, #524]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ca2:	6013      	str	r3, [r2, #0]
 8001ca4:	4b81      	ldr	r3, [pc, #516]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a80      	ldr	r2, [pc, #512]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d013      	beq.n	8001ce0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb8:	f7ff f95e 	bl	8000f78 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cc0:	f7ff f95a 	bl	8000f78 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b64      	cmp	r3, #100	; 0x64
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e1fb      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd2:	4b76      	ldr	r3, [pc, #472]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0xc0>
 8001cde:	e014      	b.n	8001d0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce0:	f7ff f94a 	bl	8000f78 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ce8:	f7ff f946 	bl	8000f78 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b64      	cmp	r3, #100	; 0x64
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e1e7      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cfa:	4b6c      	ldr	r3, [pc, #432]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d1f0      	bne.n	8001ce8 <HAL_RCC_OscConfig+0xe8>
 8001d06:	e000      	b.n	8001d0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d063      	beq.n	8001dde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d16:	4b65      	ldr	r3, [pc, #404]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f003 030c 	and.w	r3, r3, #12
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00b      	beq.n	8001d3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d22:	4b62      	ldr	r3, [pc, #392]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d2a:	2b08      	cmp	r3, #8
 8001d2c:	d11c      	bne.n	8001d68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d2e:	4b5f      	ldr	r3, [pc, #380]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d116      	bne.n	8001d68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d3a:	4b5c      	ldr	r3, [pc, #368]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d005      	beq.n	8001d52 <HAL_RCC_OscConfig+0x152>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d001      	beq.n	8001d52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e1bb      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d52:	4b56      	ldr	r3, [pc, #344]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	4952      	ldr	r1, [pc, #328]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d66:	e03a      	b.n	8001dde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d020      	beq.n	8001db2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d70:	4b4f      	ldr	r3, [pc, #316]	; (8001eb0 <HAL_RCC_OscConfig+0x2b0>)
 8001d72:	2201      	movs	r2, #1
 8001d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d76:	f7ff f8ff 	bl	8000f78 <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d7c:	e008      	b.n	8001d90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d7e:	f7ff f8fb 	bl	8000f78 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d901      	bls.n	8001d90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e19c      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d90:	4b46      	ldr	r3, [pc, #280]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0302 	and.w	r3, r3, #2
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d0f0      	beq.n	8001d7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d9c:	4b43      	ldr	r3, [pc, #268]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	4940      	ldr	r1, [pc, #256]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	600b      	str	r3, [r1, #0]
 8001db0:	e015      	b.n	8001dde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001db2:	4b3f      	ldr	r3, [pc, #252]	; (8001eb0 <HAL_RCC_OscConfig+0x2b0>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db8:	f7ff f8de 	bl	8000f78 <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc0:	f7ff f8da 	bl	8000f78 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e17b      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dd2:	4b36      	ldr	r3, [pc, #216]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1f0      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d030      	beq.n	8001e4c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	695b      	ldr	r3, [r3, #20]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d016      	beq.n	8001e20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001df2:	4b30      	ldr	r3, [pc, #192]	; (8001eb4 <HAL_RCC_OscConfig+0x2b4>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001df8:	f7ff f8be 	bl	8000f78 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e00:	f7ff f8ba 	bl	8000f78 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e15b      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e12:	4b26      	ldr	r3, [pc, #152]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001e14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0f0      	beq.n	8001e00 <HAL_RCC_OscConfig+0x200>
 8001e1e:	e015      	b.n	8001e4c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e20:	4b24      	ldr	r3, [pc, #144]	; (8001eb4 <HAL_RCC_OscConfig+0x2b4>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e26:	f7ff f8a7 	bl	8000f78 <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e2c:	e008      	b.n	8001e40 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e2e:	f7ff f8a3 	bl	8000f78 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d901      	bls.n	8001e40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	e144      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e40:	4b1a      	ldr	r3, [pc, #104]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001e42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d1f0      	bne.n	8001e2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	f000 80a0 	beq.w	8001f9a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e5e:	4b13      	ldr	r3, [pc, #76]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d10f      	bne.n	8001e8a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60bb      	str	r3, [r7, #8]
 8001e6e:	4b0f      	ldr	r3, [pc, #60]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	4a0e      	ldr	r2, [pc, #56]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e78:	6413      	str	r3, [r2, #64]	; 0x40
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <HAL_RCC_OscConfig+0x2ac>)
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e86:	2301      	movs	r3, #1
 8001e88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e8a:	4b0b      	ldr	r3, [pc, #44]	; (8001eb8 <HAL_RCC_OscConfig+0x2b8>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d121      	bne.n	8001eda <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e96:	4b08      	ldr	r3, [pc, #32]	; (8001eb8 <HAL_RCC_OscConfig+0x2b8>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a07      	ldr	r2, [pc, #28]	; (8001eb8 <HAL_RCC_OscConfig+0x2b8>)
 8001e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ea0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ea2:	f7ff f869 	bl	8000f78 <HAL_GetTick>
 8001ea6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea8:	e011      	b.n	8001ece <HAL_RCC_OscConfig+0x2ce>
 8001eaa:	bf00      	nop
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	42470000 	.word	0x42470000
 8001eb4:	42470e80 	.word	0x42470e80
 8001eb8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ebc:	f7ff f85c 	bl	8000f78 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e0fd      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ece:	4b81      	ldr	r3, [pc, #516]	; (80020d4 <HAL_RCC_OscConfig+0x4d4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d0f0      	beq.n	8001ebc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d106      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x2f0>
 8001ee2:	4b7d      	ldr	r3, [pc, #500]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ee6:	4a7c      	ldr	r2, [pc, #496]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6713      	str	r3, [r2, #112]	; 0x70
 8001eee:	e01c      	b.n	8001f2a <HAL_RCC_OscConfig+0x32a>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	2b05      	cmp	r3, #5
 8001ef6:	d10c      	bne.n	8001f12 <HAL_RCC_OscConfig+0x312>
 8001ef8:	4b77      	ldr	r3, [pc, #476]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efc:	4a76      	ldr	r2, [pc, #472]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001efe:	f043 0304 	orr.w	r3, r3, #4
 8001f02:	6713      	str	r3, [r2, #112]	; 0x70
 8001f04:	4b74      	ldr	r3, [pc, #464]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f08:	4a73      	ldr	r2, [pc, #460]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	6713      	str	r3, [r2, #112]	; 0x70
 8001f10:	e00b      	b.n	8001f2a <HAL_RCC_OscConfig+0x32a>
 8001f12:	4b71      	ldr	r3, [pc, #452]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f16:	4a70      	ldr	r2, [pc, #448]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f18:	f023 0301 	bic.w	r3, r3, #1
 8001f1c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f1e:	4b6e      	ldr	r3, [pc, #440]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f22:	4a6d      	ldr	r2, [pc, #436]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f24:	f023 0304 	bic.w	r3, r3, #4
 8001f28:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d015      	beq.n	8001f5e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f32:	f7ff f821 	bl	8000f78 <HAL_GetTick>
 8001f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f38:	e00a      	b.n	8001f50 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f3a:	f7ff f81d 	bl	8000f78 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e0bc      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f50:	4b61      	ldr	r3, [pc, #388]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0ee      	beq.n	8001f3a <HAL_RCC_OscConfig+0x33a>
 8001f5c:	e014      	b.n	8001f88 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f5e:	f7ff f80b 	bl	8000f78 <HAL_GetTick>
 8001f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f64:	e00a      	b.n	8001f7c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f66:	f7ff f807 	bl	8000f78 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e0a6      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f7c:	4b56      	ldr	r3, [pc, #344]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d1ee      	bne.n	8001f66 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f88:	7dfb      	ldrb	r3, [r7, #23]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d105      	bne.n	8001f9a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f8e:	4b52      	ldr	r3, [pc, #328]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	4a51      	ldr	r2, [pc, #324]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001f94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f98:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 8092 	beq.w	80020c8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fa4:	4b4c      	ldr	r3, [pc, #304]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f003 030c 	and.w	r3, r3, #12
 8001fac:	2b08      	cmp	r3, #8
 8001fae:	d05c      	beq.n	800206a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d141      	bne.n	800203c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb8:	4b48      	ldr	r3, [pc, #288]	; (80020dc <HAL_RCC_OscConfig+0x4dc>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbe:	f7fe ffdb 	bl	8000f78 <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc4:	e008      	b.n	8001fd8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc6:	f7fe ffd7 	bl	8000f78 <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d901      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e078      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd8:	4b3f      	ldr	r3, [pc, #252]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1f0      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69da      	ldr	r2, [r3, #28]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a1b      	ldr	r3, [r3, #32]
 8001fec:	431a      	orrs	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff2:	019b      	lsls	r3, r3, #6
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffa:	085b      	lsrs	r3, r3, #1
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	041b      	lsls	r3, r3, #16
 8002000:	431a      	orrs	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002006:	061b      	lsls	r3, r3, #24
 8002008:	4933      	ldr	r1, [pc, #204]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 800200a:	4313      	orrs	r3, r2
 800200c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800200e:	4b33      	ldr	r3, [pc, #204]	; (80020dc <HAL_RCC_OscConfig+0x4dc>)
 8002010:	2201      	movs	r2, #1
 8002012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002014:	f7fe ffb0 	bl	8000f78 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800201c:	f7fe ffac 	bl	8000f78 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e04d      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800202e:	4b2a      	ldr	r3, [pc, #168]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f0      	beq.n	800201c <HAL_RCC_OscConfig+0x41c>
 800203a:	e045      	b.n	80020c8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203c:	4b27      	ldr	r3, [pc, #156]	; (80020dc <HAL_RCC_OscConfig+0x4dc>)
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002042:	f7fe ff99 	bl	8000f78 <HAL_GetTick>
 8002046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002048:	e008      	b.n	800205c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800204a:	f7fe ff95 	bl	8000f78 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d901      	bls.n	800205c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e036      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800205c:	4b1e      	ldr	r3, [pc, #120]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f0      	bne.n	800204a <HAL_RCC_OscConfig+0x44a>
 8002068:	e02e      	b.n	80020c8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e029      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002076:	4b18      	ldr	r3, [pc, #96]	; (80020d8 <HAL_RCC_OscConfig+0x4d8>)
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	429a      	cmp	r2, r3
 8002088:	d11c      	bne.n	80020c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002094:	429a      	cmp	r2, r3
 8002096:	d115      	bne.n	80020c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800209e:	4013      	ands	r3, r2
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d10d      	bne.n	80020c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d106      	bne.n	80020c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d001      	beq.n	80020c8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e000      	b.n	80020ca <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40007000 	.word	0x40007000
 80020d8:	40023800 	.word	0x40023800
 80020dc:	42470060 	.word	0x42470060

080020e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0cc      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80020f4:	4b68      	ldr	r3, [pc, #416]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 030f 	and.w	r3, r3, #15
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d90c      	bls.n	800211c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002102:	4b65      	ldr	r3, [pc, #404]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800210a:	4b63      	ldr	r3, [pc, #396]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 030f 	and.w	r3, r3, #15
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d001      	beq.n	800211c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e0b8      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d020      	beq.n	800216a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b00      	cmp	r3, #0
 8002132:	d005      	beq.n	8002140 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002134:	4b59      	ldr	r3, [pc, #356]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	4a58      	ldr	r2, [pc, #352]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800213a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800213e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0308 	and.w	r3, r3, #8
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800214c:	4b53      	ldr	r3, [pc, #332]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	4a52      	ldr	r2, [pc, #328]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002156:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002158:	4b50      	ldr	r3, [pc, #320]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	494d      	ldr	r1, [pc, #308]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002166:	4313      	orrs	r3, r2
 8002168:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	d044      	beq.n	8002200 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d107      	bne.n	800218e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217e:	4b47      	ldr	r3, [pc, #284]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d119      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e07f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b02      	cmp	r3, #2
 8002194:	d003      	beq.n	800219e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800219a:	2b03      	cmp	r3, #3
 800219c:	d107      	bne.n	80021ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800219e:	4b3f      	ldr	r3, [pc, #252]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d109      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e06f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ae:	4b3b      	ldr	r3, [pc, #236]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e067      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021be:	4b37      	ldr	r3, [pc, #220]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f023 0203 	bic.w	r2, r3, #3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	4934      	ldr	r1, [pc, #208]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021d0:	f7fe fed2 	bl	8000f78 <HAL_GetTick>
 80021d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d6:	e00a      	b.n	80021ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d8:	f7fe fece 	bl	8000f78 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e04f      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ee:	4b2b      	ldr	r3, [pc, #172]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f003 020c 	and.w	r2, r3, #12
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d1eb      	bne.n	80021d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002200:	4b25      	ldr	r3, [pc, #148]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 030f 	and.w	r3, r3, #15
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	429a      	cmp	r2, r3
 800220c:	d20c      	bcs.n	8002228 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220e:	4b22      	ldr	r3, [pc, #136]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002216:	4b20      	ldr	r3, [pc, #128]	; (8002298 <HAL_RCC_ClockConfig+0x1b8>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d001      	beq.n	8002228 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e032      	b.n	800228e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d008      	beq.n	8002246 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002234:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	4916      	ldr	r1, [pc, #88]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002242:	4313      	orrs	r3, r2
 8002244:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0308 	and.w	r3, r3, #8
 800224e:	2b00      	cmp	r3, #0
 8002250:	d009      	beq.n	8002266 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002252:	4b12      	ldr	r3, [pc, #72]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	490e      	ldr	r1, [pc, #56]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 8002262:	4313      	orrs	r3, r2
 8002264:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002266:	f000 f821 	bl	80022ac <HAL_RCC_GetSysClockFreq>
 800226a:	4601      	mov	r1, r0
 800226c:	4b0b      	ldr	r3, [pc, #44]	; (800229c <HAL_RCC_ClockConfig+0x1bc>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	091b      	lsrs	r3, r3, #4
 8002272:	f003 030f 	and.w	r3, r3, #15
 8002276:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002278:	5cd3      	ldrb	r3, [r2, r3]
 800227a:	fa21 f303 	lsr.w	r3, r1, r3
 800227e:	4a09      	ldr	r2, [pc, #36]	; (80022a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002280:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002282:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe fe32 	bl	8000ef0 <HAL_InitTick>

  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40023c00 	.word	0x40023c00
 800229c:	40023800 	.word	0x40023800
 80022a0:	08005a10 	.word	0x08005a10
 80022a4:	20000000 	.word	0x20000000
 80022a8:	20000004 	.word	0x20000004

080022ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	2300      	movs	r3, #0
 80022bc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80022be:	2300      	movs	r3, #0
 80022c0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022c2:	4b50      	ldr	r3, [pc, #320]	; (8002404 <HAL_RCC_GetSysClockFreq+0x158>)
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f003 030c 	and.w	r3, r3, #12
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	d007      	beq.n	80022de <HAL_RCC_GetSysClockFreq+0x32>
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d008      	beq.n	80022e4 <HAL_RCC_GetSysClockFreq+0x38>
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f040 808d 	bne.w	80023f2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022d8:	4b4b      	ldr	r3, [pc, #300]	; (8002408 <HAL_RCC_GetSysClockFreq+0x15c>)
 80022da:	60bb      	str	r3, [r7, #8]
       break;
 80022dc:	e08c      	b.n	80023f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022de:	4b4b      	ldr	r3, [pc, #300]	; (800240c <HAL_RCC_GetSysClockFreq+0x160>)
 80022e0:	60bb      	str	r3, [r7, #8]
      break;
 80022e2:	e089      	b.n	80023f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022e4:	4b47      	ldr	r3, [pc, #284]	; (8002404 <HAL_RCC_GetSysClockFreq+0x158>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022ec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022ee:	4b45      	ldr	r3, [pc, #276]	; (8002404 <HAL_RCC_GetSysClockFreq+0x158>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d023      	beq.n	8002342 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022fa:	4b42      	ldr	r3, [pc, #264]	; (8002404 <HAL_RCC_GetSysClockFreq+0x158>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	099b      	lsrs	r3, r3, #6
 8002300:	f04f 0400 	mov.w	r4, #0
 8002304:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002308:	f04f 0200 	mov.w	r2, #0
 800230c:	ea03 0501 	and.w	r5, r3, r1
 8002310:	ea04 0602 	and.w	r6, r4, r2
 8002314:	4a3d      	ldr	r2, [pc, #244]	; (800240c <HAL_RCC_GetSysClockFreq+0x160>)
 8002316:	fb02 f106 	mul.w	r1, r2, r6
 800231a:	2200      	movs	r2, #0
 800231c:	fb02 f205 	mul.w	r2, r2, r5
 8002320:	440a      	add	r2, r1
 8002322:	493a      	ldr	r1, [pc, #232]	; (800240c <HAL_RCC_GetSysClockFreq+0x160>)
 8002324:	fba5 0101 	umull	r0, r1, r5, r1
 8002328:	1853      	adds	r3, r2, r1
 800232a:	4619      	mov	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f04f 0400 	mov.w	r4, #0
 8002332:	461a      	mov	r2, r3
 8002334:	4623      	mov	r3, r4
 8002336:	f7fd ffb3 	bl	80002a0 <__aeabi_uldivmod>
 800233a:	4603      	mov	r3, r0
 800233c:	460c      	mov	r4, r1
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	e049      	b.n	80023d6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002342:	4b30      	ldr	r3, [pc, #192]	; (8002404 <HAL_RCC_GetSysClockFreq+0x158>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	099b      	lsrs	r3, r3, #6
 8002348:	f04f 0400 	mov.w	r4, #0
 800234c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002350:	f04f 0200 	mov.w	r2, #0
 8002354:	ea03 0501 	and.w	r5, r3, r1
 8002358:	ea04 0602 	and.w	r6, r4, r2
 800235c:	4629      	mov	r1, r5
 800235e:	4632      	mov	r2, r6
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	f04f 0400 	mov.w	r4, #0
 8002368:	0154      	lsls	r4, r2, #5
 800236a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800236e:	014b      	lsls	r3, r1, #5
 8002370:	4619      	mov	r1, r3
 8002372:	4622      	mov	r2, r4
 8002374:	1b49      	subs	r1, r1, r5
 8002376:	eb62 0206 	sbc.w	r2, r2, r6
 800237a:	f04f 0300 	mov.w	r3, #0
 800237e:	f04f 0400 	mov.w	r4, #0
 8002382:	0194      	lsls	r4, r2, #6
 8002384:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002388:	018b      	lsls	r3, r1, #6
 800238a:	1a5b      	subs	r3, r3, r1
 800238c:	eb64 0402 	sbc.w	r4, r4, r2
 8002390:	f04f 0100 	mov.w	r1, #0
 8002394:	f04f 0200 	mov.w	r2, #0
 8002398:	00e2      	lsls	r2, r4, #3
 800239a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800239e:	00d9      	lsls	r1, r3, #3
 80023a0:	460b      	mov	r3, r1
 80023a2:	4614      	mov	r4, r2
 80023a4:	195b      	adds	r3, r3, r5
 80023a6:	eb44 0406 	adc.w	r4, r4, r6
 80023aa:	f04f 0100 	mov.w	r1, #0
 80023ae:	f04f 0200 	mov.w	r2, #0
 80023b2:	02a2      	lsls	r2, r4, #10
 80023b4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80023b8:	0299      	lsls	r1, r3, #10
 80023ba:	460b      	mov	r3, r1
 80023bc:	4614      	mov	r4, r2
 80023be:	4618      	mov	r0, r3
 80023c0:	4621      	mov	r1, r4
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f04f 0400 	mov.w	r4, #0
 80023c8:	461a      	mov	r2, r3
 80023ca:	4623      	mov	r3, r4
 80023cc:	f7fd ff68 	bl	80002a0 <__aeabi_uldivmod>
 80023d0:	4603      	mov	r3, r0
 80023d2:	460c      	mov	r4, r1
 80023d4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80023d6:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <HAL_RCC_GetSysClockFreq+0x158>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	3301      	adds	r3, #1
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ee:	60bb      	str	r3, [r7, #8]
      break;
 80023f0:	e002      	b.n	80023f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023f2:	4b05      	ldr	r3, [pc, #20]	; (8002408 <HAL_RCC_GetSysClockFreq+0x15c>)
 80023f4:	60bb      	str	r3, [r7, #8]
      break;
 80023f6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023f8:	68bb      	ldr	r3, [r7, #8]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002402:	bf00      	nop
 8002404:	40023800 	.word	0x40023800
 8002408:	00f42400 	.word	0x00f42400
 800240c:	017d7840 	.word	0x017d7840

08002410 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002414:	4b03      	ldr	r3, [pc, #12]	; (8002424 <HAL_RCC_GetHCLKFreq+0x14>)
 8002416:	681b      	ldr	r3, [r3, #0]
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	20000000 	.word	0x20000000

08002428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800242c:	f7ff fff0 	bl	8002410 <HAL_RCC_GetHCLKFreq>
 8002430:	4601      	mov	r1, r0
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	0a9b      	lsrs	r3, r3, #10
 8002438:	f003 0307 	and.w	r3, r3, #7
 800243c:	4a03      	ldr	r2, [pc, #12]	; (800244c <HAL_RCC_GetPCLK1Freq+0x24>)
 800243e:	5cd3      	ldrb	r3, [r2, r3]
 8002440:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002444:	4618      	mov	r0, r3
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40023800 	.word	0x40023800
 800244c:	08005a20 	.word	0x08005a20

08002450 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002454:	f7ff ffdc 	bl	8002410 <HAL_RCC_GetHCLKFreq>
 8002458:	4601      	mov	r1, r0
 800245a:	4b05      	ldr	r3, [pc, #20]	; (8002470 <HAL_RCC_GetPCLK2Freq+0x20>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	0b5b      	lsrs	r3, r3, #13
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	4a03      	ldr	r2, [pc, #12]	; (8002474 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002466:	5cd3      	ldrb	r3, [r2, r3]
 8002468:	fa21 f303 	lsr.w	r3, r1, r3
}
 800246c:	4618      	mov	r0, r3
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40023800 	.word	0x40023800
 8002474:	08005a20 	.word	0x08005a20

08002478 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e04a      	b.n	8002520 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d111      	bne.n	80024ba <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 fa7c 	bl	800299c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d102      	bne.n	80024b2 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a1e      	ldr	r2, [pc, #120]	; (8002528 <HAL_UART_Init+0xb0>)
 80024b0:	665a      	str	r2, [r3, #100]	; 0x64
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2224      	movs	r2, #36	; 0x24
 80024be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68da      	ldr	r2, [r3, #12]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024d0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 fc02 	bl	8002cdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	691a      	ldr	r2, [r3, #16]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	695a      	ldr	r2, [r3, #20]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024f6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002506:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2220      	movs	r2, #32
 8002512:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2220      	movs	r2, #32
 800251a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	08000cc5 	.word	0x08000cc5

0800252c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b088      	sub	sp, #32
 8002530:	af02      	add	r7, sp, #8
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	603b      	str	r3, [r7, #0]
 8002538:	4613      	mov	r3, r2
 800253a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b20      	cmp	r3, #32
 800254a:	f040 8083 	bne.w	8002654 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <HAL_UART_Transmit+0x2e>
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e07b      	b.n	8002656 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002564:	2b01      	cmp	r3, #1
 8002566:	d101      	bne.n	800256c <HAL_UART_Transmit+0x40>
 8002568:	2302      	movs	r3, #2
 800256a:	e074      	b.n	8002656 <HAL_UART_Transmit+0x12a>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2200      	movs	r2, #0
 8002578:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2221      	movs	r2, #33	; 0x21
 800257e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002582:	f7fe fcf9 	bl	8000f78 <HAL_GetTick>
 8002586:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	88fa      	ldrh	r2, [r7, #6]
 800258c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	88fa      	ldrh	r2, [r7, #6]
 8002592:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800259c:	e042      	b.n	8002624 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	3b01      	subs	r3, #1
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025b4:	d122      	bne.n	80025fc <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2200      	movs	r2, #0
 80025be:	2180      	movs	r1, #128	; 0x80
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 fa1d 	bl	8002a00 <UART_WaitOnFlagUntilTimeout>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e042      	b.n	8002656 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	881b      	ldrh	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025e2:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	691b      	ldr	r3, [r3, #16]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d103      	bne.n	80025f4 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	3302      	adds	r3, #2
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	e017      	b.n	8002624 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	3301      	adds	r3, #1
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	e013      	b.n	8002624 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	2200      	movs	r2, #0
 8002604:	2180      	movs	r1, #128	; 0x80
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f9fa 	bl	8002a00 <UART_WaitOnFlagUntilTimeout>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e01f      	b.n	8002656 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	1c5a      	adds	r2, r3, #1
 800261a:	60ba      	str	r2, [r7, #8]
 800261c:	781a      	ldrb	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002628:	b29b      	uxth	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1b7      	bne.n	800259e <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2200      	movs	r2, #0
 8002636:	2140      	movs	r1, #64	; 0x40
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f9e1 	bl	8002a00 <UART_WaitOnFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e006      	b.n	8002656 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2220      	movs	r2, #32
 800264c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002650:	2300      	movs	r3, #0
 8002652:	e000      	b.n	8002656 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002654:	2302      	movs	r3, #2
  }
}
 8002656:	4618      	mov	r0, r3
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800265e:	b480      	push	{r7}
 8002660:	b085      	sub	sp, #20
 8002662:	af00      	add	r7, sp, #0
 8002664:	60f8      	str	r0, [r7, #12]
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	4613      	mov	r3, r2
 800266a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b20      	cmp	r3, #32
 8002676:	d140      	bne.n	80026fa <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <HAL_UART_Receive_IT+0x26>
 800267e:	88fb      	ldrh	r3, [r7, #6]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d101      	bne.n	8002688 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e039      	b.n	80026fc <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800268e:	2b01      	cmp	r3, #1
 8002690:	d101      	bne.n	8002696 <HAL_UART_Receive_IT+0x38>
 8002692:	2302      	movs	r3, #2
 8002694:	e032      	b.n	80026fc <HAL_UART_Receive_IT+0x9e>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2201      	movs	r2, #1
 800269a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	68ba      	ldr	r2, [r7, #8]
 80026a2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	88fa      	ldrh	r2, [r7, #6]
 80026a8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	88fa      	ldrh	r2, [r7, #6]
 80026ae:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2222      	movs	r2, #34	; 0x22
 80026ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026d4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	695a      	ldr	r2, [r3, #20]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 0201 	orr.w	r2, r2, #1
 80026e4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f042 0220 	orr.w	r2, r2, #32
 80026f4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80026f6:	2300      	movs	r3, #0
 80026f8:	e000      	b.n	80026fc <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80026fa:	2302      	movs	r3, #2
  }
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3714      	adds	r7, #20
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002728:	2300      	movs	r3, #0
 800272a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800272c:	2300      	movs	r3, #0
 800272e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f003 030f 	and.w	r3, r3, #15
 8002736:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10d      	bne.n	800275a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	f003 0320 	and.w	r3, r3, #32
 8002744:	2b00      	cmp	r3, #0
 8002746:	d008      	beq.n	800275a <HAL_UART_IRQHandler+0x52>
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	f003 0320 	and.w	r3, r3, #32
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 fa40 	bl	8002bd8 <UART_Receive_IT>
      return;
 8002758:	e0d4      	b.n	8002904 <HAL_UART_IRQHandler+0x1fc>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	2b00      	cmp	r3, #0
 800275e:	f000 80b3 	beq.w	80028c8 <HAL_UART_IRQHandler+0x1c0>
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b00      	cmp	r3, #0
 800276a:	d105      	bne.n	8002778 <HAL_UART_IRQHandler+0x70>
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002772:	2b00      	cmp	r3, #0
 8002774:	f000 80a8 	beq.w	80028c8 <HAL_UART_IRQHandler+0x1c0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00a      	beq.n	8002798 <HAL_UART_IRQHandler+0x90>
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002788:	2b00      	cmp	r3, #0
 800278a:	d005      	beq.n	8002798 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002790:	f043 0201 	orr.w	r2, r3, #1
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	f003 0304 	and.w	r3, r3, #4
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00a      	beq.n	80027b8 <HAL_UART_IRQHandler+0xb0>
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b0:	f043 0202 	orr.w	r2, r3, #2
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00a      	beq.n	80027d8 <HAL_UART_IRQHandler+0xd0>
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	f003 0301 	and.w	r3, r3, #1
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d0:	f043 0204 	orr.w	r2, r3, #4
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00f      	beq.n	8002802 <HAL_UART_IRQHandler+0xfa>
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	f003 0320 	and.w	r3, r3, #32
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d104      	bne.n	80027f6 <HAL_UART_IRQHandler+0xee>
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d005      	beq.n	8002802 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fa:	f043 0208 	orr.w	r2, r3, #8
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002806:	2b00      	cmp	r3, #0
 8002808:	d07b      	beq.n	8002902 <HAL_UART_IRQHandler+0x1fa>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	f003 0320 	and.w	r3, r3, #32
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <HAL_UART_IRQHandler+0x11c>
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	f003 0320 	and.w	r3, r3, #32
 800281a:	2b00      	cmp	r3, #0
 800281c:	d002      	beq.n	8002824 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f9da 	bl	8002bd8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800282e:	2b40      	cmp	r3, #64	; 0x40
 8002830:	bf0c      	ite	eq
 8002832:	2301      	moveq	r3, #1
 8002834:	2300      	movne	r3, #0
 8002836:	b2db      	uxtb	r3, r3
 8002838:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800283e:	f003 0308 	and.w	r3, r3, #8
 8002842:	2b00      	cmp	r3, #0
 8002844:	d102      	bne.n	800284c <HAL_UART_IRQHandler+0x144>
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d033      	beq.n	80028b4 <HAL_UART_IRQHandler+0x1ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f921 	bl	8002a94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800285c:	2b40      	cmp	r3, #64	; 0x40
 800285e:	d124      	bne.n	80028aa <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	695a      	ldr	r2, [r3, #20]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800286e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002874:	2b00      	cmp	r3, #0
 8002876:	d013      	beq.n	80028a0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800287c:	4a23      	ldr	r2, [pc, #140]	; (800290c <HAL_UART_IRQHandler+0x204>)
 800287e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002884:	4618      	mov	r0, r3
 8002886:	f7fe ffca 	bl	800181e <HAL_DMA_Abort_IT>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d019      	beq.n	80028c4 <HAL_UART_IRQHandler+0x1bc>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002896:	687a      	ldr	r2, [r7, #4]
 8002898:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800289a:	4610      	mov	r0, r2
 800289c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800289e:	e011      	b.n	80028c4 <HAL_UART_IRQHandler+0x1bc>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028a8:	e00c      	b.n	80028c4 <HAL_UART_IRQHandler+0x1bc>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028b2:	e007      	b.n	80028c4 <HAL_UART_IRQHandler+0x1bc>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80028c2:	e01e      	b.n	8002902 <HAL_UART_IRQHandler+0x1fa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028c4:	bf00      	nop
    return;
 80028c6:	e01c      	b.n	8002902 <HAL_UART_IRQHandler+0x1fa>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d008      	beq.n	80028e4 <HAL_UART_IRQHandler+0x1dc>
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <HAL_UART_IRQHandler+0x1dc>
  {
    UART_Transmit_IT(huart);
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	f000 f90c 	bl	8002afa <UART_Transmit_IT>
    return;
 80028e2:	e00f      	b.n	8002904 <HAL_UART_IRQHandler+0x1fc>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00a      	beq.n	8002904 <HAL_UART_IRQHandler+0x1fc>
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_UART_IRQHandler+0x1fc>
  {
    UART_EndTransmit_IT(huart);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 f954 	bl	8002ba6 <UART_EndTransmit_IT>
    return;
 80028fe:	bf00      	nop
 8002900:	e000      	b.n	8002904 <HAL_UART_IRQHandler+0x1fc>
    return;
 8002902:	bf00      	nop
  }
}
 8002904:	3720      	adds	r7, #32
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	08002ad1 	.word	0x08002ad1

08002910 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002918:	bf00      	nop
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8002990:	bf00      	nop
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a0e      	ldr	r2, [pc, #56]	; (80029e0 <UART_InitCallbacksToDefault+0x44>)
 80029a8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a0d      	ldr	r2, [pc, #52]	; (80029e4 <UART_InitCallbacksToDefault+0x48>)
 80029ae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a0d      	ldr	r2, [pc, #52]	; (80029e8 <UART_InitCallbacksToDefault+0x4c>)
 80029b4:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a0c      	ldr	r2, [pc, #48]	; (80029ec <UART_InitCallbacksToDefault+0x50>)
 80029ba:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a0c      	ldr	r2, [pc, #48]	; (80029f0 <UART_InitCallbacksToDefault+0x54>)
 80029c0:	651a      	str	r2, [r3, #80]	; 0x50
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a0b      	ldr	r2, [pc, #44]	; (80029f4 <UART_InitCallbacksToDefault+0x58>)
 80029c6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a0b      	ldr	r2, [pc, #44]	; (80029f8 <UART_InitCallbacksToDefault+0x5c>)
 80029cc:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <UART_InitCallbacksToDefault+0x60>)
 80029d2:	65da      	str	r2, [r3, #92]	; 0x5c

}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	08002925 	.word	0x08002925
 80029e4:	08002911 	.word	0x08002911
 80029e8:	08002939 	.word	0x08002939
 80029ec:	08000939 	.word	0x08000939
 80029f0:	0800294d 	.word	0x0800294d
 80029f4:	08002961 	.word	0x08002961
 80029f8:	08002975 	.word	0x08002975
 80029fc:	08002989 	.word	0x08002989

08002a00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	603b      	str	r3, [r7, #0]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a10:	e02c      	b.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a18:	d028      	beq.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d007      	beq.n	8002a30 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a20:	f7fe faaa 	bl	8000f78 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	69ba      	ldr	r2, [r7, #24]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d21d      	bcs.n	8002a6c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68da      	ldr	r2, [r3, #12]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002a3e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	695a      	ldr	r2, [r3, #20]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f022 0201 	bic.w	r2, r2, #1
 8002a4e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e00f      	b.n	8002a8c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	4013      	ands	r3, r2
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2301      	moveq	r3, #1
 8002a7e:	2300      	movne	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	461a      	mov	r2, r3
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d0c3      	beq.n	8002a12 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3710      	adds	r7, #16
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68da      	ldr	r2, [r3, #12]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002aaa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	695a      	ldr	r2, [r3, #20]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 0201 	bic.w	r2, r2, #1
 8002aba:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2220      	movs	r2, #32
 8002ac0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002adc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002af2:	bf00      	nop
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b085      	sub	sp, #20
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b21      	cmp	r3, #33	; 0x21
 8002b0c:	d144      	bne.n	8002b98 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b16:	d11a      	bne.n	8002b4e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	881b      	ldrh	r3, [r3, #0]
 8002b22:	461a      	mov	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b2c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d105      	bne.n	8002b42 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a1b      	ldr	r3, [r3, #32]
 8002b3a:	1c9a      	adds	r2, r3, #2
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	621a      	str	r2, [r3, #32]
 8002b40:	e00e      	b.n	8002b60 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	1c5a      	adds	r2, r3, #1
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	621a      	str	r2, [r3, #32]
 8002b4c:	e008      	b.n	8002b60 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a1b      	ldr	r3, [r3, #32]
 8002b52:	1c59      	adds	r1, r3, #1
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6211      	str	r1, [r2, #32]
 8002b58:	781a      	ldrb	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	3b01      	subs	r3, #1
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d10f      	bne.n	8002b94 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68da      	ldr	r2, [r3, #12]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b82:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	68da      	ldr	r2, [r3, #12]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b92:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b94:	2300      	movs	r3, #0
 8002b96:	e000      	b.n	8002b9a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002b98:	2302      	movs	r3, #2
  }
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr

08002ba6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b082      	sub	sp, #8
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68da      	ldr	r2, [r3, #12]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bbc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b22      	cmp	r3, #34	; 0x22
 8002bea:	d172      	bne.n	8002cd2 <UART_Receive_IT+0xfa>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bf4:	d123      	bne.n	8002c3e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfa:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	691b      	ldr	r3, [r3, #16]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10e      	bne.n	8002c22 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1a:	1c9a      	adds	r2, r3, #2
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	629a      	str	r2, [r3, #40]	; 0x28
 8002c20:	e029      	b.n	8002c76 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c36:	1c5a      	adds	r2, r3, #1
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	629a      	str	r2, [r3, #40]	; 0x28
 8002c3c:	e01b      	b.n	8002c76 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10a      	bne.n	8002c5c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6858      	ldr	r0, [r3, #4]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c50:	1c59      	adds	r1, r3, #1
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6291      	str	r1, [r2, #40]	; 0x28
 8002c56:	b2c2      	uxtb	r2, r0
 8002c58:	701a      	strb	r2, [r3, #0]
 8002c5a:	e00c      	b.n	8002c76 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	b2da      	uxtb	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c68:	1c58      	adds	r0, r3, #1
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	6288      	str	r0, [r1, #40]	; 0x28
 8002c6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c72:	b2d2      	uxtb	r2, r2
 8002c74:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	4619      	mov	r1, r3
 8002c84:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d121      	bne.n	8002cce <UART_Receive_IT+0xf6>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68da      	ldr	r2, [r3, #12]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 0220 	bic.w	r2, r2, #32
 8002c98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	68da      	ldr	r2, [r3, #12]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ca8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	695a      	ldr	r2, [r3, #20]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 0201 	bic.w	r2, r2, #1
 8002cb8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	4798      	blx	r3
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e002      	b.n	8002cd4 <UART_Receive_IT+0xfc>
    }
    return HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	e000      	b.n	8002cd4 <UART_Receive_IT+0xfc>
  }
  else
  {
    return HAL_BUSY;
 8002cd2:	2302      	movs	r3, #2
  }
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ce0:	b085      	sub	sp, #20
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68da      	ldr	r2, [r3, #12]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002d1e:	f023 030c 	bic.w	r3, r3, #12
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	68f9      	ldr	r1, [r7, #12]
 8002d28:	430b      	orrs	r3, r1
 8002d2a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	699a      	ldr	r2, [r3, #24]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d4a:	f040 818b 	bne.w	8003064 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4ac1      	ldr	r2, [pc, #772]	; (8003058 <UART_SetConfig+0x37c>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d005      	beq.n	8002d64 <UART_SetConfig+0x88>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4abf      	ldr	r2, [pc, #764]	; (800305c <UART_SetConfig+0x380>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	f040 80bd 	bne.w	8002ede <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d64:	f7ff fb74 	bl	8002450 <HAL_RCC_GetPCLK2Freq>
 8002d68:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	461d      	mov	r5, r3
 8002d6e:	f04f 0600 	mov.w	r6, #0
 8002d72:	46a8      	mov	r8, r5
 8002d74:	46b1      	mov	r9, r6
 8002d76:	eb18 0308 	adds.w	r3, r8, r8
 8002d7a:	eb49 0409 	adc.w	r4, r9, r9
 8002d7e:	4698      	mov	r8, r3
 8002d80:	46a1      	mov	r9, r4
 8002d82:	eb18 0805 	adds.w	r8, r8, r5
 8002d86:	eb49 0906 	adc.w	r9, r9, r6
 8002d8a:	f04f 0100 	mov.w	r1, #0
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d96:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d9a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d9e:	4688      	mov	r8, r1
 8002da0:	4691      	mov	r9, r2
 8002da2:	eb18 0005 	adds.w	r0, r8, r5
 8002da6:	eb49 0106 	adc.w	r1, r9, r6
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	461d      	mov	r5, r3
 8002db0:	f04f 0600 	mov.w	r6, #0
 8002db4:	196b      	adds	r3, r5, r5
 8002db6:	eb46 0406 	adc.w	r4, r6, r6
 8002dba:	461a      	mov	r2, r3
 8002dbc:	4623      	mov	r3, r4
 8002dbe:	f7fd fa6f 	bl	80002a0 <__aeabi_uldivmod>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	460c      	mov	r4, r1
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	4ba5      	ldr	r3, [pc, #660]	; (8003060 <UART_SetConfig+0x384>)
 8002dca:	fba3 2302 	umull	r2, r3, r3, r2
 8002dce:	095b      	lsrs	r3, r3, #5
 8002dd0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	461d      	mov	r5, r3
 8002dd8:	f04f 0600 	mov.w	r6, #0
 8002ddc:	46a9      	mov	r9, r5
 8002dde:	46b2      	mov	sl, r6
 8002de0:	eb19 0309 	adds.w	r3, r9, r9
 8002de4:	eb4a 040a 	adc.w	r4, sl, sl
 8002de8:	4699      	mov	r9, r3
 8002dea:	46a2      	mov	sl, r4
 8002dec:	eb19 0905 	adds.w	r9, r9, r5
 8002df0:	eb4a 0a06 	adc.w	sl, sl, r6
 8002df4:	f04f 0100 	mov.w	r1, #0
 8002df8:	f04f 0200 	mov.w	r2, #0
 8002dfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e00:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e04:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e08:	4689      	mov	r9, r1
 8002e0a:	4692      	mov	sl, r2
 8002e0c:	eb19 0005 	adds.w	r0, r9, r5
 8002e10:	eb4a 0106 	adc.w	r1, sl, r6
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	461d      	mov	r5, r3
 8002e1a:	f04f 0600 	mov.w	r6, #0
 8002e1e:	196b      	adds	r3, r5, r5
 8002e20:	eb46 0406 	adc.w	r4, r6, r6
 8002e24:	461a      	mov	r2, r3
 8002e26:	4623      	mov	r3, r4
 8002e28:	f7fd fa3a 	bl	80002a0 <__aeabi_uldivmod>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	460c      	mov	r4, r1
 8002e30:	461a      	mov	r2, r3
 8002e32:	4b8b      	ldr	r3, [pc, #556]	; (8003060 <UART_SetConfig+0x384>)
 8002e34:	fba3 1302 	umull	r1, r3, r3, r2
 8002e38:	095b      	lsrs	r3, r3, #5
 8002e3a:	2164      	movs	r1, #100	; 0x64
 8002e3c:	fb01 f303 	mul.w	r3, r1, r3
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	3332      	adds	r3, #50	; 0x32
 8002e46:	4a86      	ldr	r2, [pc, #536]	; (8003060 <UART_SetConfig+0x384>)
 8002e48:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4c:	095b      	lsrs	r3, r3, #5
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e54:	4498      	add	r8, r3
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	461d      	mov	r5, r3
 8002e5a:	f04f 0600 	mov.w	r6, #0
 8002e5e:	46a9      	mov	r9, r5
 8002e60:	46b2      	mov	sl, r6
 8002e62:	eb19 0309 	adds.w	r3, r9, r9
 8002e66:	eb4a 040a 	adc.w	r4, sl, sl
 8002e6a:	4699      	mov	r9, r3
 8002e6c:	46a2      	mov	sl, r4
 8002e6e:	eb19 0905 	adds.w	r9, r9, r5
 8002e72:	eb4a 0a06 	adc.w	sl, sl, r6
 8002e76:	f04f 0100 	mov.w	r1, #0
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e8a:	4689      	mov	r9, r1
 8002e8c:	4692      	mov	sl, r2
 8002e8e:	eb19 0005 	adds.w	r0, r9, r5
 8002e92:	eb4a 0106 	adc.w	r1, sl, r6
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	461d      	mov	r5, r3
 8002e9c:	f04f 0600 	mov.w	r6, #0
 8002ea0:	196b      	adds	r3, r5, r5
 8002ea2:	eb46 0406 	adc.w	r4, r6, r6
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	4623      	mov	r3, r4
 8002eaa:	f7fd f9f9 	bl	80002a0 <__aeabi_uldivmod>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	460c      	mov	r4, r1
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	4b6a      	ldr	r3, [pc, #424]	; (8003060 <UART_SetConfig+0x384>)
 8002eb6:	fba3 1302 	umull	r1, r3, r3, r2
 8002eba:	095b      	lsrs	r3, r3, #5
 8002ebc:	2164      	movs	r1, #100	; 0x64
 8002ebe:	fb01 f303 	mul.w	r3, r1, r3
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	3332      	adds	r3, #50	; 0x32
 8002ec8:	4a65      	ldr	r2, [pc, #404]	; (8003060 <UART_SetConfig+0x384>)
 8002eca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ece:	095b      	lsrs	r3, r3, #5
 8002ed0:	f003 0207 	and.w	r2, r3, #7
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4442      	add	r2, r8
 8002eda:	609a      	str	r2, [r3, #8]
 8002edc:	e26f      	b.n	80033be <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ede:	f7ff faa3 	bl	8002428 <HAL_RCC_GetPCLK1Freq>
 8002ee2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	461d      	mov	r5, r3
 8002ee8:	f04f 0600 	mov.w	r6, #0
 8002eec:	46a8      	mov	r8, r5
 8002eee:	46b1      	mov	r9, r6
 8002ef0:	eb18 0308 	adds.w	r3, r8, r8
 8002ef4:	eb49 0409 	adc.w	r4, r9, r9
 8002ef8:	4698      	mov	r8, r3
 8002efa:	46a1      	mov	r9, r4
 8002efc:	eb18 0805 	adds.w	r8, r8, r5
 8002f00:	eb49 0906 	adc.w	r9, r9, r6
 8002f04:	f04f 0100 	mov.w	r1, #0
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002f10:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002f14:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002f18:	4688      	mov	r8, r1
 8002f1a:	4691      	mov	r9, r2
 8002f1c:	eb18 0005 	adds.w	r0, r8, r5
 8002f20:	eb49 0106 	adc.w	r1, r9, r6
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	461d      	mov	r5, r3
 8002f2a:	f04f 0600 	mov.w	r6, #0
 8002f2e:	196b      	adds	r3, r5, r5
 8002f30:	eb46 0406 	adc.w	r4, r6, r6
 8002f34:	461a      	mov	r2, r3
 8002f36:	4623      	mov	r3, r4
 8002f38:	f7fd f9b2 	bl	80002a0 <__aeabi_uldivmod>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	460c      	mov	r4, r1
 8002f40:	461a      	mov	r2, r3
 8002f42:	4b47      	ldr	r3, [pc, #284]	; (8003060 <UART_SetConfig+0x384>)
 8002f44:	fba3 2302 	umull	r2, r3, r3, r2
 8002f48:	095b      	lsrs	r3, r3, #5
 8002f4a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	461d      	mov	r5, r3
 8002f52:	f04f 0600 	mov.w	r6, #0
 8002f56:	46a9      	mov	r9, r5
 8002f58:	46b2      	mov	sl, r6
 8002f5a:	eb19 0309 	adds.w	r3, r9, r9
 8002f5e:	eb4a 040a 	adc.w	r4, sl, sl
 8002f62:	4699      	mov	r9, r3
 8002f64:	46a2      	mov	sl, r4
 8002f66:	eb19 0905 	adds.w	r9, r9, r5
 8002f6a:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f6e:	f04f 0100 	mov.w	r1, #0
 8002f72:	f04f 0200 	mov.w	r2, #0
 8002f76:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f7a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f7e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f82:	4689      	mov	r9, r1
 8002f84:	4692      	mov	sl, r2
 8002f86:	eb19 0005 	adds.w	r0, r9, r5
 8002f8a:	eb4a 0106 	adc.w	r1, sl, r6
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	461d      	mov	r5, r3
 8002f94:	f04f 0600 	mov.w	r6, #0
 8002f98:	196b      	adds	r3, r5, r5
 8002f9a:	eb46 0406 	adc.w	r4, r6, r6
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	4623      	mov	r3, r4
 8002fa2:	f7fd f97d 	bl	80002a0 <__aeabi_uldivmod>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	460c      	mov	r4, r1
 8002faa:	461a      	mov	r2, r3
 8002fac:	4b2c      	ldr	r3, [pc, #176]	; (8003060 <UART_SetConfig+0x384>)
 8002fae:	fba3 1302 	umull	r1, r3, r3, r2
 8002fb2:	095b      	lsrs	r3, r3, #5
 8002fb4:	2164      	movs	r1, #100	; 0x64
 8002fb6:	fb01 f303 	mul.w	r3, r1, r3
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	00db      	lsls	r3, r3, #3
 8002fbe:	3332      	adds	r3, #50	; 0x32
 8002fc0:	4a27      	ldr	r2, [pc, #156]	; (8003060 <UART_SetConfig+0x384>)
 8002fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc6:	095b      	lsrs	r3, r3, #5
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fce:	4498      	add	r8, r3
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	461d      	mov	r5, r3
 8002fd4:	f04f 0600 	mov.w	r6, #0
 8002fd8:	46a9      	mov	r9, r5
 8002fda:	46b2      	mov	sl, r6
 8002fdc:	eb19 0309 	adds.w	r3, r9, r9
 8002fe0:	eb4a 040a 	adc.w	r4, sl, sl
 8002fe4:	4699      	mov	r9, r3
 8002fe6:	46a2      	mov	sl, r4
 8002fe8:	eb19 0905 	adds.w	r9, r9, r5
 8002fec:	eb4a 0a06 	adc.w	sl, sl, r6
 8002ff0:	f04f 0100 	mov.w	r1, #0
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ffc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003000:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003004:	4689      	mov	r9, r1
 8003006:	4692      	mov	sl, r2
 8003008:	eb19 0005 	adds.w	r0, r9, r5
 800300c:	eb4a 0106 	adc.w	r1, sl, r6
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	461d      	mov	r5, r3
 8003016:	f04f 0600 	mov.w	r6, #0
 800301a:	196b      	adds	r3, r5, r5
 800301c:	eb46 0406 	adc.w	r4, r6, r6
 8003020:	461a      	mov	r2, r3
 8003022:	4623      	mov	r3, r4
 8003024:	f7fd f93c 	bl	80002a0 <__aeabi_uldivmod>
 8003028:	4603      	mov	r3, r0
 800302a:	460c      	mov	r4, r1
 800302c:	461a      	mov	r2, r3
 800302e:	4b0c      	ldr	r3, [pc, #48]	; (8003060 <UART_SetConfig+0x384>)
 8003030:	fba3 1302 	umull	r1, r3, r3, r2
 8003034:	095b      	lsrs	r3, r3, #5
 8003036:	2164      	movs	r1, #100	; 0x64
 8003038:	fb01 f303 	mul.w	r3, r1, r3
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	3332      	adds	r3, #50	; 0x32
 8003042:	4a07      	ldr	r2, [pc, #28]	; (8003060 <UART_SetConfig+0x384>)
 8003044:	fba2 2303 	umull	r2, r3, r2, r3
 8003048:	095b      	lsrs	r3, r3, #5
 800304a:	f003 0207 	and.w	r2, r3, #7
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4442      	add	r2, r8
 8003054:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003056:	e1b2      	b.n	80033be <UART_SetConfig+0x6e2>
 8003058:	40011000 	.word	0x40011000
 800305c:	40011400 	.word	0x40011400
 8003060:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4ad7      	ldr	r2, [pc, #860]	; (80033c8 <UART_SetConfig+0x6ec>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d005      	beq.n	800307a <UART_SetConfig+0x39e>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4ad6      	ldr	r2, [pc, #856]	; (80033cc <UART_SetConfig+0x6f0>)
 8003074:	4293      	cmp	r3, r2
 8003076:	f040 80d1 	bne.w	800321c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800307a:	f7ff f9e9 	bl	8002450 <HAL_RCC_GetPCLK2Freq>
 800307e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	469a      	mov	sl, r3
 8003084:	f04f 0b00 	mov.w	fp, #0
 8003088:	46d0      	mov	r8, sl
 800308a:	46d9      	mov	r9, fp
 800308c:	eb18 0308 	adds.w	r3, r8, r8
 8003090:	eb49 0409 	adc.w	r4, r9, r9
 8003094:	4698      	mov	r8, r3
 8003096:	46a1      	mov	r9, r4
 8003098:	eb18 080a 	adds.w	r8, r8, sl
 800309c:	eb49 090b 	adc.w	r9, r9, fp
 80030a0:	f04f 0100 	mov.w	r1, #0
 80030a4:	f04f 0200 	mov.w	r2, #0
 80030a8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80030ac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80030b0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80030b4:	4688      	mov	r8, r1
 80030b6:	4691      	mov	r9, r2
 80030b8:	eb1a 0508 	adds.w	r5, sl, r8
 80030bc:	eb4b 0609 	adc.w	r6, fp, r9
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	4619      	mov	r1, r3
 80030c6:	f04f 0200 	mov.w	r2, #0
 80030ca:	f04f 0300 	mov.w	r3, #0
 80030ce:	f04f 0400 	mov.w	r4, #0
 80030d2:	0094      	lsls	r4, r2, #2
 80030d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80030d8:	008b      	lsls	r3, r1, #2
 80030da:	461a      	mov	r2, r3
 80030dc:	4623      	mov	r3, r4
 80030de:	4628      	mov	r0, r5
 80030e0:	4631      	mov	r1, r6
 80030e2:	f7fd f8dd 	bl	80002a0 <__aeabi_uldivmod>
 80030e6:	4603      	mov	r3, r0
 80030e8:	460c      	mov	r4, r1
 80030ea:	461a      	mov	r2, r3
 80030ec:	4bb8      	ldr	r3, [pc, #736]	; (80033d0 <UART_SetConfig+0x6f4>)
 80030ee:	fba3 2302 	umull	r2, r3, r3, r2
 80030f2:	095b      	lsrs	r3, r3, #5
 80030f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	469b      	mov	fp, r3
 80030fc:	f04f 0c00 	mov.w	ip, #0
 8003100:	46d9      	mov	r9, fp
 8003102:	46e2      	mov	sl, ip
 8003104:	eb19 0309 	adds.w	r3, r9, r9
 8003108:	eb4a 040a 	adc.w	r4, sl, sl
 800310c:	4699      	mov	r9, r3
 800310e:	46a2      	mov	sl, r4
 8003110:	eb19 090b 	adds.w	r9, r9, fp
 8003114:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003118:	f04f 0100 	mov.w	r1, #0
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003124:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003128:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800312c:	4689      	mov	r9, r1
 800312e:	4692      	mov	sl, r2
 8003130:	eb1b 0509 	adds.w	r5, fp, r9
 8003134:	eb4c 060a 	adc.w	r6, ip, sl
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	4619      	mov	r1, r3
 800313e:	f04f 0200 	mov.w	r2, #0
 8003142:	f04f 0300 	mov.w	r3, #0
 8003146:	f04f 0400 	mov.w	r4, #0
 800314a:	0094      	lsls	r4, r2, #2
 800314c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003150:	008b      	lsls	r3, r1, #2
 8003152:	461a      	mov	r2, r3
 8003154:	4623      	mov	r3, r4
 8003156:	4628      	mov	r0, r5
 8003158:	4631      	mov	r1, r6
 800315a:	f7fd f8a1 	bl	80002a0 <__aeabi_uldivmod>
 800315e:	4603      	mov	r3, r0
 8003160:	460c      	mov	r4, r1
 8003162:	461a      	mov	r2, r3
 8003164:	4b9a      	ldr	r3, [pc, #616]	; (80033d0 <UART_SetConfig+0x6f4>)
 8003166:	fba3 1302 	umull	r1, r3, r3, r2
 800316a:	095b      	lsrs	r3, r3, #5
 800316c:	2164      	movs	r1, #100	; 0x64
 800316e:	fb01 f303 	mul.w	r3, r1, r3
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	011b      	lsls	r3, r3, #4
 8003176:	3332      	adds	r3, #50	; 0x32
 8003178:	4a95      	ldr	r2, [pc, #596]	; (80033d0 <UART_SetConfig+0x6f4>)
 800317a:	fba2 2303 	umull	r2, r3, r2, r3
 800317e:	095b      	lsrs	r3, r3, #5
 8003180:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003184:	4498      	add	r8, r3
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	469b      	mov	fp, r3
 800318a:	f04f 0c00 	mov.w	ip, #0
 800318e:	46d9      	mov	r9, fp
 8003190:	46e2      	mov	sl, ip
 8003192:	eb19 0309 	adds.w	r3, r9, r9
 8003196:	eb4a 040a 	adc.w	r4, sl, sl
 800319a:	4699      	mov	r9, r3
 800319c:	46a2      	mov	sl, r4
 800319e:	eb19 090b 	adds.w	r9, r9, fp
 80031a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80031a6:	f04f 0100 	mov.w	r1, #0
 80031aa:	f04f 0200 	mov.w	r2, #0
 80031ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80031b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80031ba:	4689      	mov	r9, r1
 80031bc:	4692      	mov	sl, r2
 80031be:	eb1b 0509 	adds.w	r5, fp, r9
 80031c2:	eb4c 060a 	adc.w	r6, ip, sl
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	4619      	mov	r1, r3
 80031cc:	f04f 0200 	mov.w	r2, #0
 80031d0:	f04f 0300 	mov.w	r3, #0
 80031d4:	f04f 0400 	mov.w	r4, #0
 80031d8:	0094      	lsls	r4, r2, #2
 80031da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80031de:	008b      	lsls	r3, r1, #2
 80031e0:	461a      	mov	r2, r3
 80031e2:	4623      	mov	r3, r4
 80031e4:	4628      	mov	r0, r5
 80031e6:	4631      	mov	r1, r6
 80031e8:	f7fd f85a 	bl	80002a0 <__aeabi_uldivmod>
 80031ec:	4603      	mov	r3, r0
 80031ee:	460c      	mov	r4, r1
 80031f0:	461a      	mov	r2, r3
 80031f2:	4b77      	ldr	r3, [pc, #476]	; (80033d0 <UART_SetConfig+0x6f4>)
 80031f4:	fba3 1302 	umull	r1, r3, r3, r2
 80031f8:	095b      	lsrs	r3, r3, #5
 80031fa:	2164      	movs	r1, #100	; 0x64
 80031fc:	fb01 f303 	mul.w	r3, r1, r3
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	011b      	lsls	r3, r3, #4
 8003204:	3332      	adds	r3, #50	; 0x32
 8003206:	4a72      	ldr	r2, [pc, #456]	; (80033d0 <UART_SetConfig+0x6f4>)
 8003208:	fba2 2303 	umull	r2, r3, r2, r3
 800320c:	095b      	lsrs	r3, r3, #5
 800320e:	f003 020f 	and.w	r2, r3, #15
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4442      	add	r2, r8
 8003218:	609a      	str	r2, [r3, #8]
 800321a:	e0d0      	b.n	80033be <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800321c:	f7ff f904 	bl	8002428 <HAL_RCC_GetPCLK1Freq>
 8003220:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	469a      	mov	sl, r3
 8003226:	f04f 0b00 	mov.w	fp, #0
 800322a:	46d0      	mov	r8, sl
 800322c:	46d9      	mov	r9, fp
 800322e:	eb18 0308 	adds.w	r3, r8, r8
 8003232:	eb49 0409 	adc.w	r4, r9, r9
 8003236:	4698      	mov	r8, r3
 8003238:	46a1      	mov	r9, r4
 800323a:	eb18 080a 	adds.w	r8, r8, sl
 800323e:	eb49 090b 	adc.w	r9, r9, fp
 8003242:	f04f 0100 	mov.w	r1, #0
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800324e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003252:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003256:	4688      	mov	r8, r1
 8003258:	4691      	mov	r9, r2
 800325a:	eb1a 0508 	adds.w	r5, sl, r8
 800325e:	eb4b 0609 	adc.w	r6, fp, r9
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	4619      	mov	r1, r3
 8003268:	f04f 0200 	mov.w	r2, #0
 800326c:	f04f 0300 	mov.w	r3, #0
 8003270:	f04f 0400 	mov.w	r4, #0
 8003274:	0094      	lsls	r4, r2, #2
 8003276:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800327a:	008b      	lsls	r3, r1, #2
 800327c:	461a      	mov	r2, r3
 800327e:	4623      	mov	r3, r4
 8003280:	4628      	mov	r0, r5
 8003282:	4631      	mov	r1, r6
 8003284:	f7fd f80c 	bl	80002a0 <__aeabi_uldivmod>
 8003288:	4603      	mov	r3, r0
 800328a:	460c      	mov	r4, r1
 800328c:	461a      	mov	r2, r3
 800328e:	4b50      	ldr	r3, [pc, #320]	; (80033d0 <UART_SetConfig+0x6f4>)
 8003290:	fba3 2302 	umull	r2, r3, r3, r2
 8003294:	095b      	lsrs	r3, r3, #5
 8003296:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	469b      	mov	fp, r3
 800329e:	f04f 0c00 	mov.w	ip, #0
 80032a2:	46d9      	mov	r9, fp
 80032a4:	46e2      	mov	sl, ip
 80032a6:	eb19 0309 	adds.w	r3, r9, r9
 80032aa:	eb4a 040a 	adc.w	r4, sl, sl
 80032ae:	4699      	mov	r9, r3
 80032b0:	46a2      	mov	sl, r4
 80032b2:	eb19 090b 	adds.w	r9, r9, fp
 80032b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80032ba:	f04f 0100 	mov.w	r1, #0
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80032ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80032ce:	4689      	mov	r9, r1
 80032d0:	4692      	mov	sl, r2
 80032d2:	eb1b 0509 	adds.w	r5, fp, r9
 80032d6:	eb4c 060a 	adc.w	r6, ip, sl
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	4619      	mov	r1, r3
 80032e0:	f04f 0200 	mov.w	r2, #0
 80032e4:	f04f 0300 	mov.w	r3, #0
 80032e8:	f04f 0400 	mov.w	r4, #0
 80032ec:	0094      	lsls	r4, r2, #2
 80032ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032f2:	008b      	lsls	r3, r1, #2
 80032f4:	461a      	mov	r2, r3
 80032f6:	4623      	mov	r3, r4
 80032f8:	4628      	mov	r0, r5
 80032fa:	4631      	mov	r1, r6
 80032fc:	f7fc ffd0 	bl	80002a0 <__aeabi_uldivmod>
 8003300:	4603      	mov	r3, r0
 8003302:	460c      	mov	r4, r1
 8003304:	461a      	mov	r2, r3
 8003306:	4b32      	ldr	r3, [pc, #200]	; (80033d0 <UART_SetConfig+0x6f4>)
 8003308:	fba3 1302 	umull	r1, r3, r3, r2
 800330c:	095b      	lsrs	r3, r3, #5
 800330e:	2164      	movs	r1, #100	; 0x64
 8003310:	fb01 f303 	mul.w	r3, r1, r3
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	3332      	adds	r3, #50	; 0x32
 800331a:	4a2d      	ldr	r2, [pc, #180]	; (80033d0 <UART_SetConfig+0x6f4>)
 800331c:	fba2 2303 	umull	r2, r3, r2, r3
 8003320:	095b      	lsrs	r3, r3, #5
 8003322:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003326:	4498      	add	r8, r3
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	469b      	mov	fp, r3
 800332c:	f04f 0c00 	mov.w	ip, #0
 8003330:	46d9      	mov	r9, fp
 8003332:	46e2      	mov	sl, ip
 8003334:	eb19 0309 	adds.w	r3, r9, r9
 8003338:	eb4a 040a 	adc.w	r4, sl, sl
 800333c:	4699      	mov	r9, r3
 800333e:	46a2      	mov	sl, r4
 8003340:	eb19 090b 	adds.w	r9, r9, fp
 8003344:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003348:	f04f 0100 	mov.w	r1, #0
 800334c:	f04f 0200 	mov.w	r2, #0
 8003350:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003354:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003358:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800335c:	4689      	mov	r9, r1
 800335e:	4692      	mov	sl, r2
 8003360:	eb1b 0509 	adds.w	r5, fp, r9
 8003364:	eb4c 060a 	adc.w	r6, ip, sl
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	4619      	mov	r1, r3
 800336e:	f04f 0200 	mov.w	r2, #0
 8003372:	f04f 0300 	mov.w	r3, #0
 8003376:	f04f 0400 	mov.w	r4, #0
 800337a:	0094      	lsls	r4, r2, #2
 800337c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003380:	008b      	lsls	r3, r1, #2
 8003382:	461a      	mov	r2, r3
 8003384:	4623      	mov	r3, r4
 8003386:	4628      	mov	r0, r5
 8003388:	4631      	mov	r1, r6
 800338a:	f7fc ff89 	bl	80002a0 <__aeabi_uldivmod>
 800338e:	4603      	mov	r3, r0
 8003390:	460c      	mov	r4, r1
 8003392:	461a      	mov	r2, r3
 8003394:	4b0e      	ldr	r3, [pc, #56]	; (80033d0 <UART_SetConfig+0x6f4>)
 8003396:	fba3 1302 	umull	r1, r3, r3, r2
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	2164      	movs	r1, #100	; 0x64
 800339e:	fb01 f303 	mul.w	r3, r1, r3
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	3332      	adds	r3, #50	; 0x32
 80033a8:	4a09      	ldr	r2, [pc, #36]	; (80033d0 <UART_SetConfig+0x6f4>)
 80033aa:	fba2 2303 	umull	r2, r3, r2, r3
 80033ae:	095b      	lsrs	r3, r3, #5
 80033b0:	f003 020f 	and.w	r2, r3, #15
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4442      	add	r2, r8
 80033ba:	609a      	str	r2, [r3, #8]
}
 80033bc:	e7ff      	b.n	80033be <UART_SetConfig+0x6e2>
 80033be:	bf00      	nop
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033c8:	40011000 	.word	0x40011000
 80033cc:	40011400 	.word	0x40011400
 80033d0:	51eb851f 	.word	0x51eb851f

080033d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80033d8:	f000 fd76 	bl	8003ec8 <vTaskStartScheduler>
  
  return osOK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80033e2:	b480      	push	{r7}
 80033e4:	b083      	sub	sp, #12
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f103 0208 	add.w	r2, r3, #8
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033fa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f103 0208 	add.w	r2, r3, #8
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f103 0208 	add.w	r2, r3, #8
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003416:	bf00      	nop
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003422:	b480      	push	{r7}
 8003424:	b083      	sub	sp, #12
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr

0800343c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	683a      	ldr	r2, [r7, #0]
 8003466:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	1c5a      	adds	r2, r3, #1
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	601a      	str	r2, [r3, #0]
}
 8003478:	bf00      	nop
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800349a:	d103      	bne.n	80034a4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	e00c      	b.n	80034be <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	3308      	adds	r3, #8
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	e002      	b.n	80034b2 <vListInsert+0x2e>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d2f6      	bcs.n	80034ac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	685a      	ldr	r2, [r3, #4]
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	683a      	ldr	r2, [r7, #0]
 80034d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	1c5a      	adds	r2, r3, #1
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	601a      	str	r2, [r3, #0]
}
 80034ea:	bf00      	nop
 80034ec:	3714      	adds	r7, #20
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr

080034f6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80034f6:	b480      	push	{r7}
 80034f8:	b085      	sub	sp, #20
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6892      	ldr	r2, [r2, #8]
 800350c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6852      	ldr	r2, [r2, #4]
 8003516:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	429a      	cmp	r2, r3
 8003520:	d103      	bne.n	800352a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	1e5a      	subs	r2, r3, #1
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
}
 800353e:	4618      	mov	r0, r3
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
	...

0800354c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d109      	bne.n	8003574 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003564:	f383 8811 	msr	BASEPRI, r3
 8003568:	f3bf 8f6f 	isb	sy
 800356c:	f3bf 8f4f 	dsb	sy
 8003570:	60bb      	str	r3, [r7, #8]
 8003572:	e7fe      	b.n	8003572 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8003574:	f001 faca 	bl	8004b0c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003580:	68f9      	ldr	r1, [r7, #12]
 8003582:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003584:	fb01 f303 	mul.w	r3, r1, r3
 8003588:	441a      	add	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681a      	ldr	r2, [r3, #0]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a4:	3b01      	subs	r3, #1
 80035a6:	68f9      	ldr	r1, [r7, #12]
 80035a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80035aa:	fb01 f303 	mul.w	r3, r1, r3
 80035ae:	441a      	add	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	22ff      	movs	r2, #255	; 0xff
 80035b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	22ff      	movs	r2, #255	; 0xff
 80035c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d114      	bne.n	80035f4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d01a      	beq.n	8003608 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	3310      	adds	r3, #16
 80035d6:	4618      	mov	r0, r3
 80035d8:	f000 feb4 	bl	8004344 <xTaskRemoveFromEventList>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d012      	beq.n	8003608 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80035e2:	4b0d      	ldr	r3, [pc, #52]	; (8003618 <xQueueGenericReset+0xcc>)
 80035e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035e8:	601a      	str	r2, [r3, #0]
 80035ea:	f3bf 8f4f 	dsb	sy
 80035ee:	f3bf 8f6f 	isb	sy
 80035f2:	e009      	b.n	8003608 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	3310      	adds	r3, #16
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff fef2 	bl	80033e2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	3324      	adds	r3, #36	; 0x24
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff feed 	bl	80033e2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003608:	f001 faae 	bl	8004b68 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800360c:	2301      	movs	r3, #1
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	e000ed04 	.word	0xe000ed04

0800361c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800361c:	b580      	push	{r7, lr}
 800361e:	b08a      	sub	sp, #40	; 0x28
 8003620:	af02      	add	r7, sp, #8
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	60b9      	str	r1, [r7, #8]
 8003626:	4613      	mov	r3, r2
 8003628:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d109      	bne.n	8003644 <xQueueGenericCreate+0x28>
 8003630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003634:	f383 8811 	msr	BASEPRI, r3
 8003638:	f3bf 8f6f 	isb	sy
 800363c:	f3bf 8f4f 	dsb	sy
 8003640:	613b      	str	r3, [r7, #16]
 8003642:	e7fe      	b.n	8003642 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d102      	bne.n	8003650 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800364a:	2300      	movs	r3, #0
 800364c:	61fb      	str	r3, [r7, #28]
 800364e:	e004      	b.n	800365a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	fb02 f303 	mul.w	r3, r2, r3
 8003658:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	3348      	adds	r3, #72	; 0x48
 800365e:	4618      	mov	r0, r3
 8003660:	f001 fb6e 	bl	8004d40 <pvPortMalloc>
 8003664:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d011      	beq.n	8003690 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800366c:	69bb      	ldr	r3, [r7, #24]
 800366e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	3348      	adds	r3, #72	; 0x48
 8003674:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003676:	69bb      	ldr	r3, [r7, #24]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800367e:	79fa      	ldrb	r2, [r7, #7]
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	4613      	mov	r3, r2
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	68b9      	ldr	r1, [r7, #8]
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 f805 	bl	800369a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003690:	69bb      	ldr	r3, [r7, #24]
	}
 8003692:	4618      	mov	r0, r3
 8003694:	3720      	adds	r7, #32
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b084      	sub	sp, #16
 800369e:	af00      	add	r7, sp, #0
 80036a0:	60f8      	str	r0, [r7, #12]
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	607a      	str	r2, [r7, #4]
 80036a6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d103      	bne.n	80036b6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	e002      	b.n	80036bc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80036c8:	2101      	movs	r1, #1
 80036ca:	69b8      	ldr	r0, [r7, #24]
 80036cc:	f7ff ff3e 	bl	800354c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80036d0:	bf00      	nop
 80036d2:	3710      	adds	r7, #16
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b08e      	sub	sp, #56	; 0x38
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80036ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d109      	bne.n	8003704 <xQueueGenericSendFromISR+0x2c>
 80036f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f4:	f383 8811 	msr	BASEPRI, r3
 80036f8:	f3bf 8f6f 	isb	sy
 80036fc:	f3bf 8f4f 	dsb	sy
 8003700:	627b      	str	r3, [r7, #36]	; 0x24
 8003702:	e7fe      	b.n	8003702 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d103      	bne.n	8003712 <xQueueGenericSendFromISR+0x3a>
 800370a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370e:	2b00      	cmp	r3, #0
 8003710:	d101      	bne.n	8003716 <xQueueGenericSendFromISR+0x3e>
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <xQueueGenericSendFromISR+0x40>
 8003716:	2300      	movs	r3, #0
 8003718:	2b00      	cmp	r3, #0
 800371a:	d109      	bne.n	8003730 <xQueueGenericSendFromISR+0x58>
 800371c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003720:	f383 8811 	msr	BASEPRI, r3
 8003724:	f3bf 8f6f 	isb	sy
 8003728:	f3bf 8f4f 	dsb	sy
 800372c:	623b      	str	r3, [r7, #32]
 800372e:	e7fe      	b.n	800372e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	2b02      	cmp	r3, #2
 8003734:	d103      	bne.n	800373e <xQueueGenericSendFromISR+0x66>
 8003736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <xQueueGenericSendFromISR+0x6a>
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <xQueueGenericSendFromISR+0x6c>
 8003742:	2300      	movs	r3, #0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d109      	bne.n	800375c <xQueueGenericSendFromISR+0x84>
 8003748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800374c:	f383 8811 	msr	BASEPRI, r3
 8003750:	f3bf 8f6f 	isb	sy
 8003754:	f3bf 8f4f 	dsb	sy
 8003758:	61fb      	str	r3, [r7, #28]
 800375a:	e7fe      	b.n	800375a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800375c:	f001 fab2 	bl	8004cc4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003760:	f3ef 8211 	mrs	r2, BASEPRI
 8003764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003768:	f383 8811 	msr	BASEPRI, r3
 800376c:	f3bf 8f6f 	isb	sy
 8003770:	f3bf 8f4f 	dsb	sy
 8003774:	61ba      	str	r2, [r7, #24]
 8003776:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003778:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800377a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003784:	429a      	cmp	r2, r3
 8003786:	d302      	bcc.n	800378e <xQueueGenericSendFromISR+0xb6>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d12c      	bne.n	80037e8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800378e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003790:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003794:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003798:	683a      	ldr	r2, [r7, #0]
 800379a:	68b9      	ldr	r1, [r7, #8]
 800379c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800379e:	f000 f90b 	bl	80039b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80037a2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80037a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037aa:	d112      	bne.n	80037d2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80037ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d016      	beq.n	80037e2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80037b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b6:	3324      	adds	r3, #36	; 0x24
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 fdc3 	bl	8004344 <xTaskRemoveFromEventList>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00e      	beq.n	80037e2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00b      	beq.n	80037e2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	601a      	str	r2, [r3, #0]
 80037d0:	e007      	b.n	80037e2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80037d2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80037d6:	3301      	adds	r3, #1
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	b25a      	sxtb	r2, r3
 80037dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80037e2:	2301      	movs	r3, #1
 80037e4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80037e6:	e001      	b.n	80037ec <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80037e8:	2300      	movs	r3, #0
 80037ea:	637b      	str	r3, [r7, #52]	; 0x34
 80037ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80037f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3738      	adds	r7, #56	; 0x38
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b08c      	sub	sp, #48	; 0x30
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800380c:	2300      	movs	r3, #0
 800380e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003816:	2b00      	cmp	r3, #0
 8003818:	d109      	bne.n	800382e <xQueueReceive+0x2e>
	__asm volatile
 800381a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800381e:	f383 8811 	msr	BASEPRI, r3
 8003822:	f3bf 8f6f 	isb	sy
 8003826:	f3bf 8f4f 	dsb	sy
 800382a:	623b      	str	r3, [r7, #32]
 800382c:	e7fe      	b.n	800382c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d103      	bne.n	800383c <xQueueReceive+0x3c>
 8003834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <xQueueReceive+0x40>
 800383c:	2301      	movs	r3, #1
 800383e:	e000      	b.n	8003842 <xQueueReceive+0x42>
 8003840:	2300      	movs	r3, #0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d109      	bne.n	800385a <xQueueReceive+0x5a>
 8003846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800384a:	f383 8811 	msr	BASEPRI, r3
 800384e:	f3bf 8f6f 	isb	sy
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	61fb      	str	r3, [r7, #28]
 8003858:	e7fe      	b.n	8003858 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800385a:	f000 ff29 	bl	80046b0 <xTaskGetSchedulerState>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d102      	bne.n	800386a <xQueueReceive+0x6a>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <xQueueReceive+0x6e>
 800386a:	2301      	movs	r3, #1
 800386c:	e000      	b.n	8003870 <xQueueReceive+0x70>
 800386e:	2300      	movs	r3, #0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d109      	bne.n	8003888 <xQueueReceive+0x88>
 8003874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003878:	f383 8811 	msr	BASEPRI, r3
 800387c:	f3bf 8f6f 	isb	sy
 8003880:	f3bf 8f4f 	dsb	sy
 8003884:	61bb      	str	r3, [r7, #24]
 8003886:	e7fe      	b.n	8003886 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003888:	f001 f940 	bl	8004b0c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800388c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003890:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003894:	2b00      	cmp	r3, #0
 8003896:	d01f      	beq.n	80038d8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003898:	68b9      	ldr	r1, [r7, #8]
 800389a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800389c:	f000 f8f6 	bl	8003a8c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80038a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a2:	1e5a      	subs	r2, r3, #1
 80038a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00f      	beq.n	80038d0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b2:	3310      	adds	r3, #16
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 fd45 	bl	8004344 <xTaskRemoveFromEventList>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d007      	beq.n	80038d0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80038c0:	4b3c      	ldr	r3, [pc, #240]	; (80039b4 <xQueueReceive+0x1b4>)
 80038c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	f3bf 8f4f 	dsb	sy
 80038cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80038d0:	f001 f94a 	bl	8004b68 <vPortExitCritical>
				return pdPASS;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e069      	b.n	80039ac <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d103      	bne.n	80038e6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80038de:	f001 f943 	bl	8004b68 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80038e2:	2300      	movs	r3, #0
 80038e4:	e062      	b.n	80039ac <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80038e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d106      	bne.n	80038fa <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80038ec:	f107 0310 	add.w	r3, r7, #16
 80038f0:	4618      	mov	r0, r3
 80038f2:	f000 fd89 	bl	8004408 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80038f6:	2301      	movs	r3, #1
 80038f8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80038fa:	f001 f935 	bl	8004b68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80038fe:	f000 fb41 	bl	8003f84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003902:	f001 f903 	bl	8004b0c <vPortEnterCritical>
 8003906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003908:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800390c:	b25b      	sxtb	r3, r3
 800390e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003912:	d103      	bne.n	800391c <xQueueReceive+0x11c>
 8003914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800391c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800391e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003922:	b25b      	sxtb	r3, r3
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003928:	d103      	bne.n	8003932 <xQueueReceive+0x132>
 800392a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800392c:	2200      	movs	r2, #0
 800392e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003932:	f001 f919 	bl	8004b68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003936:	1d3a      	adds	r2, r7, #4
 8003938:	f107 0310 	add.w	r3, r7, #16
 800393c:	4611      	mov	r1, r2
 800393e:	4618      	mov	r0, r3
 8003940:	f000 fd78 	bl	8004434 <xTaskCheckForTimeOut>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d123      	bne.n	8003992 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800394a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800394c:	f000 f916 	bl	8003b7c <prvIsQueueEmpty>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d017      	beq.n	8003986 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003958:	3324      	adds	r3, #36	; 0x24
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	4611      	mov	r1, r2
 800395e:	4618      	mov	r0, r3
 8003960:	f000 fccc 	bl	80042fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003964:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003966:	f000 f8b7 	bl	8003ad8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800396a:	f000 fb19 	bl	8003fa0 <xTaskResumeAll>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d189      	bne.n	8003888 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003974:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <xQueueReceive+0x1b4>)
 8003976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	f3bf 8f4f 	dsb	sy
 8003980:	f3bf 8f6f 	isb	sy
 8003984:	e780      	b.n	8003888 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003986:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003988:	f000 f8a6 	bl	8003ad8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800398c:	f000 fb08 	bl	8003fa0 <xTaskResumeAll>
 8003990:	e77a      	b.n	8003888 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003992:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003994:	f000 f8a0 	bl	8003ad8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003998:	f000 fb02 	bl	8003fa0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800399c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800399e:	f000 f8ed 	bl	8003b7c <prvIsQueueEmpty>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f43f af6f 	beq.w	8003888 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80039aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3730      	adds	r7, #48	; 0x30
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	e000ed04 	.word	0xe000ed04

080039b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80039c4:	2300      	movs	r3, #0
 80039c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10d      	bne.n	80039f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d14d      	bne.n	8003a7a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 fe82 	bl	80046ec <xTaskPriorityDisinherit>
 80039e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	609a      	str	r2, [r3, #8]
 80039f0:	e043      	b.n	8003a7a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d119      	bne.n	8003a2c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6858      	ldr	r0, [r3, #4]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	461a      	mov	r2, r3
 8003a02:	68b9      	ldr	r1, [r7, #8]
 8003a04:	f001 fb9c 	bl	8005140 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	685a      	ldr	r2, [r3, #4]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a10:	441a      	add	r2, r3
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d32b      	bcc.n	8003a7a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	605a      	str	r2, [r3, #4]
 8003a2a:	e026      	b.n	8003a7a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	68d8      	ldr	r0, [r3, #12]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a34:	461a      	mov	r2, r3
 8003a36:	68b9      	ldr	r1, [r7, #8]
 8003a38:	f001 fb82 	bl	8005140 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	68da      	ldr	r2, [r3, #12]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a44:	425b      	negs	r3, r3
 8003a46:	441a      	add	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d207      	bcs.n	8003a68 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	689a      	ldr	r2, [r3, #8]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a60:	425b      	negs	r3, r3
 8003a62:	441a      	add	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d105      	bne.n	8003a7a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d002      	beq.n	8003a7a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1c5a      	adds	r2, r3, #1
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003a82:	697b      	ldr	r3, [r7, #20]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3718      	adds	r7, #24
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d018      	beq.n	8003ad0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68da      	ldr	r2, [r3, #12]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa6:	441a      	add	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	68da      	ldr	r2, [r3, #12]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d303      	bcc.n	8003ac0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	68d9      	ldr	r1, [r3, #12]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac8:	461a      	mov	r2, r3
 8003aca:	6838      	ldr	r0, [r7, #0]
 8003acc:	f001 fb38 	bl	8005140 <memcpy>
	}
}
 8003ad0:	bf00      	nop
 8003ad2:	3708      	adds	r7, #8
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003ae0:	f001 f814 	bl	8004b0c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003aea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003aec:	e011      	b.n	8003b12 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d012      	beq.n	8003b1c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	3324      	adds	r3, #36	; 0x24
 8003afa:	4618      	mov	r0, r3
 8003afc:	f000 fc22 	bl	8004344 <xTaskRemoveFromEventList>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003b06:	f000 fcf5 	bl	80044f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	dce9      	bgt.n	8003aee <prvUnlockQueue+0x16>
 8003b1a:	e000      	b.n	8003b1e <prvUnlockQueue+0x46>
					break;
 8003b1c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	22ff      	movs	r2, #255	; 0xff
 8003b22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003b26:	f001 f81f 	bl	8004b68 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003b2a:	f000 ffef 	bl	8004b0c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b34:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b36:	e011      	b.n	8003b5c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	691b      	ldr	r3, [r3, #16]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d012      	beq.n	8003b66 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3310      	adds	r3, #16
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fbfd 	bl	8004344 <xTaskRemoveFromEventList>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d001      	beq.n	8003b54 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003b50:	f000 fcd0 	bl	80044f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003b54:	7bbb      	ldrb	r3, [r7, #14]
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	dce9      	bgt.n	8003b38 <prvUnlockQueue+0x60>
 8003b64:	e000      	b.n	8003b68 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003b66:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	22ff      	movs	r2, #255	; 0xff
 8003b6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003b70:	f000 fffa 	bl	8004b68 <vPortExitCritical>
}
 8003b74:	bf00      	nop
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b84:	f000 ffc2 	bl	8004b0c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d102      	bne.n	8003b96 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003b90:	2301      	movs	r3, #1
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	e001      	b.n	8003b9a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b96:	2300      	movs	r3, #0
 8003b98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b9a:	f000 ffe5 	bl	8004b68 <vPortExitCritical>

	return xReturn;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b08e      	sub	sp, #56	; 0x38
 8003bac:	af04      	add	r7, sp, #16
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
 8003bb4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d109      	bne.n	8003bd0 <xTaskCreateStatic+0x28>
 8003bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bc0:	f383 8811 	msr	BASEPRI, r3
 8003bc4:	f3bf 8f6f 	isb	sy
 8003bc8:	f3bf 8f4f 	dsb	sy
 8003bcc:	623b      	str	r3, [r7, #32]
 8003bce:	e7fe      	b.n	8003bce <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d109      	bne.n	8003bea <xTaskCreateStatic+0x42>
 8003bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bda:	f383 8811 	msr	BASEPRI, r3
 8003bde:	f3bf 8f6f 	isb	sy
 8003be2:	f3bf 8f4f 	dsb	sy
 8003be6:	61fb      	str	r3, [r7, #28]
 8003be8:	e7fe      	b.n	8003be8 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003bea:	2354      	movs	r3, #84	; 0x54
 8003bec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	2b54      	cmp	r3, #84	; 0x54
 8003bf2:	d009      	beq.n	8003c08 <xTaskCreateStatic+0x60>
 8003bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf8:	f383 8811 	msr	BASEPRI, r3
 8003bfc:	f3bf 8f6f 	isb	sy
 8003c00:	f3bf 8f4f 	dsb	sy
 8003c04:	61bb      	str	r3, [r7, #24]
 8003c06:	e7fe      	b.n	8003c06 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003c08:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d01e      	beq.n	8003c4e <xTaskCreateStatic+0xa6>
 8003c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d01b      	beq.n	8003c4e <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c1e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c22:	2202      	movs	r2, #2
 8003c24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c28:	2300      	movs	r3, #0
 8003c2a:	9303      	str	r3, [sp, #12]
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	9302      	str	r3, [sp, #8]
 8003c30:	f107 0314 	add.w	r3, r7, #20
 8003c34:	9301      	str	r3, [sp, #4]
 8003c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	68b9      	ldr	r1, [r7, #8]
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 f850 	bl	8003ce6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c48:	f000 f8d4 	bl	8003df4 <prvAddNewTaskToReadyList>
 8003c4c:	e001      	b.n	8003c52 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003c52:	697b      	ldr	r3, [r7, #20]
	}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3728      	adds	r7, #40	; 0x28
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b08c      	sub	sp, #48	; 0x30
 8003c60:	af04      	add	r7, sp, #16
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	603b      	str	r3, [r7, #0]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003c6c:	88fb      	ldrh	r3, [r7, #6]
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	4618      	mov	r0, r3
 8003c72:	f001 f865 	bl	8004d40 <pvPortMalloc>
 8003c76:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00e      	beq.n	8003c9c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003c7e:	2054      	movs	r0, #84	; 0x54
 8003c80:	f001 f85e 	bl	8004d40 <pvPortMalloc>
 8003c84:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d003      	beq.n	8003c94 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	697a      	ldr	r2, [r7, #20]
 8003c90:	631a      	str	r2, [r3, #48]	; 0x30
 8003c92:	e005      	b.n	8003ca0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003c94:	6978      	ldr	r0, [r7, #20]
 8003c96:	f001 f915 	bl	8004ec4 <vPortFree>
 8003c9a:	e001      	b.n	8003ca0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d017      	beq.n	8003cd6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003cae:	88fa      	ldrh	r2, [r7, #6]
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	9303      	str	r3, [sp, #12]
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	9302      	str	r3, [sp, #8]
 8003cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cba:	9301      	str	r3, [sp, #4]
 8003cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cbe:	9300      	str	r3, [sp, #0]
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	68b9      	ldr	r1, [r7, #8]
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 f80e 	bl	8003ce6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003cca:	69f8      	ldr	r0, [r7, #28]
 8003ccc:	f000 f892 	bl	8003df4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	61bb      	str	r3, [r7, #24]
 8003cd4:	e002      	b.n	8003cdc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003cd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003cda:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003cdc:	69bb      	ldr	r3, [r7, #24]
	}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3720      	adds	r7, #32
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b088      	sub	sp, #32
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	60f8      	str	r0, [r7, #12]
 8003cee:	60b9      	str	r1, [r7, #8]
 8003cf0:	607a      	str	r2, [r7, #4]
 8003cf2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	4413      	add	r3, r2
 8003d04:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	f023 0307 	bic.w	r3, r3, #7
 8003d0c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d009      	beq.n	8003d2c <prvInitialiseNewTask+0x46>
 8003d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d1c:	f383 8811 	msr	BASEPRI, r3
 8003d20:	f3bf 8f6f 	isb	sy
 8003d24:	f3bf 8f4f 	dsb	sy
 8003d28:	617b      	str	r3, [r7, #20]
 8003d2a:	e7fe      	b.n	8003d2a <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d01f      	beq.n	8003d72 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d32:	2300      	movs	r3, #0
 8003d34:	61fb      	str	r3, [r7, #28]
 8003d36:	e012      	b.n	8003d5e <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d38:	68ba      	ldr	r2, [r7, #8]
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	7819      	ldrb	r1, [r3, #0]
 8003d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	4413      	add	r3, r2
 8003d46:	3334      	adds	r3, #52	; 0x34
 8003d48:	460a      	mov	r2, r1
 8003d4a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	4413      	add	r3, r2
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d006      	beq.n	8003d66 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	61fb      	str	r3, [r7, #28]
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	2b0f      	cmp	r3, #15
 8003d62:	d9e9      	bls.n	8003d38 <prvInitialiseNewTask+0x52>
 8003d64:	e000      	b.n	8003d68 <prvInitialiseNewTask+0x82>
			{
				break;
 8003d66:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d70:	e003      	b.n	8003d7a <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d7c:	2b06      	cmp	r3, #6
 8003d7e:	d901      	bls.n	8003d84 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003d80:	2306      	movs	r3, #6
 8003d82:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d88:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d8e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d92:	2200      	movs	r2, #0
 8003d94:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d98:	3304      	adds	r3, #4
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff fb41 	bl	8003422 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da2:	3318      	adds	r3, #24
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7ff fb3c 	bl	8003422 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db2:	f1c3 0207 	rsb	r2, r3, #7
 8003db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dbe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	68f9      	ldr	r1, [r7, #12]
 8003dd2:	69b8      	ldr	r0, [r7, #24]
 8003dd4:	f000 fd74 	bl	80048c0 <pxPortInitialiseStack>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ddc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d002      	beq.n	8003dea <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003de8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dea:	bf00      	nop
 8003dec:	3720      	adds	r7, #32
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
	...

08003df4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003dfc:	f000 fe86 	bl	8004b0c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e00:	4b2a      	ldr	r3, [pc, #168]	; (8003eac <prvAddNewTaskToReadyList+0xb8>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	3301      	adds	r3, #1
 8003e06:	4a29      	ldr	r2, [pc, #164]	; (8003eac <prvAddNewTaskToReadyList+0xb8>)
 8003e08:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003e0a:	4b29      	ldr	r3, [pc, #164]	; (8003eb0 <prvAddNewTaskToReadyList+0xbc>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003e12:	4a27      	ldr	r2, [pc, #156]	; (8003eb0 <prvAddNewTaskToReadyList+0xbc>)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e18:	4b24      	ldr	r3, [pc, #144]	; (8003eac <prvAddNewTaskToReadyList+0xb8>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d110      	bne.n	8003e42 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003e20:	f000 fb8c 	bl	800453c <prvInitialiseTaskLists>
 8003e24:	e00d      	b.n	8003e42 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003e26:	4b23      	ldr	r3, [pc, #140]	; (8003eb4 <prvAddNewTaskToReadyList+0xc0>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d109      	bne.n	8003e42 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e2e:	4b20      	ldr	r3, [pc, #128]	; (8003eb0 <prvAddNewTaskToReadyList+0xbc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d802      	bhi.n	8003e42 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003e3c:	4a1c      	ldr	r2, [pc, #112]	; (8003eb0 <prvAddNewTaskToReadyList+0xbc>)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e42:	4b1d      	ldr	r3, [pc, #116]	; (8003eb8 <prvAddNewTaskToReadyList+0xc4>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	3301      	adds	r3, #1
 8003e48:	4a1b      	ldr	r2, [pc, #108]	; (8003eb8 <prvAddNewTaskToReadyList+0xc4>)
 8003e4a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e50:	2201      	movs	r2, #1
 8003e52:	409a      	lsls	r2, r3
 8003e54:	4b19      	ldr	r3, [pc, #100]	; (8003ebc <prvAddNewTaskToReadyList+0xc8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	4a18      	ldr	r2, [pc, #96]	; (8003ebc <prvAddNewTaskToReadyList+0xc8>)
 8003e5c:	6013      	str	r3, [r2, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e62:	4613      	mov	r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	4413      	add	r3, r2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	4a15      	ldr	r2, [pc, #84]	; (8003ec0 <prvAddNewTaskToReadyList+0xcc>)
 8003e6c:	441a      	add	r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	3304      	adds	r3, #4
 8003e72:	4619      	mov	r1, r3
 8003e74:	4610      	mov	r0, r2
 8003e76:	f7ff fae1 	bl	800343c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003e7a:	f000 fe75 	bl	8004b68 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003e7e:	4b0d      	ldr	r3, [pc, #52]	; (8003eb4 <prvAddNewTaskToReadyList+0xc0>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00e      	beq.n	8003ea4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003e86:	4b0a      	ldr	r3, [pc, #40]	; (8003eb0 <prvAddNewTaskToReadyList+0xbc>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d207      	bcs.n	8003ea4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003e94:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <prvAddNewTaskToReadyList+0xd0>)
 8003e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e9a:	601a      	str	r2, [r3, #0]
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ea4:	bf00      	nop
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	200003ec 	.word	0x200003ec
 8003eb0:	200002ec 	.word	0x200002ec
 8003eb4:	200003f8 	.word	0x200003f8
 8003eb8:	20000408 	.word	0x20000408
 8003ebc:	200003f4 	.word	0x200003f4
 8003ec0:	200002f0 	.word	0x200002f0
 8003ec4:	e000ed04 	.word	0xe000ed04

08003ec8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08a      	sub	sp, #40	; 0x28
 8003ecc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003ed6:	463a      	mov	r2, r7
 8003ed8:	1d39      	adds	r1, r7, #4
 8003eda:	f107 0308 	add.w	r3, r7, #8
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fc fb5e 	bl	80005a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003ee4:	6839      	ldr	r1, [r7, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	9202      	str	r2, [sp, #8]
 8003eec:	9301      	str	r3, [sp, #4]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	9300      	str	r3, [sp, #0]
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	460a      	mov	r2, r1
 8003ef6:	491d      	ldr	r1, [pc, #116]	; (8003f6c <vTaskStartScheduler+0xa4>)
 8003ef8:	481d      	ldr	r0, [pc, #116]	; (8003f70 <vTaskStartScheduler+0xa8>)
 8003efa:	f7ff fe55 	bl	8003ba8 <xTaskCreateStatic>
 8003efe:	4602      	mov	r2, r0
 8003f00:	4b1c      	ldr	r3, [pc, #112]	; (8003f74 <vTaskStartScheduler+0xac>)
 8003f02:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003f04:	4b1b      	ldr	r3, [pc, #108]	; (8003f74 <vTaskStartScheduler+0xac>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d002      	beq.n	8003f12 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	617b      	str	r3, [r7, #20]
 8003f10:	e001      	b.n	8003f16 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003f12:	2300      	movs	r3, #0
 8003f14:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d115      	bne.n	8003f48 <vTaskStartScheduler+0x80>
 8003f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f20:	f383 8811 	msr	BASEPRI, r3
 8003f24:	f3bf 8f6f 	isb	sy
 8003f28:	f3bf 8f4f 	dsb	sy
 8003f2c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003f2e:	4b12      	ldr	r3, [pc, #72]	; (8003f78 <vTaskStartScheduler+0xb0>)
 8003f30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f34:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003f36:	4b11      	ldr	r3, [pc, #68]	; (8003f7c <vTaskStartScheduler+0xb4>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003f3c:	4b10      	ldr	r3, [pc, #64]	; (8003f80 <vTaskStartScheduler+0xb8>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003f42:	f000 fd45 	bl	80049d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003f46:	e00d      	b.n	8003f64 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f4e:	d109      	bne.n	8003f64 <vTaskStartScheduler+0x9c>
 8003f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f54:	f383 8811 	msr	BASEPRI, r3
 8003f58:	f3bf 8f6f 	isb	sy
 8003f5c:	f3bf 8f4f 	dsb	sy
 8003f60:	60fb      	str	r3, [r7, #12]
 8003f62:	e7fe      	b.n	8003f62 <vTaskStartScheduler+0x9a>
}
 8003f64:	bf00      	nop
 8003f66:	3718      	adds	r7, #24
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	08005a08 	.word	0x08005a08
 8003f70:	0800450d 	.word	0x0800450d
 8003f74:	20000410 	.word	0x20000410
 8003f78:	2000040c 	.word	0x2000040c
 8003f7c:	200003f8 	.word	0x200003f8
 8003f80:	200003f0 	.word	0x200003f0

08003f84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f84:	b480      	push	{r7}
 8003f86:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003f88:	4b04      	ldr	r3, [pc, #16]	; (8003f9c <vTaskSuspendAll+0x18>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	4a03      	ldr	r2, [pc, #12]	; (8003f9c <vTaskSuspendAll+0x18>)
 8003f90:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003f92:	bf00      	nop
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr
 8003f9c:	20000414 	.word	0x20000414

08003fa0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003faa:	2300      	movs	r3, #0
 8003fac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003fae:	4b41      	ldr	r3, [pc, #260]	; (80040b4 <xTaskResumeAll+0x114>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d109      	bne.n	8003fca <xTaskResumeAll+0x2a>
 8003fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fba:	f383 8811 	msr	BASEPRI, r3
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f3bf 8f4f 	dsb	sy
 8003fc6:	603b      	str	r3, [r7, #0]
 8003fc8:	e7fe      	b.n	8003fc8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003fca:	f000 fd9f 	bl	8004b0c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003fce:	4b39      	ldr	r3, [pc, #228]	; (80040b4 <xTaskResumeAll+0x114>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	4a37      	ldr	r2, [pc, #220]	; (80040b4 <xTaskResumeAll+0x114>)
 8003fd6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fd8:	4b36      	ldr	r3, [pc, #216]	; (80040b4 <xTaskResumeAll+0x114>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d161      	bne.n	80040a4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003fe0:	4b35      	ldr	r3, [pc, #212]	; (80040b8 <xTaskResumeAll+0x118>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d05d      	beq.n	80040a4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fe8:	e02e      	b.n	8004048 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fea:	4b34      	ldr	r3, [pc, #208]	; (80040bc <xTaskResumeAll+0x11c>)
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	3318      	adds	r3, #24
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7ff fa7d 	bl	80034f6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	3304      	adds	r3, #4
 8004000:	4618      	mov	r0, r3
 8004002:	f7ff fa78 	bl	80034f6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400a:	2201      	movs	r2, #1
 800400c:	409a      	lsls	r2, r3
 800400e:	4b2c      	ldr	r3, [pc, #176]	; (80040c0 <xTaskResumeAll+0x120>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4313      	orrs	r3, r2
 8004014:	4a2a      	ldr	r2, [pc, #168]	; (80040c0 <xTaskResumeAll+0x120>)
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800401c:	4613      	mov	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4413      	add	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	4a27      	ldr	r2, [pc, #156]	; (80040c4 <xTaskResumeAll+0x124>)
 8004026:	441a      	add	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	3304      	adds	r3, #4
 800402c:	4619      	mov	r1, r3
 800402e:	4610      	mov	r0, r2
 8004030:	f7ff fa04 	bl	800343c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004038:	4b23      	ldr	r3, [pc, #140]	; (80040c8 <xTaskResumeAll+0x128>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403e:	429a      	cmp	r2, r3
 8004040:	d302      	bcc.n	8004048 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004042:	4b22      	ldr	r3, [pc, #136]	; (80040cc <xTaskResumeAll+0x12c>)
 8004044:	2201      	movs	r2, #1
 8004046:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004048:	4b1c      	ldr	r3, [pc, #112]	; (80040bc <xTaskResumeAll+0x11c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1cc      	bne.n	8003fea <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004056:	f000 fb0b 	bl	8004670 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800405a:	4b1d      	ldr	r3, [pc, #116]	; (80040d0 <xTaskResumeAll+0x130>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d010      	beq.n	8004088 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004066:	f000 f837 	bl	80040d8 <xTaskIncrementTick>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d002      	beq.n	8004076 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8004070:	4b16      	ldr	r3, [pc, #88]	; (80040cc <xTaskResumeAll+0x12c>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	3b01      	subs	r3, #1
 800407a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f1      	bne.n	8004066 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8004082:	4b13      	ldr	r3, [pc, #76]	; (80040d0 <xTaskResumeAll+0x130>)
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004088:	4b10      	ldr	r3, [pc, #64]	; (80040cc <xTaskResumeAll+0x12c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d009      	beq.n	80040a4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004090:	2301      	movs	r3, #1
 8004092:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004094:	4b0f      	ldr	r3, [pc, #60]	; (80040d4 <xTaskResumeAll+0x134>)
 8004096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80040a4:	f000 fd60 	bl	8004b68 <vPortExitCritical>

	return xAlreadyYielded;
 80040a8:	68bb      	ldr	r3, [r7, #8]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3710      	adds	r7, #16
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	20000414 	.word	0x20000414
 80040b8:	200003ec 	.word	0x200003ec
 80040bc:	200003ac 	.word	0x200003ac
 80040c0:	200003f4 	.word	0x200003f4
 80040c4:	200002f0 	.word	0x200002f0
 80040c8:	200002ec 	.word	0x200002ec
 80040cc:	20000400 	.word	0x20000400
 80040d0:	200003fc 	.word	0x200003fc
 80040d4:	e000ed04 	.word	0xe000ed04

080040d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80040de:	2300      	movs	r3, #0
 80040e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040e2:	4b4e      	ldr	r3, [pc, #312]	; (800421c <xTaskIncrementTick+0x144>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f040 8087 	bne.w	80041fa <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80040ec:	4b4c      	ldr	r3, [pc, #304]	; (8004220 <xTaskIncrementTick+0x148>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3301      	adds	r3, #1
 80040f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80040f4:	4a4a      	ldr	r2, [pc, #296]	; (8004220 <xTaskIncrementTick+0x148>)
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d11f      	bne.n	8004140 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004100:	4b48      	ldr	r3, [pc, #288]	; (8004224 <xTaskIncrementTick+0x14c>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d009      	beq.n	800411e <xTaskIncrementTick+0x46>
 800410a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800410e:	f383 8811 	msr	BASEPRI, r3
 8004112:	f3bf 8f6f 	isb	sy
 8004116:	f3bf 8f4f 	dsb	sy
 800411a:	603b      	str	r3, [r7, #0]
 800411c:	e7fe      	b.n	800411c <xTaskIncrementTick+0x44>
 800411e:	4b41      	ldr	r3, [pc, #260]	; (8004224 <xTaskIncrementTick+0x14c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	60fb      	str	r3, [r7, #12]
 8004124:	4b40      	ldr	r3, [pc, #256]	; (8004228 <xTaskIncrementTick+0x150>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a3e      	ldr	r2, [pc, #248]	; (8004224 <xTaskIncrementTick+0x14c>)
 800412a:	6013      	str	r3, [r2, #0]
 800412c:	4a3e      	ldr	r2, [pc, #248]	; (8004228 <xTaskIncrementTick+0x150>)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6013      	str	r3, [r2, #0]
 8004132:	4b3e      	ldr	r3, [pc, #248]	; (800422c <xTaskIncrementTick+0x154>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	3301      	adds	r3, #1
 8004138:	4a3c      	ldr	r2, [pc, #240]	; (800422c <xTaskIncrementTick+0x154>)
 800413a:	6013      	str	r3, [r2, #0]
 800413c:	f000 fa98 	bl	8004670 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004140:	4b3b      	ldr	r3, [pc, #236]	; (8004230 <xTaskIncrementTick+0x158>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	429a      	cmp	r2, r3
 8004148:	d348      	bcc.n	80041dc <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800414a:	4b36      	ldr	r3, [pc, #216]	; (8004224 <xTaskIncrementTick+0x14c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d104      	bne.n	800415e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004154:	4b36      	ldr	r3, [pc, #216]	; (8004230 <xTaskIncrementTick+0x158>)
 8004156:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800415a:	601a      	str	r2, [r3, #0]
					break;
 800415c:	e03e      	b.n	80041dc <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800415e:	4b31      	ldr	r3, [pc, #196]	; (8004224 <xTaskIncrementTick+0x14c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	429a      	cmp	r2, r3
 8004174:	d203      	bcs.n	800417e <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004176:	4a2e      	ldr	r2, [pc, #184]	; (8004230 <xTaskIncrementTick+0x158>)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800417c:	e02e      	b.n	80041dc <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	3304      	adds	r3, #4
 8004182:	4618      	mov	r0, r3
 8004184:	f7ff f9b7 	bl	80034f6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800418c:	2b00      	cmp	r3, #0
 800418e:	d004      	beq.n	800419a <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	3318      	adds	r3, #24
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff f9ae 	bl	80034f6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419e:	2201      	movs	r2, #1
 80041a0:	409a      	lsls	r2, r3
 80041a2:	4b24      	ldr	r3, [pc, #144]	; (8004234 <xTaskIncrementTick+0x15c>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	4a22      	ldr	r2, [pc, #136]	; (8004234 <xTaskIncrementTick+0x15c>)
 80041aa:	6013      	str	r3, [r2, #0]
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b0:	4613      	mov	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4a1f      	ldr	r2, [pc, #124]	; (8004238 <xTaskIncrementTick+0x160>)
 80041ba:	441a      	add	r2, r3
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	3304      	adds	r3, #4
 80041c0:	4619      	mov	r1, r3
 80041c2:	4610      	mov	r0, r2
 80041c4:	f7ff f93a 	bl	800343c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041cc:	4b1b      	ldr	r3, [pc, #108]	; (800423c <xTaskIncrementTick+0x164>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d3b9      	bcc.n	800414a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80041d6:	2301      	movs	r3, #1
 80041d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041da:	e7b6      	b.n	800414a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80041dc:	4b17      	ldr	r3, [pc, #92]	; (800423c <xTaskIncrementTick+0x164>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e2:	4915      	ldr	r1, [pc, #84]	; (8004238 <xTaskIncrementTick+0x160>)
 80041e4:	4613      	mov	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d907      	bls.n	8004204 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80041f4:	2301      	movs	r3, #1
 80041f6:	617b      	str	r3, [r7, #20]
 80041f8:	e004      	b.n	8004204 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80041fa:	4b11      	ldr	r3, [pc, #68]	; (8004240 <xTaskIncrementTick+0x168>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	3301      	adds	r3, #1
 8004200:	4a0f      	ldr	r2, [pc, #60]	; (8004240 <xTaskIncrementTick+0x168>)
 8004202:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004204:	4b0f      	ldr	r3, [pc, #60]	; (8004244 <xTaskIncrementTick+0x16c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d001      	beq.n	8004210 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800420c:	2301      	movs	r3, #1
 800420e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004210:	697b      	ldr	r3, [r7, #20]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3718      	adds	r7, #24
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	20000414 	.word	0x20000414
 8004220:	200003f0 	.word	0x200003f0
 8004224:	200003a4 	.word	0x200003a4
 8004228:	200003a8 	.word	0x200003a8
 800422c:	20000404 	.word	0x20000404
 8004230:	2000040c 	.word	0x2000040c
 8004234:	200003f4 	.word	0x200003f4
 8004238:	200002f0 	.word	0x200002f0
 800423c:	200002ec 	.word	0x200002ec
 8004240:	200003fc 	.word	0x200003fc
 8004244:	20000400 	.word	0x20000400

08004248 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004248:	b480      	push	{r7}
 800424a:	b087      	sub	sp, #28
 800424c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800424e:	4b26      	ldr	r3, [pc, #152]	; (80042e8 <vTaskSwitchContext+0xa0>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d003      	beq.n	800425e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004256:	4b25      	ldr	r3, [pc, #148]	; (80042ec <vTaskSwitchContext+0xa4>)
 8004258:	2201      	movs	r2, #1
 800425a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800425c:	e03e      	b.n	80042dc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800425e:	4b23      	ldr	r3, [pc, #140]	; (80042ec <vTaskSwitchContext+0xa4>)
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004264:	4b22      	ldr	r3, [pc, #136]	; (80042f0 <vTaskSwitchContext+0xa8>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	fab3 f383 	clz	r3, r3
 8004270:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004272:	7afb      	ldrb	r3, [r7, #11]
 8004274:	f1c3 031f 	rsb	r3, r3, #31
 8004278:	617b      	str	r3, [r7, #20]
 800427a:	491e      	ldr	r1, [pc, #120]	; (80042f4 <vTaskSwitchContext+0xac>)
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	4613      	mov	r3, r2
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	4413      	add	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	440b      	add	r3, r1
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d109      	bne.n	80042a2 <vTaskSwitchContext+0x5a>
	__asm volatile
 800428e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004292:	f383 8811 	msr	BASEPRI, r3
 8004296:	f3bf 8f6f 	isb	sy
 800429a:	f3bf 8f4f 	dsb	sy
 800429e:	607b      	str	r3, [r7, #4]
 80042a0:	e7fe      	b.n	80042a0 <vTaskSwitchContext+0x58>
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	4613      	mov	r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	4413      	add	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	4a11      	ldr	r2, [pc, #68]	; (80042f4 <vTaskSwitchContext+0xac>)
 80042ae:	4413      	add	r3, r2
 80042b0:	613b      	str	r3, [r7, #16]
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	605a      	str	r2, [r3, #4]
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	685a      	ldr	r2, [r3, #4]
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	3308      	adds	r3, #8
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d104      	bne.n	80042d2 <vTaskSwitchContext+0x8a>
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	685a      	ldr	r2, [r3, #4]
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	4a07      	ldr	r2, [pc, #28]	; (80042f8 <vTaskSwitchContext+0xb0>)
 80042da:	6013      	str	r3, [r2, #0]
}
 80042dc:	bf00      	nop
 80042de:	371c      	adds	r7, #28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr
 80042e8:	20000414 	.word	0x20000414
 80042ec:	20000400 	.word	0x20000400
 80042f0:	200003f4 	.word	0x200003f4
 80042f4:	200002f0 	.word	0x200002f0
 80042f8:	200002ec 	.word	0x200002ec

080042fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d109      	bne.n	8004320 <vTaskPlaceOnEventList+0x24>
 800430c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004310:	f383 8811 	msr	BASEPRI, r3
 8004314:	f3bf 8f6f 	isb	sy
 8004318:	f3bf 8f4f 	dsb	sy
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	e7fe      	b.n	800431e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004320:	4b07      	ldr	r3, [pc, #28]	; (8004340 <vTaskPlaceOnEventList+0x44>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	3318      	adds	r3, #24
 8004326:	4619      	mov	r1, r3
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f7ff f8ab 	bl	8003484 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800432e:	2101      	movs	r1, #1
 8004330:	6838      	ldr	r0, [r7, #0]
 8004332:	f000 fa5f 	bl	80047f4 <prvAddCurrentTaskToDelayedList>
}
 8004336:	bf00      	nop
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	200002ec 	.word	0x200002ec

08004344 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d109      	bne.n	800436e <xTaskRemoveFromEventList+0x2a>
 800435a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800435e:	f383 8811 	msr	BASEPRI, r3
 8004362:	f3bf 8f6f 	isb	sy
 8004366:	f3bf 8f4f 	dsb	sy
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e7fe      	b.n	800436c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	3318      	adds	r3, #24
 8004372:	4618      	mov	r0, r3
 8004374:	f7ff f8bf 	bl	80034f6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004378:	4b1d      	ldr	r3, [pc, #116]	; (80043f0 <xTaskRemoveFromEventList+0xac>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d11c      	bne.n	80043ba <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	3304      	adds	r3, #4
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff f8b6 	bl	80034f6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438e:	2201      	movs	r2, #1
 8004390:	409a      	lsls	r2, r3
 8004392:	4b18      	ldr	r3, [pc, #96]	; (80043f4 <xTaskRemoveFromEventList+0xb0>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4313      	orrs	r3, r2
 8004398:	4a16      	ldr	r2, [pc, #88]	; (80043f4 <xTaskRemoveFromEventList+0xb0>)
 800439a:	6013      	str	r3, [r2, #0]
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043a0:	4613      	mov	r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	4a13      	ldr	r2, [pc, #76]	; (80043f8 <xTaskRemoveFromEventList+0xb4>)
 80043aa:	441a      	add	r2, r3
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3304      	adds	r3, #4
 80043b0:	4619      	mov	r1, r3
 80043b2:	4610      	mov	r0, r2
 80043b4:	f7ff f842 	bl	800343c <vListInsertEnd>
 80043b8:	e005      	b.n	80043c6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	3318      	adds	r3, #24
 80043be:	4619      	mov	r1, r3
 80043c0:	480e      	ldr	r0, [pc, #56]	; (80043fc <xTaskRemoveFromEventList+0xb8>)
 80043c2:	f7ff f83b 	bl	800343c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ca:	4b0d      	ldr	r3, [pc, #52]	; (8004400 <xTaskRemoveFromEventList+0xbc>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d905      	bls.n	80043e0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80043d4:	2301      	movs	r3, #1
 80043d6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80043d8:	4b0a      	ldr	r3, [pc, #40]	; (8004404 <xTaskRemoveFromEventList+0xc0>)
 80043da:	2201      	movs	r2, #1
 80043dc:	601a      	str	r2, [r3, #0]
 80043de:	e001      	b.n	80043e4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80043e0:	2300      	movs	r3, #0
 80043e2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80043e4:	697b      	ldr	r3, [r7, #20]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	20000414 	.word	0x20000414
 80043f4:	200003f4 	.word	0x200003f4
 80043f8:	200002f0 	.word	0x200002f0
 80043fc:	200003ac 	.word	0x200003ac
 8004400:	200002ec 	.word	0x200002ec
 8004404:	20000400 	.word	0x20000400

08004408 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004410:	4b06      	ldr	r3, [pc, #24]	; (800442c <vTaskInternalSetTimeOutState+0x24>)
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004418:	4b05      	ldr	r3, [pc, #20]	; (8004430 <vTaskInternalSetTimeOutState+0x28>)
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	605a      	str	r2, [r3, #4]
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr
 800442c:	20000404 	.word	0x20000404
 8004430:	200003f0 	.word	0x200003f0

08004434 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b088      	sub	sp, #32
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d109      	bne.n	8004458 <xTaskCheckForTimeOut+0x24>
 8004444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004448:	f383 8811 	msr	BASEPRI, r3
 800444c:	f3bf 8f6f 	isb	sy
 8004450:	f3bf 8f4f 	dsb	sy
 8004454:	613b      	str	r3, [r7, #16]
 8004456:	e7fe      	b.n	8004456 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <xTaskCheckForTimeOut+0x3e>
 800445e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004462:	f383 8811 	msr	BASEPRI, r3
 8004466:	f3bf 8f6f 	isb	sy
 800446a:	f3bf 8f4f 	dsb	sy
 800446e:	60fb      	str	r3, [r7, #12]
 8004470:	e7fe      	b.n	8004470 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004472:	f000 fb4b 	bl	8004b0c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004476:	4b1d      	ldr	r3, [pc, #116]	; (80044ec <xTaskCheckForTimeOut+0xb8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800448e:	d102      	bne.n	8004496 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004490:	2300      	movs	r3, #0
 8004492:	61fb      	str	r3, [r7, #28]
 8004494:	e023      	b.n	80044de <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	4b15      	ldr	r3, [pc, #84]	; (80044f0 <xTaskCheckForTimeOut+0xbc>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d007      	beq.n	80044b2 <xTaskCheckForTimeOut+0x7e>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	69ba      	ldr	r2, [r7, #24]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d302      	bcc.n	80044b2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80044ac:	2301      	movs	r3, #1
 80044ae:	61fb      	str	r3, [r7, #28]
 80044b0:	e015      	b.n	80044de <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d20b      	bcs.n	80044d4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	1ad2      	subs	r2, r2, r3
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f7ff ff9d 	bl	8004408 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80044ce:	2300      	movs	r3, #0
 80044d0:	61fb      	str	r3, [r7, #28]
 80044d2:	e004      	b.n	80044de <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80044da:	2301      	movs	r3, #1
 80044dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80044de:	f000 fb43 	bl	8004b68 <vPortExitCritical>

	return xReturn;
 80044e2:	69fb      	ldr	r3, [r7, #28]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3720      	adds	r7, #32
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	200003f0 	.word	0x200003f0
 80044f0:	20000404 	.word	0x20000404

080044f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80044f4:	b480      	push	{r7}
 80044f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80044f8:	4b03      	ldr	r3, [pc, #12]	; (8004508 <vTaskMissedYield+0x14>)
 80044fa:	2201      	movs	r2, #1
 80044fc:	601a      	str	r2, [r3, #0]
}
 80044fe:	bf00      	nop
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr
 8004508:	20000400 	.word	0x20000400

0800450c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004514:	f000 f852 	bl	80045bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004518:	4b06      	ldr	r3, [pc, #24]	; (8004534 <prvIdleTask+0x28>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2b01      	cmp	r3, #1
 800451e:	d9f9      	bls.n	8004514 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004520:	4b05      	ldr	r3, [pc, #20]	; (8004538 <prvIdleTask+0x2c>)
 8004522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004530:	e7f0      	b.n	8004514 <prvIdleTask+0x8>
 8004532:	bf00      	nop
 8004534:	200002f0 	.word	0x200002f0
 8004538:	e000ed04 	.word	0xe000ed04

0800453c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004542:	2300      	movs	r3, #0
 8004544:	607b      	str	r3, [r7, #4]
 8004546:	e00c      	b.n	8004562 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	4613      	mov	r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	4413      	add	r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4a12      	ldr	r2, [pc, #72]	; (800459c <prvInitialiseTaskLists+0x60>)
 8004554:	4413      	add	r3, r2
 8004556:	4618      	mov	r0, r3
 8004558:	f7fe ff43 	bl	80033e2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	3301      	adds	r3, #1
 8004560:	607b      	str	r3, [r7, #4]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b06      	cmp	r3, #6
 8004566:	d9ef      	bls.n	8004548 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004568:	480d      	ldr	r0, [pc, #52]	; (80045a0 <prvInitialiseTaskLists+0x64>)
 800456a:	f7fe ff3a 	bl	80033e2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800456e:	480d      	ldr	r0, [pc, #52]	; (80045a4 <prvInitialiseTaskLists+0x68>)
 8004570:	f7fe ff37 	bl	80033e2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004574:	480c      	ldr	r0, [pc, #48]	; (80045a8 <prvInitialiseTaskLists+0x6c>)
 8004576:	f7fe ff34 	bl	80033e2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800457a:	480c      	ldr	r0, [pc, #48]	; (80045ac <prvInitialiseTaskLists+0x70>)
 800457c:	f7fe ff31 	bl	80033e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004580:	480b      	ldr	r0, [pc, #44]	; (80045b0 <prvInitialiseTaskLists+0x74>)
 8004582:	f7fe ff2e 	bl	80033e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004586:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <prvInitialiseTaskLists+0x78>)
 8004588:	4a05      	ldr	r2, [pc, #20]	; (80045a0 <prvInitialiseTaskLists+0x64>)
 800458a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800458c:	4b0a      	ldr	r3, [pc, #40]	; (80045b8 <prvInitialiseTaskLists+0x7c>)
 800458e:	4a05      	ldr	r2, [pc, #20]	; (80045a4 <prvInitialiseTaskLists+0x68>)
 8004590:	601a      	str	r2, [r3, #0]
}
 8004592:	bf00      	nop
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	200002f0 	.word	0x200002f0
 80045a0:	2000037c 	.word	0x2000037c
 80045a4:	20000390 	.word	0x20000390
 80045a8:	200003ac 	.word	0x200003ac
 80045ac:	200003c0 	.word	0x200003c0
 80045b0:	200003d8 	.word	0x200003d8
 80045b4:	200003a4 	.word	0x200003a4
 80045b8:	200003a8 	.word	0x200003a8

080045bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045c2:	e019      	b.n	80045f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80045c4:	f000 faa2 	bl	8004b0c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045c8:	4b0f      	ldr	r3, [pc, #60]	; (8004608 <prvCheckTasksWaitingTermination+0x4c>)
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3304      	adds	r3, #4
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7fe ff8e 	bl	80034f6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80045da:	4b0c      	ldr	r3, [pc, #48]	; (800460c <prvCheckTasksWaitingTermination+0x50>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	3b01      	subs	r3, #1
 80045e0:	4a0a      	ldr	r2, [pc, #40]	; (800460c <prvCheckTasksWaitingTermination+0x50>)
 80045e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80045e4:	4b0a      	ldr	r3, [pc, #40]	; (8004610 <prvCheckTasksWaitingTermination+0x54>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	3b01      	subs	r3, #1
 80045ea:	4a09      	ldr	r2, [pc, #36]	; (8004610 <prvCheckTasksWaitingTermination+0x54>)
 80045ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80045ee:	f000 fabb 	bl	8004b68 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 f80e 	bl	8004614 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045f8:	4b05      	ldr	r3, [pc, #20]	; (8004610 <prvCheckTasksWaitingTermination+0x54>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1e1      	bne.n	80045c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004600:	bf00      	nop
 8004602:	3708      	adds	r7, #8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	200003c0 	.word	0x200003c0
 800460c:	200003ec 	.word	0x200003ec
 8004610:	200003d4 	.word	0x200003d4

08004614 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004622:	2b00      	cmp	r3, #0
 8004624:	d108      	bne.n	8004638 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	4618      	mov	r0, r3
 800462c:	f000 fc4a 	bl	8004ec4 <vPortFree>
				vPortFree( pxTCB );
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 fc47 	bl	8004ec4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004636:	e017      	b.n	8004668 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800463e:	2b01      	cmp	r3, #1
 8004640:	d103      	bne.n	800464a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 fc3e 	bl	8004ec4 <vPortFree>
	}
 8004648:	e00e      	b.n	8004668 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004650:	2b02      	cmp	r3, #2
 8004652:	d009      	beq.n	8004668 <prvDeleteTCB+0x54>
 8004654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004658:	f383 8811 	msr	BASEPRI, r3
 800465c:	f3bf 8f6f 	isb	sy
 8004660:	f3bf 8f4f 	dsb	sy
 8004664:	60fb      	str	r3, [r7, #12]
 8004666:	e7fe      	b.n	8004666 <prvDeleteTCB+0x52>
	}
 8004668:	bf00      	nop
 800466a:	3710      	adds	r7, #16
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004676:	4b0c      	ldr	r3, [pc, #48]	; (80046a8 <prvResetNextTaskUnblockTime+0x38>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d104      	bne.n	800468a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004680:	4b0a      	ldr	r3, [pc, #40]	; (80046ac <prvResetNextTaskUnblockTime+0x3c>)
 8004682:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004686:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004688:	e008      	b.n	800469c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800468a:	4b07      	ldr	r3, [pc, #28]	; (80046a8 <prvResetNextTaskUnblockTime+0x38>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	4a04      	ldr	r2, [pc, #16]	; (80046ac <prvResetNextTaskUnblockTime+0x3c>)
 800469a:	6013      	str	r3, [r2, #0]
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	200003a4 	.word	0x200003a4
 80046ac:	2000040c 	.word	0x2000040c

080046b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046b6:	4b0b      	ldr	r3, [pc, #44]	; (80046e4 <xTaskGetSchedulerState+0x34>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d102      	bne.n	80046c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046be:	2301      	movs	r3, #1
 80046c0:	607b      	str	r3, [r7, #4]
 80046c2:	e008      	b.n	80046d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046c4:	4b08      	ldr	r3, [pc, #32]	; (80046e8 <xTaskGetSchedulerState+0x38>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d102      	bne.n	80046d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80046cc:	2302      	movs	r3, #2
 80046ce:	607b      	str	r3, [r7, #4]
 80046d0:	e001      	b.n	80046d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80046d2:	2300      	movs	r3, #0
 80046d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80046d6:	687b      	ldr	r3, [r7, #4]
	}
 80046d8:	4618      	mov	r0, r3
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	200003f8 	.word	0x200003f8
 80046e8:	20000414 	.word	0x20000414

080046ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80046f8:	2300      	movs	r3, #0
 80046fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d06c      	beq.n	80047dc <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004702:	4b39      	ldr	r3, [pc, #228]	; (80047e8 <xTaskPriorityDisinherit+0xfc>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	693a      	ldr	r2, [r7, #16]
 8004708:	429a      	cmp	r2, r3
 800470a:	d009      	beq.n	8004720 <xTaskPriorityDisinherit+0x34>
 800470c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004710:	f383 8811 	msr	BASEPRI, r3
 8004714:	f3bf 8f6f 	isb	sy
 8004718:	f3bf 8f4f 	dsb	sy
 800471c:	60fb      	str	r3, [r7, #12]
 800471e:	e7fe      	b.n	800471e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004724:	2b00      	cmp	r3, #0
 8004726:	d109      	bne.n	800473c <xTaskPriorityDisinherit+0x50>
 8004728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800472c:	f383 8811 	msr	BASEPRI, r3
 8004730:	f3bf 8f6f 	isb	sy
 8004734:	f3bf 8f4f 	dsb	sy
 8004738:	60bb      	str	r3, [r7, #8]
 800473a:	e7fe      	b.n	800473a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004740:	1e5a      	subs	r2, r3, #1
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474e:	429a      	cmp	r2, r3
 8004750:	d044      	beq.n	80047dc <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004756:	2b00      	cmp	r3, #0
 8004758:	d140      	bne.n	80047dc <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	3304      	adds	r3, #4
 800475e:	4618      	mov	r0, r3
 8004760:	f7fe fec9 	bl	80034f6 <uxListRemove>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d115      	bne.n	8004796 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800476e:	491f      	ldr	r1, [pc, #124]	; (80047ec <xTaskPriorityDisinherit+0x100>)
 8004770:	4613      	mov	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	4413      	add	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d10a      	bne.n	8004796 <xTaskPriorityDisinherit+0xaa>
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004784:	2201      	movs	r2, #1
 8004786:	fa02 f303 	lsl.w	r3, r2, r3
 800478a:	43da      	mvns	r2, r3
 800478c:	4b18      	ldr	r3, [pc, #96]	; (80047f0 <xTaskPriorityDisinherit+0x104>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4013      	ands	r3, r2
 8004792:	4a17      	ldr	r2, [pc, #92]	; (80047f0 <xTaskPriorityDisinherit+0x104>)
 8004794:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a2:	f1c3 0207 	rsb	r2, r3, #7
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	2201      	movs	r2, #1
 80047b0:	409a      	lsls	r2, r3
 80047b2:	4b0f      	ldr	r3, [pc, #60]	; (80047f0 <xTaskPriorityDisinherit+0x104>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	4a0d      	ldr	r2, [pc, #52]	; (80047f0 <xTaskPriorityDisinherit+0x104>)
 80047ba:	6013      	str	r3, [r2, #0]
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c0:	4613      	mov	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	4a08      	ldr	r2, [pc, #32]	; (80047ec <xTaskPriorityDisinherit+0x100>)
 80047ca:	441a      	add	r2, r3
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	3304      	adds	r3, #4
 80047d0:	4619      	mov	r1, r3
 80047d2:	4610      	mov	r0, r2
 80047d4:	f7fe fe32 	bl	800343c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80047d8:	2301      	movs	r3, #1
 80047da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047dc:	697b      	ldr	r3, [r7, #20]
	}
 80047de:	4618      	mov	r0, r3
 80047e0:	3718      	adds	r7, #24
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	200002ec 	.word	0x200002ec
 80047ec:	200002f0 	.word	0x200002f0
 80047f0:	200003f4 	.word	0x200003f4

080047f4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80047fe:	4b29      	ldr	r3, [pc, #164]	; (80048a4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004804:	4b28      	ldr	r3, [pc, #160]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	3304      	adds	r3, #4
 800480a:	4618      	mov	r0, r3
 800480c:	f7fe fe73 	bl	80034f6 <uxListRemove>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10b      	bne.n	800482e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004816:	4b24      	ldr	r3, [pc, #144]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481c:	2201      	movs	r2, #1
 800481e:	fa02 f303 	lsl.w	r3, r2, r3
 8004822:	43da      	mvns	r2, r3
 8004824:	4b21      	ldr	r3, [pc, #132]	; (80048ac <prvAddCurrentTaskToDelayedList+0xb8>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4013      	ands	r3, r2
 800482a:	4a20      	ldr	r2, [pc, #128]	; (80048ac <prvAddCurrentTaskToDelayedList+0xb8>)
 800482c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004834:	d10a      	bne.n	800484c <prvAddCurrentTaskToDelayedList+0x58>
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800483c:	4b1a      	ldr	r3, [pc, #104]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	3304      	adds	r3, #4
 8004842:	4619      	mov	r1, r3
 8004844:	481a      	ldr	r0, [pc, #104]	; (80048b0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004846:	f7fe fdf9 	bl	800343c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800484a:	e026      	b.n	800489a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800484c:	68fa      	ldr	r2, [r7, #12]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4413      	add	r3, r2
 8004852:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004854:	4b14      	ldr	r3, [pc, #80]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800485c:	68ba      	ldr	r2, [r7, #8]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	429a      	cmp	r2, r3
 8004862:	d209      	bcs.n	8004878 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004864:	4b13      	ldr	r3, [pc, #76]	; (80048b4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	4b0f      	ldr	r3, [pc, #60]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	3304      	adds	r3, #4
 800486e:	4619      	mov	r1, r3
 8004870:	4610      	mov	r0, r2
 8004872:	f7fe fe07 	bl	8003484 <vListInsert>
}
 8004876:	e010      	b.n	800489a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004878:	4b0f      	ldr	r3, [pc, #60]	; (80048b8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	4b0a      	ldr	r3, [pc, #40]	; (80048a8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	3304      	adds	r3, #4
 8004882:	4619      	mov	r1, r3
 8004884:	4610      	mov	r0, r2
 8004886:	f7fe fdfd 	bl	8003484 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800488a:	4b0c      	ldr	r3, [pc, #48]	; (80048bc <prvAddCurrentTaskToDelayedList+0xc8>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	429a      	cmp	r2, r3
 8004892:	d202      	bcs.n	800489a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004894:	4a09      	ldr	r2, [pc, #36]	; (80048bc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	6013      	str	r3, [r2, #0]
}
 800489a:	bf00      	nop
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	200003f0 	.word	0x200003f0
 80048a8:	200002ec 	.word	0x200002ec
 80048ac:	200003f4 	.word	0x200003f4
 80048b0:	200003d8 	.word	0x200003d8
 80048b4:	200003a8 	.word	0x200003a8
 80048b8:	200003a4 	.word	0x200003a4
 80048bc:	2000040c 	.word	0x2000040c

080048c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80048c0:	b480      	push	{r7}
 80048c2:	b085      	sub	sp, #20
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	3b04      	subs	r3, #4
 80048d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80048d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	3b04      	subs	r3, #4
 80048de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f023 0201 	bic.w	r2, r3, #1
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	3b04      	subs	r3, #4
 80048ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80048f0:	4a0c      	ldr	r2, [pc, #48]	; (8004924 <pxPortInitialiseStack+0x64>)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	3b14      	subs	r3, #20
 80048fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	3b04      	subs	r3, #4
 8004906:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f06f 0202 	mvn.w	r2, #2
 800490e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	3b20      	subs	r3, #32
 8004914:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004916:	68fb      	ldr	r3, [r7, #12]
}
 8004918:	4618      	mov	r0, r3
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr
 8004924:	08004929 	.word	0x08004929

08004928 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800492e:	2300      	movs	r3, #0
 8004930:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004932:	4b11      	ldr	r3, [pc, #68]	; (8004978 <prvTaskExitError+0x50>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800493a:	d009      	beq.n	8004950 <prvTaskExitError+0x28>
 800493c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004940:	f383 8811 	msr	BASEPRI, r3
 8004944:	f3bf 8f6f 	isb	sy
 8004948:	f3bf 8f4f 	dsb	sy
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	e7fe      	b.n	800494e <prvTaskExitError+0x26>
 8004950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004954:	f383 8811 	msr	BASEPRI, r3
 8004958:	f3bf 8f6f 	isb	sy
 800495c:	f3bf 8f4f 	dsb	sy
 8004960:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004962:	bf00      	nop
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d0fc      	beq.n	8004964 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800496a:	bf00      	nop
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	2000000c 	.word	0x2000000c
 800497c:	00000000 	.word	0x00000000

08004980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004980:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <pxCurrentTCBConst2>)
 8004982:	6819      	ldr	r1, [r3, #0]
 8004984:	6808      	ldr	r0, [r1, #0]
 8004986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800498a:	f380 8809 	msr	PSP, r0
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f04f 0000 	mov.w	r0, #0
 8004996:	f380 8811 	msr	BASEPRI, r0
 800499a:	4770      	bx	lr
 800499c:	f3af 8000 	nop.w

080049a0 <pxCurrentTCBConst2>:
 80049a0:	200002ec 	.word	0x200002ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80049a4:	bf00      	nop
 80049a6:	bf00      	nop

080049a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80049a8:	4808      	ldr	r0, [pc, #32]	; (80049cc <prvPortStartFirstTask+0x24>)
 80049aa:	6800      	ldr	r0, [r0, #0]
 80049ac:	6800      	ldr	r0, [r0, #0]
 80049ae:	f380 8808 	msr	MSP, r0
 80049b2:	f04f 0000 	mov.w	r0, #0
 80049b6:	f380 8814 	msr	CONTROL, r0
 80049ba:	b662      	cpsie	i
 80049bc:	b661      	cpsie	f
 80049be:	f3bf 8f4f 	dsb	sy
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	df00      	svc	0
 80049c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049ca:	bf00      	nop
 80049cc:	e000ed08 	.word	0xe000ed08

080049d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b086      	sub	sp, #24
 80049d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80049d6:	4b44      	ldr	r3, [pc, #272]	; (8004ae8 <xPortStartScheduler+0x118>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a44      	ldr	r2, [pc, #272]	; (8004aec <xPortStartScheduler+0x11c>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d109      	bne.n	80049f4 <xPortStartScheduler+0x24>
 80049e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e4:	f383 8811 	msr	BASEPRI, r3
 80049e8:	f3bf 8f6f 	isb	sy
 80049ec:	f3bf 8f4f 	dsb	sy
 80049f0:	613b      	str	r3, [r7, #16]
 80049f2:	e7fe      	b.n	80049f2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049f4:	4b3c      	ldr	r3, [pc, #240]	; (8004ae8 <xPortStartScheduler+0x118>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a3d      	ldr	r2, [pc, #244]	; (8004af0 <xPortStartScheduler+0x120>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d109      	bne.n	8004a12 <xPortStartScheduler+0x42>
 80049fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a02:	f383 8811 	msr	BASEPRI, r3
 8004a06:	f3bf 8f6f 	isb	sy
 8004a0a:	f3bf 8f4f 	dsb	sy
 8004a0e:	60fb      	str	r3, [r7, #12]
 8004a10:	e7fe      	b.n	8004a10 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a12:	4b38      	ldr	r3, [pc, #224]	; (8004af4 <xPortStartScheduler+0x124>)
 8004a14:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	22ff      	movs	r2, #255	; 0xff
 8004a22:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a2c:	78fb      	ldrb	r3, [r7, #3]
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	4b30      	ldr	r3, [pc, #192]	; (8004af8 <xPortStartScheduler+0x128>)
 8004a38:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a3a:	4b30      	ldr	r3, [pc, #192]	; (8004afc <xPortStartScheduler+0x12c>)
 8004a3c:	2207      	movs	r2, #7
 8004a3e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a40:	e009      	b.n	8004a56 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004a42:	4b2e      	ldr	r3, [pc, #184]	; (8004afc <xPortStartScheduler+0x12c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	4a2c      	ldr	r2, [pc, #176]	; (8004afc <xPortStartScheduler+0x12c>)
 8004a4a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a4c:	78fb      	ldrb	r3, [r7, #3]
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a56:	78fb      	ldrb	r3, [r7, #3]
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a5e:	2b80      	cmp	r3, #128	; 0x80
 8004a60:	d0ef      	beq.n	8004a42 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a62:	4b26      	ldr	r3, [pc, #152]	; (8004afc <xPortStartScheduler+0x12c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f1c3 0307 	rsb	r3, r3, #7
 8004a6a:	2b04      	cmp	r3, #4
 8004a6c:	d009      	beq.n	8004a82 <xPortStartScheduler+0xb2>
 8004a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	60bb      	str	r3, [r7, #8]
 8004a80:	e7fe      	b.n	8004a80 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a82:	4b1e      	ldr	r3, [pc, #120]	; (8004afc <xPortStartScheduler+0x12c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	021b      	lsls	r3, r3, #8
 8004a88:	4a1c      	ldr	r2, [pc, #112]	; (8004afc <xPortStartScheduler+0x12c>)
 8004a8a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a8c:	4b1b      	ldr	r3, [pc, #108]	; (8004afc <xPortStartScheduler+0x12c>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a94:	4a19      	ldr	r2, [pc, #100]	; (8004afc <xPortStartScheduler+0x12c>)
 8004a96:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	b2da      	uxtb	r2, r3
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004aa0:	4b17      	ldr	r3, [pc, #92]	; (8004b00 <xPortStartScheduler+0x130>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a16      	ldr	r2, [pc, #88]	; (8004b00 <xPortStartScheduler+0x130>)
 8004aa6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004aaa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004aac:	4b14      	ldr	r3, [pc, #80]	; (8004b00 <xPortStartScheduler+0x130>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a13      	ldr	r2, [pc, #76]	; (8004b00 <xPortStartScheduler+0x130>)
 8004ab2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004ab6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ab8:	f000 f8d6 	bl	8004c68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004abc:	4b11      	ldr	r3, [pc, #68]	; (8004b04 <xPortStartScheduler+0x134>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ac2:	f000 f8f5 	bl	8004cb0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ac6:	4b10      	ldr	r3, [pc, #64]	; (8004b08 <xPortStartScheduler+0x138>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a0f      	ldr	r2, [pc, #60]	; (8004b08 <xPortStartScheduler+0x138>)
 8004acc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004ad0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ad2:	f7ff ff69 	bl	80049a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ad6:	f7ff fbb7 	bl	8004248 <vTaskSwitchContext>
	prvTaskExitError();
 8004ada:	f7ff ff25 	bl	8004928 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ade:	2300      	movs	r3, #0
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3718      	adds	r7, #24
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	e000ed00 	.word	0xe000ed00
 8004aec:	410fc271 	.word	0x410fc271
 8004af0:	410fc270 	.word	0x410fc270
 8004af4:	e000e400 	.word	0xe000e400
 8004af8:	20000418 	.word	0x20000418
 8004afc:	2000041c 	.word	0x2000041c
 8004b00:	e000ed20 	.word	0xe000ed20
 8004b04:	2000000c 	.word	0x2000000c
 8004b08:	e000ef34 	.word	0xe000ef34

08004b0c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b16:	f383 8811 	msr	BASEPRI, r3
 8004b1a:	f3bf 8f6f 	isb	sy
 8004b1e:	f3bf 8f4f 	dsb	sy
 8004b22:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b24:	4b0e      	ldr	r3, [pc, #56]	; (8004b60 <vPortEnterCritical+0x54>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	4a0d      	ldr	r2, [pc, #52]	; (8004b60 <vPortEnterCritical+0x54>)
 8004b2c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b2e:	4b0c      	ldr	r3, [pc, #48]	; (8004b60 <vPortEnterCritical+0x54>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d10e      	bne.n	8004b54 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b36:	4b0b      	ldr	r3, [pc, #44]	; (8004b64 <vPortEnterCritical+0x58>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d009      	beq.n	8004b54 <vPortEnterCritical+0x48>
 8004b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	603b      	str	r3, [r7, #0]
 8004b52:	e7fe      	b.n	8004b52 <vPortEnterCritical+0x46>
	}
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr
 8004b60:	2000000c 	.word	0x2000000c
 8004b64:	e000ed04 	.word	0xe000ed04

08004b68 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b6e:	4b11      	ldr	r3, [pc, #68]	; (8004bb4 <vPortExitCritical+0x4c>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <vPortExitCritical+0x22>
 8004b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7a:	f383 8811 	msr	BASEPRI, r3
 8004b7e:	f3bf 8f6f 	isb	sy
 8004b82:	f3bf 8f4f 	dsb	sy
 8004b86:	607b      	str	r3, [r7, #4]
 8004b88:	e7fe      	b.n	8004b88 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004b8a:	4b0a      	ldr	r3, [pc, #40]	; (8004bb4 <vPortExitCritical+0x4c>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	4a08      	ldr	r2, [pc, #32]	; (8004bb4 <vPortExitCritical+0x4c>)
 8004b92:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b94:	4b07      	ldr	r3, [pc, #28]	; (8004bb4 <vPortExitCritical+0x4c>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d104      	bne.n	8004ba6 <vPortExitCritical+0x3e>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ba6:	bf00      	nop
 8004ba8:	370c      	adds	r7, #12
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	2000000c 	.word	0x2000000c
	...

08004bc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004bc0:	f3ef 8009 	mrs	r0, PSP
 8004bc4:	f3bf 8f6f 	isb	sy
 8004bc8:	4b15      	ldr	r3, [pc, #84]	; (8004c20 <pxCurrentTCBConst>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	f01e 0f10 	tst.w	lr, #16
 8004bd0:	bf08      	it	eq
 8004bd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004bd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bda:	6010      	str	r0, [r2, #0]
 8004bdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004be0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004be4:	f380 8811 	msr	BASEPRI, r0
 8004be8:	f3bf 8f4f 	dsb	sy
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	f7ff fb2a 	bl	8004248 <vTaskSwitchContext>
 8004bf4:	f04f 0000 	mov.w	r0, #0
 8004bf8:	f380 8811 	msr	BASEPRI, r0
 8004bfc:	bc09      	pop	{r0, r3}
 8004bfe:	6819      	ldr	r1, [r3, #0]
 8004c00:	6808      	ldr	r0, [r1, #0]
 8004c02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c06:	f01e 0f10 	tst.w	lr, #16
 8004c0a:	bf08      	it	eq
 8004c0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c10:	f380 8809 	msr	PSP, r0
 8004c14:	f3bf 8f6f 	isb	sy
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	f3af 8000 	nop.w

08004c20 <pxCurrentTCBConst>:
 8004c20:	200002ec 	.word	0x200002ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c24:	bf00      	nop
 8004c26:	bf00      	nop

08004c28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c40:	f7ff fa4a 	bl	80040d8 <xTaskIncrementTick>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c4a:	4b06      	ldr	r3, [pc, #24]	; (8004c64 <xPortSysTickHandler+0x3c>)
 8004c4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c50:	601a      	str	r2, [r3, #0]
 8004c52:	2300      	movs	r3, #0
 8004c54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c5c:	bf00      	nop
 8004c5e:	3708      	adds	r7, #8
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	e000ed04 	.word	0xe000ed04

08004c68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c6c:	4b0b      	ldr	r3, [pc, #44]	; (8004c9c <vPortSetupTimerInterrupt+0x34>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c72:	4b0b      	ldr	r3, [pc, #44]	; (8004ca0 <vPortSetupTimerInterrupt+0x38>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c78:	4b0a      	ldr	r3, [pc, #40]	; (8004ca4 <vPortSetupTimerInterrupt+0x3c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ca8 <vPortSetupTimerInterrupt+0x40>)
 8004c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c82:	099b      	lsrs	r3, r3, #6
 8004c84:	4a09      	ldr	r2, [pc, #36]	; (8004cac <vPortSetupTimerInterrupt+0x44>)
 8004c86:	3b01      	subs	r3, #1
 8004c88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c8a:	4b04      	ldr	r3, [pc, #16]	; (8004c9c <vPortSetupTimerInterrupt+0x34>)
 8004c8c:	2207      	movs	r2, #7
 8004c8e:	601a      	str	r2, [r3, #0]
}
 8004c90:	bf00      	nop
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
 8004c9a:	bf00      	nop
 8004c9c:	e000e010 	.word	0xe000e010
 8004ca0:	e000e018 	.word	0xe000e018
 8004ca4:	20000000 	.word	0x20000000
 8004ca8:	10624dd3 	.word	0x10624dd3
 8004cac:	e000e014 	.word	0xe000e014

08004cb0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004cb0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004cc0 <vPortEnableVFP+0x10>
 8004cb4:	6801      	ldr	r1, [r0, #0]
 8004cb6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004cba:	6001      	str	r1, [r0, #0]
 8004cbc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004cbe:	bf00      	nop
 8004cc0:	e000ed88 	.word	0xe000ed88

08004cc4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004cca:	f3ef 8305 	mrs	r3, IPSR
 8004cce:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2b0f      	cmp	r3, #15
 8004cd4:	d913      	bls.n	8004cfe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004cd6:	4a16      	ldr	r2, [pc, #88]	; (8004d30 <vPortValidateInterruptPriority+0x6c>)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	4413      	add	r3, r2
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ce0:	4b14      	ldr	r3, [pc, #80]	; (8004d34 <vPortValidateInterruptPriority+0x70>)
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	7afa      	ldrb	r2, [r7, #11]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d209      	bcs.n	8004cfe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cee:	f383 8811 	msr	BASEPRI, r3
 8004cf2:	f3bf 8f6f 	isb	sy
 8004cf6:	f3bf 8f4f 	dsb	sy
 8004cfa:	607b      	str	r3, [r7, #4]
 8004cfc:	e7fe      	b.n	8004cfc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004cfe:	4b0e      	ldr	r3, [pc, #56]	; (8004d38 <vPortValidateInterruptPriority+0x74>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d06:	4b0d      	ldr	r3, [pc, #52]	; (8004d3c <vPortValidateInterruptPriority+0x78>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d909      	bls.n	8004d22 <vPortValidateInterruptPriority+0x5e>
 8004d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d12:	f383 8811 	msr	BASEPRI, r3
 8004d16:	f3bf 8f6f 	isb	sy
 8004d1a:	f3bf 8f4f 	dsb	sy
 8004d1e:	603b      	str	r3, [r7, #0]
 8004d20:	e7fe      	b.n	8004d20 <vPortValidateInterruptPriority+0x5c>
	}
 8004d22:	bf00      	nop
 8004d24:	3714      	adds	r7, #20
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	e000e3f0 	.word	0xe000e3f0
 8004d34:	20000418 	.word	0x20000418
 8004d38:	e000ed0c 	.word	0xe000ed0c
 8004d3c:	2000041c 	.word	0x2000041c

08004d40 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b08a      	sub	sp, #40	; 0x28
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d4c:	f7ff f91a 	bl	8003f84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d50:	4b57      	ldr	r3, [pc, #348]	; (8004eb0 <pvPortMalloc+0x170>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d101      	bne.n	8004d5c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d58:	f000 f90c 	bl	8004f74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d5c:	4b55      	ldr	r3, [pc, #340]	; (8004eb4 <pvPortMalloc+0x174>)
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4013      	ands	r3, r2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f040 808c 	bne.w	8004e82 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d01c      	beq.n	8004daa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004d70:	2208      	movs	r2, #8
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4413      	add	r3, r2
 8004d76:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f003 0307 	and.w	r3, r3, #7
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d013      	beq.n	8004daa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f023 0307 	bic.w	r3, r3, #7
 8004d88:	3308      	adds	r3, #8
 8004d8a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f003 0307 	and.w	r3, r3, #7
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d009      	beq.n	8004daa <pvPortMalloc+0x6a>
 8004d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9a:	f383 8811 	msr	BASEPRI, r3
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f3bf 8f4f 	dsb	sy
 8004da6:	617b      	str	r3, [r7, #20]
 8004da8:	e7fe      	b.n	8004da8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d068      	beq.n	8004e82 <pvPortMalloc+0x142>
 8004db0:	4b41      	ldr	r3, [pc, #260]	; (8004eb8 <pvPortMalloc+0x178>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d863      	bhi.n	8004e82 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004dba:	4b40      	ldr	r3, [pc, #256]	; (8004ebc <pvPortMalloc+0x17c>)
 8004dbc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004dbe:	4b3f      	ldr	r3, [pc, #252]	; (8004ebc <pvPortMalloc+0x17c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004dc4:	e004      	b.n	8004dd0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d903      	bls.n	8004de2 <pvPortMalloc+0xa2>
 8004dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1f1      	bne.n	8004dc6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004de2:	4b33      	ldr	r3, [pc, #204]	; (8004eb0 <pvPortMalloc+0x170>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d04a      	beq.n	8004e82 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004dec:	6a3b      	ldr	r3, [r7, #32]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2208      	movs	r2, #8
 8004df2:	4413      	add	r3, r2
 8004df4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	6a3b      	ldr	r3, [r7, #32]
 8004dfc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	1ad2      	subs	r2, r2, r3
 8004e06:	2308      	movs	r3, #8
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d91e      	bls.n	8004e4c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004e0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4413      	add	r3, r2
 8004e14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	f003 0307 	and.w	r3, r3, #7
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d009      	beq.n	8004e34 <pvPortMalloc+0xf4>
 8004e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e24:	f383 8811 	msr	BASEPRI, r3
 8004e28:	f3bf 8f6f 	isb	sy
 8004e2c:	f3bf 8f4f 	dsb	sy
 8004e30:	613b      	str	r3, [r7, #16]
 8004e32:	e7fe      	b.n	8004e32 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e36:	685a      	ldr	r2, [r3, #4]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	1ad2      	subs	r2, r2, r3
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e46:	69b8      	ldr	r0, [r7, #24]
 8004e48:	f000 f8f6 	bl	8005038 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e4c:	4b1a      	ldr	r3, [pc, #104]	; (8004eb8 <pvPortMalloc+0x178>)
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	4a18      	ldr	r2, [pc, #96]	; (8004eb8 <pvPortMalloc+0x178>)
 8004e58:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e5a:	4b17      	ldr	r3, [pc, #92]	; (8004eb8 <pvPortMalloc+0x178>)
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	4b18      	ldr	r3, [pc, #96]	; (8004ec0 <pvPortMalloc+0x180>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d203      	bcs.n	8004e6e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e66:	4b14      	ldr	r3, [pc, #80]	; (8004eb8 <pvPortMalloc+0x178>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a15      	ldr	r2, [pc, #84]	; (8004ec0 <pvPortMalloc+0x180>)
 8004e6c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e70:	685a      	ldr	r2, [r3, #4]
 8004e72:	4b10      	ldr	r3, [pc, #64]	; (8004eb4 <pvPortMalloc+0x174>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	431a      	orrs	r2, r3
 8004e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	2200      	movs	r2, #0
 8004e80:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004e82:	f7ff f88d 	bl	8003fa0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	f003 0307 	and.w	r3, r3, #7
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d009      	beq.n	8004ea4 <pvPortMalloc+0x164>
 8004e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e94:	f383 8811 	msr	BASEPRI, r3
 8004e98:	f3bf 8f6f 	isb	sy
 8004e9c:	f3bf 8f4f 	dsb	sy
 8004ea0:	60fb      	str	r3, [r7, #12]
 8004ea2:	e7fe      	b.n	8004ea2 <pvPortMalloc+0x162>
	return pvReturn;
 8004ea4:	69fb      	ldr	r3, [r7, #28]
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3728      	adds	r7, #40	; 0x28
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	20004028 	.word	0x20004028
 8004eb4:	20004034 	.word	0x20004034
 8004eb8:	2000402c 	.word	0x2000402c
 8004ebc:	20004020 	.word	0x20004020
 8004ec0:	20004030 	.word	0x20004030

08004ec4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d046      	beq.n	8004f64 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004ed6:	2308      	movs	r3, #8
 8004ed8:	425b      	negs	r3, r3
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	4413      	add	r3, r2
 8004ede:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	4b20      	ldr	r3, [pc, #128]	; (8004f6c <vPortFree+0xa8>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4013      	ands	r3, r2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d109      	bne.n	8004f06 <vPortFree+0x42>
 8004ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef6:	f383 8811 	msr	BASEPRI, r3
 8004efa:	f3bf 8f6f 	isb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
 8004f02:	60fb      	str	r3, [r7, #12]
 8004f04:	e7fe      	b.n	8004f04 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d009      	beq.n	8004f22 <vPortFree+0x5e>
 8004f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f12:	f383 8811 	msr	BASEPRI, r3
 8004f16:	f3bf 8f6f 	isb	sy
 8004f1a:	f3bf 8f4f 	dsb	sy
 8004f1e:	60bb      	str	r3, [r7, #8]
 8004f20:	e7fe      	b.n	8004f20 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	685a      	ldr	r2, [r3, #4]
 8004f26:	4b11      	ldr	r3, [pc, #68]	; (8004f6c <vPortFree+0xa8>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d019      	beq.n	8004f64 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d115      	bne.n	8004f64 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	4b0b      	ldr	r3, [pc, #44]	; (8004f6c <vPortFree+0xa8>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	43db      	mvns	r3, r3
 8004f42:	401a      	ands	r2, r3
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f48:	f7ff f81c 	bl	8003f84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	685a      	ldr	r2, [r3, #4]
 8004f50:	4b07      	ldr	r3, [pc, #28]	; (8004f70 <vPortFree+0xac>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4413      	add	r3, r2
 8004f56:	4a06      	ldr	r2, [pc, #24]	; (8004f70 <vPortFree+0xac>)
 8004f58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f5a:	6938      	ldr	r0, [r7, #16]
 8004f5c:	f000 f86c 	bl	8005038 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004f60:	f7ff f81e 	bl	8003fa0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f64:	bf00      	nop
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	20004034 	.word	0x20004034
 8004f70:	2000402c 	.word	0x2000402c

08004f74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f7a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004f7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004f80:	4b27      	ldr	r3, [pc, #156]	; (8005020 <prvHeapInit+0xac>)
 8004f82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f003 0307 	and.w	r3, r3, #7
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00c      	beq.n	8004fa8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	3307      	adds	r3, #7
 8004f92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f023 0307 	bic.w	r3, r3, #7
 8004f9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	1ad3      	subs	r3, r2, r3
 8004fa2:	4a1f      	ldr	r2, [pc, #124]	; (8005020 <prvHeapInit+0xac>)
 8004fa4:	4413      	add	r3, r2
 8004fa6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004fac:	4a1d      	ldr	r2, [pc, #116]	; (8005024 <prvHeapInit+0xb0>)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fb2:	4b1c      	ldr	r3, [pc, #112]	; (8005024 <prvHeapInit+0xb0>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004fc0:	2208      	movs	r2, #8
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	1a9b      	subs	r3, r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0307 	bic.w	r3, r3, #7
 8004fce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4a15      	ldr	r2, [pc, #84]	; (8005028 <prvHeapInit+0xb4>)
 8004fd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004fd6:	4b14      	ldr	r3, [pc, #80]	; (8005028 <prvHeapInit+0xb4>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004fde:	4b12      	ldr	r3, [pc, #72]	; (8005028 <prvHeapInit+0xb4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	1ad2      	subs	r2, r2, r3
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ff4:	4b0c      	ldr	r3, [pc, #48]	; (8005028 <prvHeapInit+0xb4>)
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	4a0a      	ldr	r2, [pc, #40]	; (800502c <prvHeapInit+0xb8>)
 8005002:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	4a09      	ldr	r2, [pc, #36]	; (8005030 <prvHeapInit+0xbc>)
 800500a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800500c:	4b09      	ldr	r3, [pc, #36]	; (8005034 <prvHeapInit+0xc0>)
 800500e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005012:	601a      	str	r2, [r3, #0]
}
 8005014:	bf00      	nop
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	20000420 	.word	0x20000420
 8005024:	20004020 	.word	0x20004020
 8005028:	20004028 	.word	0x20004028
 800502c:	20004030 	.word	0x20004030
 8005030:	2000402c 	.word	0x2000402c
 8005034:	20004034 	.word	0x20004034

08005038 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005040:	4b28      	ldr	r3, [pc, #160]	; (80050e4 <prvInsertBlockIntoFreeList+0xac>)
 8005042:	60fb      	str	r3, [r7, #12]
 8005044:	e002      	b.n	800504c <prvInsertBlockIntoFreeList+0x14>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	429a      	cmp	r2, r3
 8005054:	d8f7      	bhi.n	8005046 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	4413      	add	r3, r2
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	429a      	cmp	r2, r3
 8005066:	d108      	bne.n	800507a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	441a      	add	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	441a      	add	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	429a      	cmp	r2, r3
 800508c:	d118      	bne.n	80050c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	4b15      	ldr	r3, [pc, #84]	; (80050e8 <prvInsertBlockIntoFreeList+0xb0>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	429a      	cmp	r2, r3
 8005098:	d00d      	beq.n	80050b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685a      	ldr	r2, [r3, #4]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	441a      	add	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	e008      	b.n	80050c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050b6:	4b0c      	ldr	r3, [pc, #48]	; (80050e8 <prvInsertBlockIntoFreeList+0xb0>)
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	601a      	str	r2, [r3, #0]
 80050be:	e003      	b.n	80050c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d002      	beq.n	80050d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050d6:	bf00      	nop
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20004020 	.word	0x20004020
 80050e8:	20004028 	.word	0x20004028

080050ec <__errno>:
 80050ec:	4b01      	ldr	r3, [pc, #4]	; (80050f4 <__errno+0x8>)
 80050ee:	6818      	ldr	r0, [r3, #0]
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	20000010 	.word	0x20000010

080050f8 <__libc_init_array>:
 80050f8:	b570      	push	{r4, r5, r6, lr}
 80050fa:	4e0d      	ldr	r6, [pc, #52]	; (8005130 <__libc_init_array+0x38>)
 80050fc:	4c0d      	ldr	r4, [pc, #52]	; (8005134 <__libc_init_array+0x3c>)
 80050fe:	1ba4      	subs	r4, r4, r6
 8005100:	10a4      	asrs	r4, r4, #2
 8005102:	2500      	movs	r5, #0
 8005104:	42a5      	cmp	r5, r4
 8005106:	d109      	bne.n	800511c <__libc_init_array+0x24>
 8005108:	4e0b      	ldr	r6, [pc, #44]	; (8005138 <__libc_init_array+0x40>)
 800510a:	4c0c      	ldr	r4, [pc, #48]	; (800513c <__libc_init_array+0x44>)
 800510c:	f000 fc28 	bl	8005960 <_init>
 8005110:	1ba4      	subs	r4, r4, r6
 8005112:	10a4      	asrs	r4, r4, #2
 8005114:	2500      	movs	r5, #0
 8005116:	42a5      	cmp	r5, r4
 8005118:	d105      	bne.n	8005126 <__libc_init_array+0x2e>
 800511a:	bd70      	pop	{r4, r5, r6, pc}
 800511c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005120:	4798      	blx	r3
 8005122:	3501      	adds	r5, #1
 8005124:	e7ee      	b.n	8005104 <__libc_init_array+0xc>
 8005126:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800512a:	4798      	blx	r3
 800512c:	3501      	adds	r5, #1
 800512e:	e7f2      	b.n	8005116 <__libc_init_array+0x1e>
 8005130:	08005a64 	.word	0x08005a64
 8005134:	08005a64 	.word	0x08005a64
 8005138:	08005a64 	.word	0x08005a64
 800513c:	08005a68 	.word	0x08005a68

08005140 <memcpy>:
 8005140:	b510      	push	{r4, lr}
 8005142:	1e43      	subs	r3, r0, #1
 8005144:	440a      	add	r2, r1
 8005146:	4291      	cmp	r1, r2
 8005148:	d100      	bne.n	800514c <memcpy+0xc>
 800514a:	bd10      	pop	{r4, pc}
 800514c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005150:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005154:	e7f7      	b.n	8005146 <memcpy+0x6>

08005156 <memset>:
 8005156:	4402      	add	r2, r0
 8005158:	4603      	mov	r3, r0
 800515a:	4293      	cmp	r3, r2
 800515c:	d100      	bne.n	8005160 <memset+0xa>
 800515e:	4770      	bx	lr
 8005160:	f803 1b01 	strb.w	r1, [r3], #1
 8005164:	e7f9      	b.n	800515a <memset+0x4>
	...

08005168 <siprintf>:
 8005168:	b40e      	push	{r1, r2, r3}
 800516a:	b500      	push	{lr}
 800516c:	b09c      	sub	sp, #112	; 0x70
 800516e:	ab1d      	add	r3, sp, #116	; 0x74
 8005170:	9002      	str	r0, [sp, #8]
 8005172:	9006      	str	r0, [sp, #24]
 8005174:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005178:	4809      	ldr	r0, [pc, #36]	; (80051a0 <siprintf+0x38>)
 800517a:	9107      	str	r1, [sp, #28]
 800517c:	9104      	str	r1, [sp, #16]
 800517e:	4909      	ldr	r1, [pc, #36]	; (80051a4 <siprintf+0x3c>)
 8005180:	f853 2b04 	ldr.w	r2, [r3], #4
 8005184:	9105      	str	r1, [sp, #20]
 8005186:	6800      	ldr	r0, [r0, #0]
 8005188:	9301      	str	r3, [sp, #4]
 800518a:	a902      	add	r1, sp, #8
 800518c:	f000 f866 	bl	800525c <_svfiprintf_r>
 8005190:	9b02      	ldr	r3, [sp, #8]
 8005192:	2200      	movs	r2, #0
 8005194:	701a      	strb	r2, [r3, #0]
 8005196:	b01c      	add	sp, #112	; 0x70
 8005198:	f85d eb04 	ldr.w	lr, [sp], #4
 800519c:	b003      	add	sp, #12
 800519e:	4770      	bx	lr
 80051a0:	20000010 	.word	0x20000010
 80051a4:	ffff0208 	.word	0xffff0208

080051a8 <__ssputs_r>:
 80051a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051ac:	688e      	ldr	r6, [r1, #8]
 80051ae:	429e      	cmp	r6, r3
 80051b0:	4682      	mov	sl, r0
 80051b2:	460c      	mov	r4, r1
 80051b4:	4690      	mov	r8, r2
 80051b6:	4699      	mov	r9, r3
 80051b8:	d837      	bhi.n	800522a <__ssputs_r+0x82>
 80051ba:	898a      	ldrh	r2, [r1, #12]
 80051bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80051c0:	d031      	beq.n	8005226 <__ssputs_r+0x7e>
 80051c2:	6825      	ldr	r5, [r4, #0]
 80051c4:	6909      	ldr	r1, [r1, #16]
 80051c6:	1a6f      	subs	r7, r5, r1
 80051c8:	6965      	ldr	r5, [r4, #20]
 80051ca:	2302      	movs	r3, #2
 80051cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80051d0:	fb95 f5f3 	sdiv	r5, r5, r3
 80051d4:	f109 0301 	add.w	r3, r9, #1
 80051d8:	443b      	add	r3, r7
 80051da:	429d      	cmp	r5, r3
 80051dc:	bf38      	it	cc
 80051de:	461d      	movcc	r5, r3
 80051e0:	0553      	lsls	r3, r2, #21
 80051e2:	d530      	bpl.n	8005246 <__ssputs_r+0x9e>
 80051e4:	4629      	mov	r1, r5
 80051e6:	f000 fb21 	bl	800582c <_malloc_r>
 80051ea:	4606      	mov	r6, r0
 80051ec:	b950      	cbnz	r0, 8005204 <__ssputs_r+0x5c>
 80051ee:	230c      	movs	r3, #12
 80051f0:	f8ca 3000 	str.w	r3, [sl]
 80051f4:	89a3      	ldrh	r3, [r4, #12]
 80051f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051fa:	81a3      	strh	r3, [r4, #12]
 80051fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005204:	463a      	mov	r2, r7
 8005206:	6921      	ldr	r1, [r4, #16]
 8005208:	f7ff ff9a 	bl	8005140 <memcpy>
 800520c:	89a3      	ldrh	r3, [r4, #12]
 800520e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005212:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005216:	81a3      	strh	r3, [r4, #12]
 8005218:	6126      	str	r6, [r4, #16]
 800521a:	6165      	str	r5, [r4, #20]
 800521c:	443e      	add	r6, r7
 800521e:	1bed      	subs	r5, r5, r7
 8005220:	6026      	str	r6, [r4, #0]
 8005222:	60a5      	str	r5, [r4, #8]
 8005224:	464e      	mov	r6, r9
 8005226:	454e      	cmp	r6, r9
 8005228:	d900      	bls.n	800522c <__ssputs_r+0x84>
 800522a:	464e      	mov	r6, r9
 800522c:	4632      	mov	r2, r6
 800522e:	4641      	mov	r1, r8
 8005230:	6820      	ldr	r0, [r4, #0]
 8005232:	f000 fa93 	bl	800575c <memmove>
 8005236:	68a3      	ldr	r3, [r4, #8]
 8005238:	1b9b      	subs	r3, r3, r6
 800523a:	60a3      	str	r3, [r4, #8]
 800523c:	6823      	ldr	r3, [r4, #0]
 800523e:	441e      	add	r6, r3
 8005240:	6026      	str	r6, [r4, #0]
 8005242:	2000      	movs	r0, #0
 8005244:	e7dc      	b.n	8005200 <__ssputs_r+0x58>
 8005246:	462a      	mov	r2, r5
 8005248:	f000 fb4a 	bl	80058e0 <_realloc_r>
 800524c:	4606      	mov	r6, r0
 800524e:	2800      	cmp	r0, #0
 8005250:	d1e2      	bne.n	8005218 <__ssputs_r+0x70>
 8005252:	6921      	ldr	r1, [r4, #16]
 8005254:	4650      	mov	r0, sl
 8005256:	f000 fa9b 	bl	8005790 <_free_r>
 800525a:	e7c8      	b.n	80051ee <__ssputs_r+0x46>

0800525c <_svfiprintf_r>:
 800525c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005260:	461d      	mov	r5, r3
 8005262:	898b      	ldrh	r3, [r1, #12]
 8005264:	061f      	lsls	r7, r3, #24
 8005266:	b09d      	sub	sp, #116	; 0x74
 8005268:	4680      	mov	r8, r0
 800526a:	460c      	mov	r4, r1
 800526c:	4616      	mov	r6, r2
 800526e:	d50f      	bpl.n	8005290 <_svfiprintf_r+0x34>
 8005270:	690b      	ldr	r3, [r1, #16]
 8005272:	b96b      	cbnz	r3, 8005290 <_svfiprintf_r+0x34>
 8005274:	2140      	movs	r1, #64	; 0x40
 8005276:	f000 fad9 	bl	800582c <_malloc_r>
 800527a:	6020      	str	r0, [r4, #0]
 800527c:	6120      	str	r0, [r4, #16]
 800527e:	b928      	cbnz	r0, 800528c <_svfiprintf_r+0x30>
 8005280:	230c      	movs	r3, #12
 8005282:	f8c8 3000 	str.w	r3, [r8]
 8005286:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800528a:	e0c8      	b.n	800541e <_svfiprintf_r+0x1c2>
 800528c:	2340      	movs	r3, #64	; 0x40
 800528e:	6163      	str	r3, [r4, #20]
 8005290:	2300      	movs	r3, #0
 8005292:	9309      	str	r3, [sp, #36]	; 0x24
 8005294:	2320      	movs	r3, #32
 8005296:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800529a:	2330      	movs	r3, #48	; 0x30
 800529c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052a0:	9503      	str	r5, [sp, #12]
 80052a2:	f04f 0b01 	mov.w	fp, #1
 80052a6:	4637      	mov	r7, r6
 80052a8:	463d      	mov	r5, r7
 80052aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80052ae:	b10b      	cbz	r3, 80052b4 <_svfiprintf_r+0x58>
 80052b0:	2b25      	cmp	r3, #37	; 0x25
 80052b2:	d13e      	bne.n	8005332 <_svfiprintf_r+0xd6>
 80052b4:	ebb7 0a06 	subs.w	sl, r7, r6
 80052b8:	d00b      	beq.n	80052d2 <_svfiprintf_r+0x76>
 80052ba:	4653      	mov	r3, sl
 80052bc:	4632      	mov	r2, r6
 80052be:	4621      	mov	r1, r4
 80052c0:	4640      	mov	r0, r8
 80052c2:	f7ff ff71 	bl	80051a8 <__ssputs_r>
 80052c6:	3001      	adds	r0, #1
 80052c8:	f000 80a4 	beq.w	8005414 <_svfiprintf_r+0x1b8>
 80052cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052ce:	4453      	add	r3, sl
 80052d0:	9309      	str	r3, [sp, #36]	; 0x24
 80052d2:	783b      	ldrb	r3, [r7, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	f000 809d 	beq.w	8005414 <_svfiprintf_r+0x1b8>
 80052da:	2300      	movs	r3, #0
 80052dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80052e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052e4:	9304      	str	r3, [sp, #16]
 80052e6:	9307      	str	r3, [sp, #28]
 80052e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052ec:	931a      	str	r3, [sp, #104]	; 0x68
 80052ee:	462f      	mov	r7, r5
 80052f0:	2205      	movs	r2, #5
 80052f2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80052f6:	4850      	ldr	r0, [pc, #320]	; (8005438 <_svfiprintf_r+0x1dc>)
 80052f8:	f7fa ff82 	bl	8000200 <memchr>
 80052fc:	9b04      	ldr	r3, [sp, #16]
 80052fe:	b9d0      	cbnz	r0, 8005336 <_svfiprintf_r+0xda>
 8005300:	06d9      	lsls	r1, r3, #27
 8005302:	bf44      	itt	mi
 8005304:	2220      	movmi	r2, #32
 8005306:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800530a:	071a      	lsls	r2, r3, #28
 800530c:	bf44      	itt	mi
 800530e:	222b      	movmi	r2, #43	; 0x2b
 8005310:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005314:	782a      	ldrb	r2, [r5, #0]
 8005316:	2a2a      	cmp	r2, #42	; 0x2a
 8005318:	d015      	beq.n	8005346 <_svfiprintf_r+0xea>
 800531a:	9a07      	ldr	r2, [sp, #28]
 800531c:	462f      	mov	r7, r5
 800531e:	2000      	movs	r0, #0
 8005320:	250a      	movs	r5, #10
 8005322:	4639      	mov	r1, r7
 8005324:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005328:	3b30      	subs	r3, #48	; 0x30
 800532a:	2b09      	cmp	r3, #9
 800532c:	d94d      	bls.n	80053ca <_svfiprintf_r+0x16e>
 800532e:	b1b8      	cbz	r0, 8005360 <_svfiprintf_r+0x104>
 8005330:	e00f      	b.n	8005352 <_svfiprintf_r+0xf6>
 8005332:	462f      	mov	r7, r5
 8005334:	e7b8      	b.n	80052a8 <_svfiprintf_r+0x4c>
 8005336:	4a40      	ldr	r2, [pc, #256]	; (8005438 <_svfiprintf_r+0x1dc>)
 8005338:	1a80      	subs	r0, r0, r2
 800533a:	fa0b f000 	lsl.w	r0, fp, r0
 800533e:	4318      	orrs	r0, r3
 8005340:	9004      	str	r0, [sp, #16]
 8005342:	463d      	mov	r5, r7
 8005344:	e7d3      	b.n	80052ee <_svfiprintf_r+0x92>
 8005346:	9a03      	ldr	r2, [sp, #12]
 8005348:	1d11      	adds	r1, r2, #4
 800534a:	6812      	ldr	r2, [r2, #0]
 800534c:	9103      	str	r1, [sp, #12]
 800534e:	2a00      	cmp	r2, #0
 8005350:	db01      	blt.n	8005356 <_svfiprintf_r+0xfa>
 8005352:	9207      	str	r2, [sp, #28]
 8005354:	e004      	b.n	8005360 <_svfiprintf_r+0x104>
 8005356:	4252      	negs	r2, r2
 8005358:	f043 0302 	orr.w	r3, r3, #2
 800535c:	9207      	str	r2, [sp, #28]
 800535e:	9304      	str	r3, [sp, #16]
 8005360:	783b      	ldrb	r3, [r7, #0]
 8005362:	2b2e      	cmp	r3, #46	; 0x2e
 8005364:	d10c      	bne.n	8005380 <_svfiprintf_r+0x124>
 8005366:	787b      	ldrb	r3, [r7, #1]
 8005368:	2b2a      	cmp	r3, #42	; 0x2a
 800536a:	d133      	bne.n	80053d4 <_svfiprintf_r+0x178>
 800536c:	9b03      	ldr	r3, [sp, #12]
 800536e:	1d1a      	adds	r2, r3, #4
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	9203      	str	r2, [sp, #12]
 8005374:	2b00      	cmp	r3, #0
 8005376:	bfb8      	it	lt
 8005378:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800537c:	3702      	adds	r7, #2
 800537e:	9305      	str	r3, [sp, #20]
 8005380:	4d2e      	ldr	r5, [pc, #184]	; (800543c <_svfiprintf_r+0x1e0>)
 8005382:	7839      	ldrb	r1, [r7, #0]
 8005384:	2203      	movs	r2, #3
 8005386:	4628      	mov	r0, r5
 8005388:	f7fa ff3a 	bl	8000200 <memchr>
 800538c:	b138      	cbz	r0, 800539e <_svfiprintf_r+0x142>
 800538e:	2340      	movs	r3, #64	; 0x40
 8005390:	1b40      	subs	r0, r0, r5
 8005392:	fa03 f000 	lsl.w	r0, r3, r0
 8005396:	9b04      	ldr	r3, [sp, #16]
 8005398:	4303      	orrs	r3, r0
 800539a:	3701      	adds	r7, #1
 800539c:	9304      	str	r3, [sp, #16]
 800539e:	7839      	ldrb	r1, [r7, #0]
 80053a0:	4827      	ldr	r0, [pc, #156]	; (8005440 <_svfiprintf_r+0x1e4>)
 80053a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053a6:	2206      	movs	r2, #6
 80053a8:	1c7e      	adds	r6, r7, #1
 80053aa:	f7fa ff29 	bl	8000200 <memchr>
 80053ae:	2800      	cmp	r0, #0
 80053b0:	d038      	beq.n	8005424 <_svfiprintf_r+0x1c8>
 80053b2:	4b24      	ldr	r3, [pc, #144]	; (8005444 <_svfiprintf_r+0x1e8>)
 80053b4:	bb13      	cbnz	r3, 80053fc <_svfiprintf_r+0x1a0>
 80053b6:	9b03      	ldr	r3, [sp, #12]
 80053b8:	3307      	adds	r3, #7
 80053ba:	f023 0307 	bic.w	r3, r3, #7
 80053be:	3308      	adds	r3, #8
 80053c0:	9303      	str	r3, [sp, #12]
 80053c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053c4:	444b      	add	r3, r9
 80053c6:	9309      	str	r3, [sp, #36]	; 0x24
 80053c8:	e76d      	b.n	80052a6 <_svfiprintf_r+0x4a>
 80053ca:	fb05 3202 	mla	r2, r5, r2, r3
 80053ce:	2001      	movs	r0, #1
 80053d0:	460f      	mov	r7, r1
 80053d2:	e7a6      	b.n	8005322 <_svfiprintf_r+0xc6>
 80053d4:	2300      	movs	r3, #0
 80053d6:	3701      	adds	r7, #1
 80053d8:	9305      	str	r3, [sp, #20]
 80053da:	4619      	mov	r1, r3
 80053dc:	250a      	movs	r5, #10
 80053de:	4638      	mov	r0, r7
 80053e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053e4:	3a30      	subs	r2, #48	; 0x30
 80053e6:	2a09      	cmp	r2, #9
 80053e8:	d903      	bls.n	80053f2 <_svfiprintf_r+0x196>
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d0c8      	beq.n	8005380 <_svfiprintf_r+0x124>
 80053ee:	9105      	str	r1, [sp, #20]
 80053f0:	e7c6      	b.n	8005380 <_svfiprintf_r+0x124>
 80053f2:	fb05 2101 	mla	r1, r5, r1, r2
 80053f6:	2301      	movs	r3, #1
 80053f8:	4607      	mov	r7, r0
 80053fa:	e7f0      	b.n	80053de <_svfiprintf_r+0x182>
 80053fc:	ab03      	add	r3, sp, #12
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	4622      	mov	r2, r4
 8005402:	4b11      	ldr	r3, [pc, #68]	; (8005448 <_svfiprintf_r+0x1ec>)
 8005404:	a904      	add	r1, sp, #16
 8005406:	4640      	mov	r0, r8
 8005408:	f3af 8000 	nop.w
 800540c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005410:	4681      	mov	r9, r0
 8005412:	d1d6      	bne.n	80053c2 <_svfiprintf_r+0x166>
 8005414:	89a3      	ldrh	r3, [r4, #12]
 8005416:	065b      	lsls	r3, r3, #25
 8005418:	f53f af35 	bmi.w	8005286 <_svfiprintf_r+0x2a>
 800541c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800541e:	b01d      	add	sp, #116	; 0x74
 8005420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005424:	ab03      	add	r3, sp, #12
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	4622      	mov	r2, r4
 800542a:	4b07      	ldr	r3, [pc, #28]	; (8005448 <_svfiprintf_r+0x1ec>)
 800542c:	a904      	add	r1, sp, #16
 800542e:	4640      	mov	r0, r8
 8005430:	f000 f882 	bl	8005538 <_printf_i>
 8005434:	e7ea      	b.n	800540c <_svfiprintf_r+0x1b0>
 8005436:	bf00      	nop
 8005438:	08005a28 	.word	0x08005a28
 800543c:	08005a2e 	.word	0x08005a2e
 8005440:	08005a32 	.word	0x08005a32
 8005444:	00000000 	.word	0x00000000
 8005448:	080051a9 	.word	0x080051a9

0800544c <_printf_common>:
 800544c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005450:	4691      	mov	r9, r2
 8005452:	461f      	mov	r7, r3
 8005454:	688a      	ldr	r2, [r1, #8]
 8005456:	690b      	ldr	r3, [r1, #16]
 8005458:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800545c:	4293      	cmp	r3, r2
 800545e:	bfb8      	it	lt
 8005460:	4613      	movlt	r3, r2
 8005462:	f8c9 3000 	str.w	r3, [r9]
 8005466:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800546a:	4606      	mov	r6, r0
 800546c:	460c      	mov	r4, r1
 800546e:	b112      	cbz	r2, 8005476 <_printf_common+0x2a>
 8005470:	3301      	adds	r3, #1
 8005472:	f8c9 3000 	str.w	r3, [r9]
 8005476:	6823      	ldr	r3, [r4, #0]
 8005478:	0699      	lsls	r1, r3, #26
 800547a:	bf42      	ittt	mi
 800547c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005480:	3302      	addmi	r3, #2
 8005482:	f8c9 3000 	strmi.w	r3, [r9]
 8005486:	6825      	ldr	r5, [r4, #0]
 8005488:	f015 0506 	ands.w	r5, r5, #6
 800548c:	d107      	bne.n	800549e <_printf_common+0x52>
 800548e:	f104 0a19 	add.w	sl, r4, #25
 8005492:	68e3      	ldr	r3, [r4, #12]
 8005494:	f8d9 2000 	ldr.w	r2, [r9]
 8005498:	1a9b      	subs	r3, r3, r2
 800549a:	42ab      	cmp	r3, r5
 800549c:	dc28      	bgt.n	80054f0 <_printf_common+0xa4>
 800549e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80054a2:	6822      	ldr	r2, [r4, #0]
 80054a4:	3300      	adds	r3, #0
 80054a6:	bf18      	it	ne
 80054a8:	2301      	movne	r3, #1
 80054aa:	0692      	lsls	r2, r2, #26
 80054ac:	d42d      	bmi.n	800550a <_printf_common+0xbe>
 80054ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054b2:	4639      	mov	r1, r7
 80054b4:	4630      	mov	r0, r6
 80054b6:	47c0      	blx	r8
 80054b8:	3001      	adds	r0, #1
 80054ba:	d020      	beq.n	80054fe <_printf_common+0xb2>
 80054bc:	6823      	ldr	r3, [r4, #0]
 80054be:	68e5      	ldr	r5, [r4, #12]
 80054c0:	f8d9 2000 	ldr.w	r2, [r9]
 80054c4:	f003 0306 	and.w	r3, r3, #6
 80054c8:	2b04      	cmp	r3, #4
 80054ca:	bf08      	it	eq
 80054cc:	1aad      	subeq	r5, r5, r2
 80054ce:	68a3      	ldr	r3, [r4, #8]
 80054d0:	6922      	ldr	r2, [r4, #16]
 80054d2:	bf0c      	ite	eq
 80054d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054d8:	2500      	movne	r5, #0
 80054da:	4293      	cmp	r3, r2
 80054dc:	bfc4      	itt	gt
 80054de:	1a9b      	subgt	r3, r3, r2
 80054e0:	18ed      	addgt	r5, r5, r3
 80054e2:	f04f 0900 	mov.w	r9, #0
 80054e6:	341a      	adds	r4, #26
 80054e8:	454d      	cmp	r5, r9
 80054ea:	d11a      	bne.n	8005522 <_printf_common+0xd6>
 80054ec:	2000      	movs	r0, #0
 80054ee:	e008      	b.n	8005502 <_printf_common+0xb6>
 80054f0:	2301      	movs	r3, #1
 80054f2:	4652      	mov	r2, sl
 80054f4:	4639      	mov	r1, r7
 80054f6:	4630      	mov	r0, r6
 80054f8:	47c0      	blx	r8
 80054fa:	3001      	adds	r0, #1
 80054fc:	d103      	bne.n	8005506 <_printf_common+0xba>
 80054fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005506:	3501      	adds	r5, #1
 8005508:	e7c3      	b.n	8005492 <_printf_common+0x46>
 800550a:	18e1      	adds	r1, r4, r3
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	2030      	movs	r0, #48	; 0x30
 8005510:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005514:	4422      	add	r2, r4
 8005516:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800551a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800551e:	3302      	adds	r3, #2
 8005520:	e7c5      	b.n	80054ae <_printf_common+0x62>
 8005522:	2301      	movs	r3, #1
 8005524:	4622      	mov	r2, r4
 8005526:	4639      	mov	r1, r7
 8005528:	4630      	mov	r0, r6
 800552a:	47c0      	blx	r8
 800552c:	3001      	adds	r0, #1
 800552e:	d0e6      	beq.n	80054fe <_printf_common+0xb2>
 8005530:	f109 0901 	add.w	r9, r9, #1
 8005534:	e7d8      	b.n	80054e8 <_printf_common+0x9c>
	...

08005538 <_printf_i>:
 8005538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800553c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005540:	460c      	mov	r4, r1
 8005542:	7e09      	ldrb	r1, [r1, #24]
 8005544:	b085      	sub	sp, #20
 8005546:	296e      	cmp	r1, #110	; 0x6e
 8005548:	4617      	mov	r7, r2
 800554a:	4606      	mov	r6, r0
 800554c:	4698      	mov	r8, r3
 800554e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005550:	f000 80b3 	beq.w	80056ba <_printf_i+0x182>
 8005554:	d822      	bhi.n	800559c <_printf_i+0x64>
 8005556:	2963      	cmp	r1, #99	; 0x63
 8005558:	d036      	beq.n	80055c8 <_printf_i+0x90>
 800555a:	d80a      	bhi.n	8005572 <_printf_i+0x3a>
 800555c:	2900      	cmp	r1, #0
 800555e:	f000 80b9 	beq.w	80056d4 <_printf_i+0x19c>
 8005562:	2958      	cmp	r1, #88	; 0x58
 8005564:	f000 8083 	beq.w	800566e <_printf_i+0x136>
 8005568:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800556c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005570:	e032      	b.n	80055d8 <_printf_i+0xa0>
 8005572:	2964      	cmp	r1, #100	; 0x64
 8005574:	d001      	beq.n	800557a <_printf_i+0x42>
 8005576:	2969      	cmp	r1, #105	; 0x69
 8005578:	d1f6      	bne.n	8005568 <_printf_i+0x30>
 800557a:	6820      	ldr	r0, [r4, #0]
 800557c:	6813      	ldr	r3, [r2, #0]
 800557e:	0605      	lsls	r5, r0, #24
 8005580:	f103 0104 	add.w	r1, r3, #4
 8005584:	d52a      	bpl.n	80055dc <_printf_i+0xa4>
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6011      	str	r1, [r2, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	da03      	bge.n	8005596 <_printf_i+0x5e>
 800558e:	222d      	movs	r2, #45	; 0x2d
 8005590:	425b      	negs	r3, r3
 8005592:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005596:	486f      	ldr	r0, [pc, #444]	; (8005754 <_printf_i+0x21c>)
 8005598:	220a      	movs	r2, #10
 800559a:	e039      	b.n	8005610 <_printf_i+0xd8>
 800559c:	2973      	cmp	r1, #115	; 0x73
 800559e:	f000 809d 	beq.w	80056dc <_printf_i+0x1a4>
 80055a2:	d808      	bhi.n	80055b6 <_printf_i+0x7e>
 80055a4:	296f      	cmp	r1, #111	; 0x6f
 80055a6:	d020      	beq.n	80055ea <_printf_i+0xb2>
 80055a8:	2970      	cmp	r1, #112	; 0x70
 80055aa:	d1dd      	bne.n	8005568 <_printf_i+0x30>
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	f043 0320 	orr.w	r3, r3, #32
 80055b2:	6023      	str	r3, [r4, #0]
 80055b4:	e003      	b.n	80055be <_printf_i+0x86>
 80055b6:	2975      	cmp	r1, #117	; 0x75
 80055b8:	d017      	beq.n	80055ea <_printf_i+0xb2>
 80055ba:	2978      	cmp	r1, #120	; 0x78
 80055bc:	d1d4      	bne.n	8005568 <_printf_i+0x30>
 80055be:	2378      	movs	r3, #120	; 0x78
 80055c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80055c4:	4864      	ldr	r0, [pc, #400]	; (8005758 <_printf_i+0x220>)
 80055c6:	e055      	b.n	8005674 <_printf_i+0x13c>
 80055c8:	6813      	ldr	r3, [r2, #0]
 80055ca:	1d19      	adds	r1, r3, #4
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	6011      	str	r1, [r2, #0]
 80055d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055d8:	2301      	movs	r3, #1
 80055da:	e08c      	b.n	80056f6 <_printf_i+0x1be>
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	6011      	str	r1, [r2, #0]
 80055e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055e4:	bf18      	it	ne
 80055e6:	b21b      	sxthne	r3, r3
 80055e8:	e7cf      	b.n	800558a <_printf_i+0x52>
 80055ea:	6813      	ldr	r3, [r2, #0]
 80055ec:	6825      	ldr	r5, [r4, #0]
 80055ee:	1d18      	adds	r0, r3, #4
 80055f0:	6010      	str	r0, [r2, #0]
 80055f2:	0628      	lsls	r0, r5, #24
 80055f4:	d501      	bpl.n	80055fa <_printf_i+0xc2>
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	e002      	b.n	8005600 <_printf_i+0xc8>
 80055fa:	0668      	lsls	r0, r5, #25
 80055fc:	d5fb      	bpl.n	80055f6 <_printf_i+0xbe>
 80055fe:	881b      	ldrh	r3, [r3, #0]
 8005600:	4854      	ldr	r0, [pc, #336]	; (8005754 <_printf_i+0x21c>)
 8005602:	296f      	cmp	r1, #111	; 0x6f
 8005604:	bf14      	ite	ne
 8005606:	220a      	movne	r2, #10
 8005608:	2208      	moveq	r2, #8
 800560a:	2100      	movs	r1, #0
 800560c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005610:	6865      	ldr	r5, [r4, #4]
 8005612:	60a5      	str	r5, [r4, #8]
 8005614:	2d00      	cmp	r5, #0
 8005616:	f2c0 8095 	blt.w	8005744 <_printf_i+0x20c>
 800561a:	6821      	ldr	r1, [r4, #0]
 800561c:	f021 0104 	bic.w	r1, r1, #4
 8005620:	6021      	str	r1, [r4, #0]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d13d      	bne.n	80056a2 <_printf_i+0x16a>
 8005626:	2d00      	cmp	r5, #0
 8005628:	f040 808e 	bne.w	8005748 <_printf_i+0x210>
 800562c:	4665      	mov	r5, ip
 800562e:	2a08      	cmp	r2, #8
 8005630:	d10b      	bne.n	800564a <_printf_i+0x112>
 8005632:	6823      	ldr	r3, [r4, #0]
 8005634:	07db      	lsls	r3, r3, #31
 8005636:	d508      	bpl.n	800564a <_printf_i+0x112>
 8005638:	6923      	ldr	r3, [r4, #16]
 800563a:	6862      	ldr	r2, [r4, #4]
 800563c:	429a      	cmp	r2, r3
 800563e:	bfde      	ittt	le
 8005640:	2330      	movle	r3, #48	; 0x30
 8005642:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005646:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800564a:	ebac 0305 	sub.w	r3, ip, r5
 800564e:	6123      	str	r3, [r4, #16]
 8005650:	f8cd 8000 	str.w	r8, [sp]
 8005654:	463b      	mov	r3, r7
 8005656:	aa03      	add	r2, sp, #12
 8005658:	4621      	mov	r1, r4
 800565a:	4630      	mov	r0, r6
 800565c:	f7ff fef6 	bl	800544c <_printf_common>
 8005660:	3001      	adds	r0, #1
 8005662:	d14d      	bne.n	8005700 <_printf_i+0x1c8>
 8005664:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005668:	b005      	add	sp, #20
 800566a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800566e:	4839      	ldr	r0, [pc, #228]	; (8005754 <_printf_i+0x21c>)
 8005670:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005674:	6813      	ldr	r3, [r2, #0]
 8005676:	6821      	ldr	r1, [r4, #0]
 8005678:	1d1d      	adds	r5, r3, #4
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6015      	str	r5, [r2, #0]
 800567e:	060a      	lsls	r2, r1, #24
 8005680:	d50b      	bpl.n	800569a <_printf_i+0x162>
 8005682:	07ca      	lsls	r2, r1, #31
 8005684:	bf44      	itt	mi
 8005686:	f041 0120 	orrmi.w	r1, r1, #32
 800568a:	6021      	strmi	r1, [r4, #0]
 800568c:	b91b      	cbnz	r3, 8005696 <_printf_i+0x15e>
 800568e:	6822      	ldr	r2, [r4, #0]
 8005690:	f022 0220 	bic.w	r2, r2, #32
 8005694:	6022      	str	r2, [r4, #0]
 8005696:	2210      	movs	r2, #16
 8005698:	e7b7      	b.n	800560a <_printf_i+0xd2>
 800569a:	064d      	lsls	r5, r1, #25
 800569c:	bf48      	it	mi
 800569e:	b29b      	uxthmi	r3, r3
 80056a0:	e7ef      	b.n	8005682 <_printf_i+0x14a>
 80056a2:	4665      	mov	r5, ip
 80056a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80056a8:	fb02 3311 	mls	r3, r2, r1, r3
 80056ac:	5cc3      	ldrb	r3, [r0, r3]
 80056ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80056b2:	460b      	mov	r3, r1
 80056b4:	2900      	cmp	r1, #0
 80056b6:	d1f5      	bne.n	80056a4 <_printf_i+0x16c>
 80056b8:	e7b9      	b.n	800562e <_printf_i+0xf6>
 80056ba:	6813      	ldr	r3, [r2, #0]
 80056bc:	6825      	ldr	r5, [r4, #0]
 80056be:	6961      	ldr	r1, [r4, #20]
 80056c0:	1d18      	adds	r0, r3, #4
 80056c2:	6010      	str	r0, [r2, #0]
 80056c4:	0628      	lsls	r0, r5, #24
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	d501      	bpl.n	80056ce <_printf_i+0x196>
 80056ca:	6019      	str	r1, [r3, #0]
 80056cc:	e002      	b.n	80056d4 <_printf_i+0x19c>
 80056ce:	066a      	lsls	r2, r5, #25
 80056d0:	d5fb      	bpl.n	80056ca <_printf_i+0x192>
 80056d2:	8019      	strh	r1, [r3, #0]
 80056d4:	2300      	movs	r3, #0
 80056d6:	6123      	str	r3, [r4, #16]
 80056d8:	4665      	mov	r5, ip
 80056da:	e7b9      	b.n	8005650 <_printf_i+0x118>
 80056dc:	6813      	ldr	r3, [r2, #0]
 80056de:	1d19      	adds	r1, r3, #4
 80056e0:	6011      	str	r1, [r2, #0]
 80056e2:	681d      	ldr	r5, [r3, #0]
 80056e4:	6862      	ldr	r2, [r4, #4]
 80056e6:	2100      	movs	r1, #0
 80056e8:	4628      	mov	r0, r5
 80056ea:	f7fa fd89 	bl	8000200 <memchr>
 80056ee:	b108      	cbz	r0, 80056f4 <_printf_i+0x1bc>
 80056f0:	1b40      	subs	r0, r0, r5
 80056f2:	6060      	str	r0, [r4, #4]
 80056f4:	6863      	ldr	r3, [r4, #4]
 80056f6:	6123      	str	r3, [r4, #16]
 80056f8:	2300      	movs	r3, #0
 80056fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056fe:	e7a7      	b.n	8005650 <_printf_i+0x118>
 8005700:	6923      	ldr	r3, [r4, #16]
 8005702:	462a      	mov	r2, r5
 8005704:	4639      	mov	r1, r7
 8005706:	4630      	mov	r0, r6
 8005708:	47c0      	blx	r8
 800570a:	3001      	adds	r0, #1
 800570c:	d0aa      	beq.n	8005664 <_printf_i+0x12c>
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	079b      	lsls	r3, r3, #30
 8005712:	d413      	bmi.n	800573c <_printf_i+0x204>
 8005714:	68e0      	ldr	r0, [r4, #12]
 8005716:	9b03      	ldr	r3, [sp, #12]
 8005718:	4298      	cmp	r0, r3
 800571a:	bfb8      	it	lt
 800571c:	4618      	movlt	r0, r3
 800571e:	e7a3      	b.n	8005668 <_printf_i+0x130>
 8005720:	2301      	movs	r3, #1
 8005722:	464a      	mov	r2, r9
 8005724:	4639      	mov	r1, r7
 8005726:	4630      	mov	r0, r6
 8005728:	47c0      	blx	r8
 800572a:	3001      	adds	r0, #1
 800572c:	d09a      	beq.n	8005664 <_printf_i+0x12c>
 800572e:	3501      	adds	r5, #1
 8005730:	68e3      	ldr	r3, [r4, #12]
 8005732:	9a03      	ldr	r2, [sp, #12]
 8005734:	1a9b      	subs	r3, r3, r2
 8005736:	42ab      	cmp	r3, r5
 8005738:	dcf2      	bgt.n	8005720 <_printf_i+0x1e8>
 800573a:	e7eb      	b.n	8005714 <_printf_i+0x1dc>
 800573c:	2500      	movs	r5, #0
 800573e:	f104 0919 	add.w	r9, r4, #25
 8005742:	e7f5      	b.n	8005730 <_printf_i+0x1f8>
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1ac      	bne.n	80056a2 <_printf_i+0x16a>
 8005748:	7803      	ldrb	r3, [r0, #0]
 800574a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800574e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005752:	e76c      	b.n	800562e <_printf_i+0xf6>
 8005754:	08005a39 	.word	0x08005a39
 8005758:	08005a4a 	.word	0x08005a4a

0800575c <memmove>:
 800575c:	4288      	cmp	r0, r1
 800575e:	b510      	push	{r4, lr}
 8005760:	eb01 0302 	add.w	r3, r1, r2
 8005764:	d807      	bhi.n	8005776 <memmove+0x1a>
 8005766:	1e42      	subs	r2, r0, #1
 8005768:	4299      	cmp	r1, r3
 800576a:	d00a      	beq.n	8005782 <memmove+0x26>
 800576c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005770:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005774:	e7f8      	b.n	8005768 <memmove+0xc>
 8005776:	4283      	cmp	r3, r0
 8005778:	d9f5      	bls.n	8005766 <memmove+0xa>
 800577a:	1881      	adds	r1, r0, r2
 800577c:	1ad2      	subs	r2, r2, r3
 800577e:	42d3      	cmn	r3, r2
 8005780:	d100      	bne.n	8005784 <memmove+0x28>
 8005782:	bd10      	pop	{r4, pc}
 8005784:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005788:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800578c:	e7f7      	b.n	800577e <memmove+0x22>
	...

08005790 <_free_r>:
 8005790:	b538      	push	{r3, r4, r5, lr}
 8005792:	4605      	mov	r5, r0
 8005794:	2900      	cmp	r1, #0
 8005796:	d045      	beq.n	8005824 <_free_r+0x94>
 8005798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800579c:	1f0c      	subs	r4, r1, #4
 800579e:	2b00      	cmp	r3, #0
 80057a0:	bfb8      	it	lt
 80057a2:	18e4      	addlt	r4, r4, r3
 80057a4:	f000 f8d2 	bl	800594c <__malloc_lock>
 80057a8:	4a1f      	ldr	r2, [pc, #124]	; (8005828 <_free_r+0x98>)
 80057aa:	6813      	ldr	r3, [r2, #0]
 80057ac:	4610      	mov	r0, r2
 80057ae:	b933      	cbnz	r3, 80057be <_free_r+0x2e>
 80057b0:	6063      	str	r3, [r4, #4]
 80057b2:	6014      	str	r4, [r2, #0]
 80057b4:	4628      	mov	r0, r5
 80057b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057ba:	f000 b8c8 	b.w	800594e <__malloc_unlock>
 80057be:	42a3      	cmp	r3, r4
 80057c0:	d90c      	bls.n	80057dc <_free_r+0x4c>
 80057c2:	6821      	ldr	r1, [r4, #0]
 80057c4:	1862      	adds	r2, r4, r1
 80057c6:	4293      	cmp	r3, r2
 80057c8:	bf04      	itt	eq
 80057ca:	681a      	ldreq	r2, [r3, #0]
 80057cc:	685b      	ldreq	r3, [r3, #4]
 80057ce:	6063      	str	r3, [r4, #4]
 80057d0:	bf04      	itt	eq
 80057d2:	1852      	addeq	r2, r2, r1
 80057d4:	6022      	streq	r2, [r4, #0]
 80057d6:	6004      	str	r4, [r0, #0]
 80057d8:	e7ec      	b.n	80057b4 <_free_r+0x24>
 80057da:	4613      	mov	r3, r2
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	b10a      	cbz	r2, 80057e4 <_free_r+0x54>
 80057e0:	42a2      	cmp	r2, r4
 80057e2:	d9fa      	bls.n	80057da <_free_r+0x4a>
 80057e4:	6819      	ldr	r1, [r3, #0]
 80057e6:	1858      	adds	r0, r3, r1
 80057e8:	42a0      	cmp	r0, r4
 80057ea:	d10b      	bne.n	8005804 <_free_r+0x74>
 80057ec:	6820      	ldr	r0, [r4, #0]
 80057ee:	4401      	add	r1, r0
 80057f0:	1858      	adds	r0, r3, r1
 80057f2:	4282      	cmp	r2, r0
 80057f4:	6019      	str	r1, [r3, #0]
 80057f6:	d1dd      	bne.n	80057b4 <_free_r+0x24>
 80057f8:	6810      	ldr	r0, [r2, #0]
 80057fa:	6852      	ldr	r2, [r2, #4]
 80057fc:	605a      	str	r2, [r3, #4]
 80057fe:	4401      	add	r1, r0
 8005800:	6019      	str	r1, [r3, #0]
 8005802:	e7d7      	b.n	80057b4 <_free_r+0x24>
 8005804:	d902      	bls.n	800580c <_free_r+0x7c>
 8005806:	230c      	movs	r3, #12
 8005808:	602b      	str	r3, [r5, #0]
 800580a:	e7d3      	b.n	80057b4 <_free_r+0x24>
 800580c:	6820      	ldr	r0, [r4, #0]
 800580e:	1821      	adds	r1, r4, r0
 8005810:	428a      	cmp	r2, r1
 8005812:	bf04      	itt	eq
 8005814:	6811      	ldreq	r1, [r2, #0]
 8005816:	6852      	ldreq	r2, [r2, #4]
 8005818:	6062      	str	r2, [r4, #4]
 800581a:	bf04      	itt	eq
 800581c:	1809      	addeq	r1, r1, r0
 800581e:	6021      	streq	r1, [r4, #0]
 8005820:	605c      	str	r4, [r3, #4]
 8005822:	e7c7      	b.n	80057b4 <_free_r+0x24>
 8005824:	bd38      	pop	{r3, r4, r5, pc}
 8005826:	bf00      	nop
 8005828:	20004038 	.word	0x20004038

0800582c <_malloc_r>:
 800582c:	b570      	push	{r4, r5, r6, lr}
 800582e:	1ccd      	adds	r5, r1, #3
 8005830:	f025 0503 	bic.w	r5, r5, #3
 8005834:	3508      	adds	r5, #8
 8005836:	2d0c      	cmp	r5, #12
 8005838:	bf38      	it	cc
 800583a:	250c      	movcc	r5, #12
 800583c:	2d00      	cmp	r5, #0
 800583e:	4606      	mov	r6, r0
 8005840:	db01      	blt.n	8005846 <_malloc_r+0x1a>
 8005842:	42a9      	cmp	r1, r5
 8005844:	d903      	bls.n	800584e <_malloc_r+0x22>
 8005846:	230c      	movs	r3, #12
 8005848:	6033      	str	r3, [r6, #0]
 800584a:	2000      	movs	r0, #0
 800584c:	bd70      	pop	{r4, r5, r6, pc}
 800584e:	f000 f87d 	bl	800594c <__malloc_lock>
 8005852:	4a21      	ldr	r2, [pc, #132]	; (80058d8 <_malloc_r+0xac>)
 8005854:	6814      	ldr	r4, [r2, #0]
 8005856:	4621      	mov	r1, r4
 8005858:	b991      	cbnz	r1, 8005880 <_malloc_r+0x54>
 800585a:	4c20      	ldr	r4, [pc, #128]	; (80058dc <_malloc_r+0xb0>)
 800585c:	6823      	ldr	r3, [r4, #0]
 800585e:	b91b      	cbnz	r3, 8005868 <_malloc_r+0x3c>
 8005860:	4630      	mov	r0, r6
 8005862:	f000 f863 	bl	800592c <_sbrk_r>
 8005866:	6020      	str	r0, [r4, #0]
 8005868:	4629      	mov	r1, r5
 800586a:	4630      	mov	r0, r6
 800586c:	f000 f85e 	bl	800592c <_sbrk_r>
 8005870:	1c43      	adds	r3, r0, #1
 8005872:	d124      	bne.n	80058be <_malloc_r+0x92>
 8005874:	230c      	movs	r3, #12
 8005876:	6033      	str	r3, [r6, #0]
 8005878:	4630      	mov	r0, r6
 800587a:	f000 f868 	bl	800594e <__malloc_unlock>
 800587e:	e7e4      	b.n	800584a <_malloc_r+0x1e>
 8005880:	680b      	ldr	r3, [r1, #0]
 8005882:	1b5b      	subs	r3, r3, r5
 8005884:	d418      	bmi.n	80058b8 <_malloc_r+0x8c>
 8005886:	2b0b      	cmp	r3, #11
 8005888:	d90f      	bls.n	80058aa <_malloc_r+0x7e>
 800588a:	600b      	str	r3, [r1, #0]
 800588c:	50cd      	str	r5, [r1, r3]
 800588e:	18cc      	adds	r4, r1, r3
 8005890:	4630      	mov	r0, r6
 8005892:	f000 f85c 	bl	800594e <__malloc_unlock>
 8005896:	f104 000b 	add.w	r0, r4, #11
 800589a:	1d23      	adds	r3, r4, #4
 800589c:	f020 0007 	bic.w	r0, r0, #7
 80058a0:	1ac3      	subs	r3, r0, r3
 80058a2:	d0d3      	beq.n	800584c <_malloc_r+0x20>
 80058a4:	425a      	negs	r2, r3
 80058a6:	50e2      	str	r2, [r4, r3]
 80058a8:	e7d0      	b.n	800584c <_malloc_r+0x20>
 80058aa:	428c      	cmp	r4, r1
 80058ac:	684b      	ldr	r3, [r1, #4]
 80058ae:	bf16      	itet	ne
 80058b0:	6063      	strne	r3, [r4, #4]
 80058b2:	6013      	streq	r3, [r2, #0]
 80058b4:	460c      	movne	r4, r1
 80058b6:	e7eb      	b.n	8005890 <_malloc_r+0x64>
 80058b8:	460c      	mov	r4, r1
 80058ba:	6849      	ldr	r1, [r1, #4]
 80058bc:	e7cc      	b.n	8005858 <_malloc_r+0x2c>
 80058be:	1cc4      	adds	r4, r0, #3
 80058c0:	f024 0403 	bic.w	r4, r4, #3
 80058c4:	42a0      	cmp	r0, r4
 80058c6:	d005      	beq.n	80058d4 <_malloc_r+0xa8>
 80058c8:	1a21      	subs	r1, r4, r0
 80058ca:	4630      	mov	r0, r6
 80058cc:	f000 f82e 	bl	800592c <_sbrk_r>
 80058d0:	3001      	adds	r0, #1
 80058d2:	d0cf      	beq.n	8005874 <_malloc_r+0x48>
 80058d4:	6025      	str	r5, [r4, #0]
 80058d6:	e7db      	b.n	8005890 <_malloc_r+0x64>
 80058d8:	20004038 	.word	0x20004038
 80058dc:	2000403c 	.word	0x2000403c

080058e0 <_realloc_r>:
 80058e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058e2:	4607      	mov	r7, r0
 80058e4:	4614      	mov	r4, r2
 80058e6:	460e      	mov	r6, r1
 80058e8:	b921      	cbnz	r1, 80058f4 <_realloc_r+0x14>
 80058ea:	4611      	mov	r1, r2
 80058ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80058f0:	f7ff bf9c 	b.w	800582c <_malloc_r>
 80058f4:	b922      	cbnz	r2, 8005900 <_realloc_r+0x20>
 80058f6:	f7ff ff4b 	bl	8005790 <_free_r>
 80058fa:	4625      	mov	r5, r4
 80058fc:	4628      	mov	r0, r5
 80058fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005900:	f000 f826 	bl	8005950 <_malloc_usable_size_r>
 8005904:	42a0      	cmp	r0, r4
 8005906:	d20f      	bcs.n	8005928 <_realloc_r+0x48>
 8005908:	4621      	mov	r1, r4
 800590a:	4638      	mov	r0, r7
 800590c:	f7ff ff8e 	bl	800582c <_malloc_r>
 8005910:	4605      	mov	r5, r0
 8005912:	2800      	cmp	r0, #0
 8005914:	d0f2      	beq.n	80058fc <_realloc_r+0x1c>
 8005916:	4631      	mov	r1, r6
 8005918:	4622      	mov	r2, r4
 800591a:	f7ff fc11 	bl	8005140 <memcpy>
 800591e:	4631      	mov	r1, r6
 8005920:	4638      	mov	r0, r7
 8005922:	f7ff ff35 	bl	8005790 <_free_r>
 8005926:	e7e9      	b.n	80058fc <_realloc_r+0x1c>
 8005928:	4635      	mov	r5, r6
 800592a:	e7e7      	b.n	80058fc <_realloc_r+0x1c>

0800592c <_sbrk_r>:
 800592c:	b538      	push	{r3, r4, r5, lr}
 800592e:	4c06      	ldr	r4, [pc, #24]	; (8005948 <_sbrk_r+0x1c>)
 8005930:	2300      	movs	r3, #0
 8005932:	4605      	mov	r5, r0
 8005934:	4608      	mov	r0, r1
 8005936:	6023      	str	r3, [r4, #0]
 8005938:	f7fb fa42 	bl	8000dc0 <_sbrk>
 800593c:	1c43      	adds	r3, r0, #1
 800593e:	d102      	bne.n	8005946 <_sbrk_r+0x1a>
 8005940:	6823      	ldr	r3, [r4, #0]
 8005942:	b103      	cbz	r3, 8005946 <_sbrk_r+0x1a>
 8005944:	602b      	str	r3, [r5, #0]
 8005946:	bd38      	pop	{r3, r4, r5, pc}
 8005948:	20004168 	.word	0x20004168

0800594c <__malloc_lock>:
 800594c:	4770      	bx	lr

0800594e <__malloc_unlock>:
 800594e:	4770      	bx	lr

08005950 <_malloc_usable_size_r>:
 8005950:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005954:	1f18      	subs	r0, r3, #4
 8005956:	2b00      	cmp	r3, #0
 8005958:	bfbc      	itt	lt
 800595a:	580b      	ldrlt	r3, [r1, r0]
 800595c:	18c0      	addlt	r0, r0, r3
 800595e:	4770      	bx	lr

08005960 <_init>:
 8005960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005962:	bf00      	nop
 8005964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005966:	bc08      	pop	{r3}
 8005968:	469e      	mov	lr, r3
 800596a:	4770      	bx	lr

0800596c <_fini>:
 800596c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800596e:	bf00      	nop
 8005970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005972:	bc08      	pop	{r3}
 8005974:	469e      	mov	lr, r3
 8005976:	4770      	bx	lr
