
---------- Begin Simulation Statistics ----------
final_tick                                15785587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74422                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   140379                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   403.11                       # Real time elapsed on the host
host_tick_rate                               39159790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000004                       # Number of instructions simulated
sim_ops                                      56587904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015786                       # Number of seconds simulated
sim_ticks                                 15785587500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  36268670                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 17389082                       # number of cc regfile writes
system.cpu.committedInsts                    30000004                       # Number of Instructions Simulated
system.cpu.committedOps                      56587904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.052372                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.052372                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1607279                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   897458                       # number of floating regfile writes
system.cpu.idleCycles                           86208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               151027                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6514541                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.882457                       # Inst execution rate
system.cpu.iew.exec_refs                     12116072                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4966378                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2481957                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7271676                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 69                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4492                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5095229                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            61163928                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               7149694                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            333734                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              59431391                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18262                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2109642                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 124144                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2147558                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            458                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       119874                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          31153                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  67433637                       # num instructions consuming a value
system.cpu.iew.wb_count                      59222104                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.608415                       # average fanout of values written-back
system.cpu.iew.wb_producers                  41027659                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.875828                       # insts written-back per cycle
system.cpu.iew.wb_sent                       59298713                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 92156334                       # number of integer regfile reads
system.cpu.int_regfile_writes                47448777                       # number of integer regfile writes
system.cpu.ipc                               0.950234                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.950234                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            585857      0.98%      0.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45642709     76.37%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               263978      0.44%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                383887      0.64%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128424      0.21%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  471      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                65450      0.11%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               105878      0.18%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              371480      0.62%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                331      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6860288     11.48%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4547455      7.61%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          359708      0.60%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         449153      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59765127                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1598787                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3163973                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1427113                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2304497                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      889866                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014889                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  736723     82.79%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     21      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     82.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1846      0.21%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  67926      7.63%     90.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 47599      5.35%     95.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              4318      0.49%     96.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            31425      3.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               58470349                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          148769798                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     57794991                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          63435872                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   61163761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59765127                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 167                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4576003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             28685                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6598637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      31484968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.898211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.377242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15735705     49.98%     49.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2338480      7.43%     57.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2678885      8.51%     65.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2782213      8.84%     74.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2303612      7.32%     82.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1819680      5.78%     87.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2035279      6.46%     94.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1131196      3.59%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              659918      2.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        31484968                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.893028                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            208835                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            41992                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7271676                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5095229                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                25048396                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         31571176                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    70                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       101222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        211162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       353888                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            706                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 7133977                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5819017                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            154131                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3042901                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2772338                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.108386                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  359890                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          155017                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             150046                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4971                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          443                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4553195                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            121840                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     30854156                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.834045                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.666482                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        16830178     54.55%     54.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3239633     10.50%     65.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1664510      5.39%     70.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2800414      9.08%     79.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          741750      2.40%     81.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1126872      3.65%     85.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1007708      3.27%     88.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          574327      1.86%     90.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2868764      9.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     30854156                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               56587904                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11594550                       # Number of memory references committed
system.cpu.commit.loads                       6715608                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    6289400                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    1300928                       # Number of committed floating point instructions.
system.cpu.commit.integer                    55513569                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                319993                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       567376      1.00%      1.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     43234612     76.40%     77.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       253756      0.45%     77.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       363390      0.64%     78.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128023      0.23%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        32758      0.06%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        70786      0.13%     78.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       342092      0.60%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6517033     11.52%     91.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4430951      7.83%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       198575      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       447991      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     56587904                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2868764                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10452497                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10452497                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10452497                       # number of overall hits
system.cpu.dcache.overall_hits::total        10452497                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       183407                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         183407                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       183407                       # number of overall misses
system.cpu.dcache.overall_misses::total        183407                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11999750498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11999750498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11999750498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11999750498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10635904                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10635904                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10635904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10635904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65426.894819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65426.894819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65426.894819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65426.894819                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               452                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.033186                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       121040                       # number of writebacks
system.cpu.dcache.writebacks::total            121040                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55343                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55343                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       128064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       128064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       128064                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       128064                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9167992998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9167992998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9167992998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9167992998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012041                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71589.150722                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71589.150722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71589.150722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71589.150722                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127550                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5677530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5677530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4408354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4408354000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5756959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5756959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55500.560249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55500.560249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        47565                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        47565                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1827896500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1827896500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005535                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57365.569295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57365.569295                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4774967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4774967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       103978                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       103978                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7591396498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7591396498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4878945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021312                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73009.641443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73009.641443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7778                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        96200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        96200                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7340096498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7340096498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76300.379397                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76300.379397                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.082605                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10580562                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            128062                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.620621                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.082605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21399870                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21399870                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  5849529                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              15664028                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   8985043                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                862224                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 124144                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2721878                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 32517                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               62777543                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                178015                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     7156019                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4966383                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           931                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         54631                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6490568                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       34042390                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7133977                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3282274                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24835513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  313298                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  252                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1958                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5200818                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 48860                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           31484968                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.057553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.189353                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 20680149     65.68%     65.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   482667      1.53%     67.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1169280      3.71%     70.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   924365      2.94%     73.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   618606      1.96%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   683677      2.17%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   766844      2.44%     80.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   581255      1.85%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5578125     17.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             31484968                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.225965                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.078274                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      5150887                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5150887                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5150887                       # number of overall hits
system.cpu.icache.overall_hits::total         5150887                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        49931                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          49931                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        49931                       # number of overall misses
system.cpu.icache.overall_misses::total         49931                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    748635500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    748635500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    748635500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    748635500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5200818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5200818                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5200818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5200818                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009601                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009601                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14993.400893                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14993.400893                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14993.400893                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14993.400893                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          283                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        48882                       # number of writebacks
system.cpu.icache.writebacks::total             48882                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          539                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          539                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          539                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          539                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        49392                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        49392                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        49392                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        49392                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    673474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    673474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    673474000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    673474000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009497                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009497                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009497                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009497                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13635.285066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13635.285066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13635.285066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13635.285066                       # average overall mshr miss latency
system.cpu.icache.replacements                  48882                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5150887                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5150887                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        49931                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         49931                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    748635500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    748635500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5200818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5200818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14993.400893                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14993.400893                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          539                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          539                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        49392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        49392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    673474000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    673474000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009497                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009497                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13635.285066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13635.285066                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.978026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5200279                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             49392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.285856                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.978026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10451028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10451028                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5201110                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           428                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1382549                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  556064                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                16314                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 458                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 216285                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15955                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  15785587500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 124144                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6317634                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4941165                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2728                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9360267                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              10739030                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               62227199                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 43449                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 371322                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1418                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10224220                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              18                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            69387713                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   163931515                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 97051550                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2204252                       # Number of floating rename lookups
system.cpu.rename.committedMaps              62586896                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6800785                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      37                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5132159                       # count of insts added to the skid buffer
system.cpu.rob.reads                         89101843                       # The number of ROB reads
system.cpu.rob.writes                       122915208                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   56587904                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                48040                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67506                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               48040                       # number of overall hits
system.l2.overall_hits::.cpu.data               19466                       # number of overall hits
system.l2.overall_hits::total                   67506                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1350                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             108596                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109946                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1350                       # number of overall misses
system.l2.overall_misses::.cpu.data            108596                       # number of overall misses
system.l2.overall_misses::total                109946                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94387000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8766173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8860560000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94387000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8766173000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8860560000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            49390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           128062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               177452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           49390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          128062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              177452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.847996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.619582                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.847996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.619582                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69916.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80722.798261                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80590.107871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69916.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80722.798261                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80590.107871                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               98258                       # number of writebacks
system.l2.writebacks::total                     98258                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        108596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       108596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7660251250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7740802250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80551000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7660251250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7740802250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.847996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.619576                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.847996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.619576                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59711.638251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70538.981638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70406.132612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59711.638251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70538.981638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70406.132612                       # average overall mshr miss latency
system.l2.replacements                         101909                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       121040                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           121040                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       121040                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       121040                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48882                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48882                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48882                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48882                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10121                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           86091                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86091                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7086657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7086657000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         96212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.894805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82315.886678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82315.886678                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        86091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6210400750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6210400750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.894805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894805                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72137.630530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72137.630530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          48040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94387000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94387000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        49390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69916.296296                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69916.296296                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80551000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80551000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027313                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59711.638251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59711.638251                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        22505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1679516000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1679516000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.706593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.706593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74628.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74628.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        22505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22505                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1449850500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1449850500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.706593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.706593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64423.483670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64423.483670                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8013.534882                       # Cycle average of tags in use
system.l2.tags.total_refs                      353859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.213949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.156942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        87.261691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7913.116249                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978215                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2941077                       # Number of tag accesses
system.l2.tags.data_accesses                  2941077                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     98258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    108596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000697807500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5994                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              314024                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              92270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98258                       # Number of write requests accepted
system.mem_ctrls.readBursts                    109945                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98258                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                109945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.341508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.679480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.743901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5989     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.389223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.370138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.812154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4856     81.01%     81.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.13%     81.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1068     17.82%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               60      1.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5994                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7036480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6288512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    445.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    398.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   15785273000                       # Total gap between requests
system.mem_ctrls.avgGap                      75816.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6950144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6287168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5469292.796356169507                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 440284151.603480100632                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 398285334.644656062126                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1349                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       108596                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        98258                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36034000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4076546000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 375601537250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26711.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37538.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3822605.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      6950144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7036480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6288512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6288512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1349                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       108596                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109945                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        98258                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         98258                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5469293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    440284152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        445753444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5469293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5469293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    398370476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       398370476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    398370476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5469293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    440284152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       844123920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               109945                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               98237                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6054                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2051111250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             549725000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4112580000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18655.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37405.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               49352                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52086                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            44.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       106733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   124.819578                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.913407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   129.717876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70501     66.05%     66.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23218     21.75%     87.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5965      5.59%     93.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3278      3.07%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2169      2.03%     98.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          816      0.76%     99.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          407      0.38%     99.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          149      0.14%     99.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          230      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       106733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               7036480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6287168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              445.753444                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              398.285335                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               48.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       381954300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       202986960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      391457640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     256030560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1245875280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   6992344470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    173375520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9644024730                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   610.938600                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    393059250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    527020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14865508250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       380197860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       202064775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      393549660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256766580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1245875280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6987684150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    177300000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9643438305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   610.901451                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    403272250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    527020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  14855295250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98258                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2959                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86091                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86091                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23854                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       321107                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       321107                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 321107                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13324992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13324992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13324992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109945                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           151048500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          137431250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             81242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       219298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        48882                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10161                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96212                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49392                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       147664                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       383678                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                531342                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      6289408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15942528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               22231936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          101911                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6288640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           279365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002631                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051574                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 278635     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    725      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             279365                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15785587500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          346866000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74088998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         192094000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
