Return-Path: <linux-renesas-soc-owner@vger.kernel.org>
Received: from kirsty.vergenet.net ([202.4.237.240]:46607 "EHLO
        kirsty.vergenet.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1755182AbeCHIkz (ORCPT
        <rfc822;linux-renesas-soc@vger.kernel.org>);
        Thu, 8 Mar 2018 03:40:55 -0500
Date: Thu, 8 Mar 2018 09:40:51 +0100
From: Simon Horman <horms@verge.net.au>
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: Linux-Renesas <linux-renesas-soc@vger.kernel.org>,
        Linux ARM <linux-arm-kernel@lists.infradead.org>,
        Magnus Damm <magnus.damm@gmail.com>
Subject: Re: [PATCH 2/3] arm64: dts: renesas: r8a7795: sort subnodes of the
 cpu node
Message-ID: <20180308084051.ikrjqzv63sc2qv5w@verge.net.au>
References: <20180307094046.4907-1-horms+renesas@verge.net.au>
 <20180307094046.4907-3-horms+renesas@verge.net.au>
 <CAMuHMdUnpvF0TXW9FaoYTe-dTQ9prDNmHa6OkbZbww-m7wav_A@mail.gmail.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <CAMuHMdUnpvF0TXW9FaoYTe-dTQ9prDNmHa6OkbZbww-m7wav_A@mail.gmail.com>
Sender: linux-renesas-soc-owner@vger.kernel.org
List-ID: <linux-renesas-soc.vger.kernel.org>

On Wed, Mar 07, 2018 at 10:49:47AM +0100, Geert Uytterhoeven wrote:
> Hi Simon,
> 
> On Wed, Mar 7, 2018 at 10:40 AM, Simon Horman
> <horms+renesas@verge.net.au> wrote:
> > Sort subnodes of the cpu node alphanumerically.
> >
> > This is part of an ongoing effort to provide consistent node
> > order in the DT of Renesas SoCs to improve maintainability.
> >
> > This should not have any run-time effect.
> >
> > Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
> 
> Thanks for your patch!
> 
> > --- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi
> > +++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
> > @@ -34,6 +34,50 @@
> >                 #address-cells = <1>;
> >                 #size-cells = <0>;
> >
> > +               a53_0: cpu@100 {
> > +                       compatible = "arm,cortex-a53", "arm,armv8";
> > +                       reg = <0x100>;
> > +                       device_type = "cpu";
> > +                       power-domains = <&sysc R8A7795_PD_CA53_CPU0>;
> > +                       next-level-cache = <&L2_CA53>;
> > +                       enable-method = "psci";
> > +                       clocks =<&cpg CPG_CORE R8A7795_CLK_Z2>;
> > +                       operating-points-v2 = <&cluster1_opp>;
> > +               };
> 
> [...]
> 
> >                 a57_0: cpu@0 {
> >                         compatible = "arm,cortex-a57", "arm,armv8";
> >                         reg = <0x0>;
> 
> Given the CPU nodes do have reg properties and unit addresses, shouldn't
> they be sorted by these values, instead of alphabetically?

Thanks, I agree.

It looks like the nodes are already sorted according to that order
so I withdraw this patch.
