#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 25 18:37:39 2021
# Process ID: 14664
# Current directory: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent572 C:\Documents\Sophomore2\Digital_logic_and_digital_system\DLDS\docs\Experiments\Lab3\dig_clock\dig_clock.xpr
# Log file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/vivado.log
# Journal file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
run 10 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
close_project
open_project C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
launch_simulation
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
run 2 s
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close [ open C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/FourLights.sv w ]
add_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/FourLights.sv
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source dig_clock_tb.tcl
update_compile_order -fileset sources_1
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
update_compile_order -fileset sources_1
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source dig_clock_tb.tcl
run all
run all
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source dig_clock_tb.tcl
close_sim
launch_simulation
source dig_clock_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
close [ open C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/x7seg_d.sv w ]
add_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab3/dig_clock/dig_clock.srcs/sources_1/new/x7seg_d.sv
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
launch_simulation
source dig_clock_tb.tcl
run all
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
