# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ip/design_RL1_sim_clk_gen_0_0/sim/design_RL1_sim_clk_gen_0_0.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ip/design_RL1_sim_clk_gen_0_1/sim/design_RL1_sim_clk_gen_0_1.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ip/design_RL1_xlconstant_0_0/sim/design_RL1_xlconstant_0_0.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/sim/design_RL1.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/impl/verilog/CMFRL1_fmul_32ns_cud.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/impl/verilog/CMFRL1_fadd_32ns_bkb.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/impl/verilog/CMFRL1.v" \
"../../../../project_cmf2508.ip_user_files/bd/design_RL1/ipshared/ffb4/CMFRL1/solution1/syn/verilog/CMFRL1_fadd_32ns_bkb.v" \
"../../../../project_cmf2508.srcs/sources_1/imports/hdl/design_RL1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
