#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002602fd337c0 .scope module, "testbench" "testbench" 2 6;
 .timescale -9 -12;
v000002602fdbe560_0 .var "clock", 0 0;
v000002602fdbd480_0 .var "reset", 0 0;
S_000002602fd33950 .scope module, "DUT" "processador" 2 14, 3 6 0, S_000002602fd337c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_000002602fd42050 .functor AND 1, v000002602fd5d5c0_0, v000002602fd5cbc0_0, C4<1>, C4<1>;
L_000002602fdd00d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002602fdbb220_0 .net/2u *"_ivl_12", 31 0, L_000002602fdd00d0;  1 drivers
v000002602fdbc620_0 .net *"_ivl_18", 0 0, L_000002602fd42050;  1 drivers
L_000002602fdd01a8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000002602fdbbe00_0 .net/2u *"_ivl_22", 6 0, L_000002602fdd01a8;  1 drivers
v000002602fdbcbc0_0 .net *"_ivl_24", 0 0, L_000002602fdbd5c0;  1 drivers
v000002602fdbc1c0_0 .net *"_ivl_27", 0 0, L_000002602fdbdca0;  1 drivers
v000002602fdbb0e0_0 .net *"_ivl_28", 19 0, L_000002602fdbd660;  1 drivers
v000002602fdbb680_0 .net *"_ivl_31", 6 0, L_000002602fdbeb00;  1 drivers
v000002602fdbb720_0 .net *"_ivl_33", 4 0, L_000002602fdbeec0;  1 drivers
v000002602fdbc4e0_0 .net *"_ivl_34", 31 0, L_000002602fdbe920;  1 drivers
L_000002602fdd01f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002602fdbb2c0_0 .net/2u *"_ivl_36", 6 0, L_000002602fdd01f0;  1 drivers
v000002602fdbc260_0 .net *"_ivl_38", 0 0, L_000002602fdbd700;  1 drivers
v000002602fdbc580_0 .net *"_ivl_41", 0 0, L_000002602fdbe6a0;  1 drivers
v000002602fdbb900_0 .net *"_ivl_42", 19 0, L_000002602fdbd980;  1 drivers
v000002602fdbcc60_0 .net *"_ivl_45", 0 0, L_000002602fdbdb60;  1 drivers
v000002602fdbb040_0 .net *"_ivl_47", 5 0, L_000002602fdbeba0;  1 drivers
v000002602fdbb360_0 .net *"_ivl_49", 3 0, L_000002602fdbd7a0;  1 drivers
L_000002602fdd0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002602fdbb400_0 .net/2u *"_ivl_50", 0 0, L_000002602fdd0238;  1 drivers
v000002602fdbc8a0_0 .net *"_ivl_52", 31 0, L_000002602fdbdac0;  1 drivers
v000002602fdbc300_0 .net *"_ivl_55", 0 0, L_000002602fdbd840;  1 drivers
v000002602fdbc6c0_0 .net *"_ivl_56", 19 0, L_000002602fdbe4c0;  1 drivers
v000002602fdbbc20_0 .net *"_ivl_59", 11 0, L_000002602fdbdd40;  1 drivers
v000002602fdbb4a0_0 .net *"_ivl_60", 31 0, L_000002602fdbe7e0;  1 drivers
v000002602fdbb7c0_0 .net *"_ivl_62", 31 0, L_000002602fdbd020;  1 drivers
v000002602fdbb540_0 .net "clock", 0 0, v000002602fdbe560_0;  1 drivers
v000002602fdbbf40_0 .net "funct3", 2 0, L_000002602fdbe600;  1 drivers
v000002602fdbb860_0 .net "funct7", 6 0, L_000002602fdbe060;  1 drivers
v000002602fdbb5e0_0 .net "opcode", 6 0, L_000002602fdbe9c0;  1 drivers
v000002602fdbc800_0 .net "rd", 4 0, L_000002602fdbe880;  1 drivers
v000002602fdbb9a0_0 .net "reset", 0 0, v000002602fdbd480_0;  1 drivers
v000002602fdbcd00_0 .net "rs1", 4 0, L_000002602fdbed80;  1 drivers
v000002602fdbc940_0 .net "rs2", 4 0, L_000002602fdbd2a0;  1 drivers
v000002602fdbba40_0 .net "w_ALUOp", 1 0, v000002602fd5b9a0_0;  1 drivers
v000002602fdbbae0_0 .net "w_ALUSrc", 0 0, v000002602fd5c9e0_0;  1 drivers
v000002602fdbbfe0_0 .net "w_Branch", 0 0, v000002602fd5d5c0_0;  1 drivers
v000002602fdbbb80_0 .net "w_Final_ALU_Control", 3 0, v000002602fd5bfe0_0;  1 drivers
v000002602fdbc120_0 .net "w_MemRead", 0 0, v000002602fd5bd60_0;  1 drivers
v000002602fdbbcc0_0 .net "w_MemToReg", 0 0, v000002602fd5d520_0;  1 drivers
v000002602fdbcda0_0 .net "w_MemWrite", 0 0, v000002602fd5ba40_0;  1 drivers
v000002602fdbc080_0 .net "w_RegWrite", 0 0, v000002602fd5bae0_0;  1 drivers
v000002602fdbc9e0_0 .net "w_alu_input_2", 31 0, L_000002602fdbec40;  1 drivers
v000002602fdbca80_0 .net "w_alu_result", 31 0, v000002602fd5bc20_0;  1 drivers
v000002602fdbaf00_0 .net "w_alu_zero_flag", 0 0, v000002602fd5cbc0_0;  1 drivers
v000002602fdbafa0_0 .net "w_immediate_extended", 31 0, L_000002602fdbd8e0;  1 drivers
v000002602fdbee20_0 .net "w_instruction", 31 0, L_000002602fd419c0;  1 drivers
v000002602fdbd200_0 .net "w_mem_read_data", 31 0, L_000002602fdc0570;  1 drivers
v000002602fdbd160_0 .net "w_pc_branch_target", 31 0, L_000002602fdbe240;  1 drivers
v000002602fdbdf20_0 .var "w_pc_current", 31 0;
v000002602fdbd3e0_0 .net "w_pc_next", 31 0, L_000002602fdbda20;  1 drivers
v000002602fdbe2e0_0 .net "w_pc_plus_4", 31 0, L_000002602fdbdfc0;  1 drivers
v000002602fdbece0_0 .net "w_read_data_1", 31 0, L_000002602fd42590;  1 drivers
v000002602fdbe100_0 .net "w_read_data_2", 31 0, L_000002602fd420c0;  1 drivers
v000002602fdbdc00_0 .net "w_write_data_to_regfile", 31 0, L_000002602fdc0c50;  1 drivers
E_000002602fd51610 .event posedge, v000002602fdbbd60_0, v000002602fd5d3e0_0;
L_000002602fdbe9c0 .part L_000002602fd419c0, 0, 7;
L_000002602fdbe880 .part L_000002602fd419c0, 7, 5;
L_000002602fdbe600 .part L_000002602fd419c0, 12, 3;
L_000002602fdbed80 .part L_000002602fd419c0, 15, 5;
L_000002602fdbd2a0 .part L_000002602fd419c0, 20, 5;
L_000002602fdbe060 .part L_000002602fd419c0, 25, 7;
L_000002602fdbdfc0 .arith/sum 32, v000002602fdbdf20_0, L_000002602fdd00d0;
L_000002602fdbe240 .arith/sum 32, v000002602fdbdf20_0, L_000002602fdbd8e0;
L_000002602fdbda20 .functor MUXZ 32, L_000002602fdbdfc0, L_000002602fdbe240, L_000002602fd42050, C4<>;
L_000002602fdbd5c0 .cmp/eq 7, L_000002602fdbe9c0, L_000002602fdd01a8;
L_000002602fdbdca0 .part L_000002602fd419c0, 31, 1;
LS_000002602fdbd660_0_0 .concat [ 1 1 1 1], L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0;
LS_000002602fdbd660_0_4 .concat [ 1 1 1 1], L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0;
LS_000002602fdbd660_0_8 .concat [ 1 1 1 1], L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0;
LS_000002602fdbd660_0_12 .concat [ 1 1 1 1], L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0;
LS_000002602fdbd660_0_16 .concat [ 1 1 1 1], L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0, L_000002602fdbdca0;
LS_000002602fdbd660_1_0 .concat [ 4 4 4 4], LS_000002602fdbd660_0_0, LS_000002602fdbd660_0_4, LS_000002602fdbd660_0_8, LS_000002602fdbd660_0_12;
LS_000002602fdbd660_1_4 .concat [ 4 0 0 0], LS_000002602fdbd660_0_16;
L_000002602fdbd660 .concat [ 16 4 0 0], LS_000002602fdbd660_1_0, LS_000002602fdbd660_1_4;
L_000002602fdbeb00 .part L_000002602fd419c0, 25, 7;
L_000002602fdbeec0 .part L_000002602fd419c0, 7, 5;
L_000002602fdbe920 .concat [ 5 7 20 0], L_000002602fdbeec0, L_000002602fdbeb00, L_000002602fdbd660;
L_000002602fdbd700 .cmp/eq 7, L_000002602fdbe9c0, L_000002602fdd01f0;
L_000002602fdbe6a0 .part L_000002602fd419c0, 31, 1;
LS_000002602fdbd980_0_0 .concat [ 1 1 1 1], L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0;
LS_000002602fdbd980_0_4 .concat [ 1 1 1 1], L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0;
LS_000002602fdbd980_0_8 .concat [ 1 1 1 1], L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0;
LS_000002602fdbd980_0_12 .concat [ 1 1 1 1], L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0;
LS_000002602fdbd980_0_16 .concat [ 1 1 1 1], L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0, L_000002602fdbe6a0;
LS_000002602fdbd980_1_0 .concat [ 4 4 4 4], LS_000002602fdbd980_0_0, LS_000002602fdbd980_0_4, LS_000002602fdbd980_0_8, LS_000002602fdbd980_0_12;
LS_000002602fdbd980_1_4 .concat [ 4 0 0 0], LS_000002602fdbd980_0_16;
L_000002602fdbd980 .concat [ 16 4 0 0], LS_000002602fdbd980_1_0, LS_000002602fdbd980_1_4;
L_000002602fdbdb60 .part L_000002602fd419c0, 7, 1;
L_000002602fdbeba0 .part L_000002602fd419c0, 25, 6;
L_000002602fdbd7a0 .part L_000002602fd419c0, 8, 4;
LS_000002602fdbdac0_0_0 .concat [ 1 4 6 1], L_000002602fdd0238, L_000002602fdbd7a0, L_000002602fdbeba0, L_000002602fdbdb60;
LS_000002602fdbdac0_0_4 .concat [ 20 0 0 0], L_000002602fdbd980;
L_000002602fdbdac0 .concat [ 12 20 0 0], LS_000002602fdbdac0_0_0, LS_000002602fdbdac0_0_4;
L_000002602fdbd840 .part L_000002602fd419c0, 31, 1;
LS_000002602fdbe4c0_0_0 .concat [ 1 1 1 1], L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840;
LS_000002602fdbe4c0_0_4 .concat [ 1 1 1 1], L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840;
LS_000002602fdbe4c0_0_8 .concat [ 1 1 1 1], L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840;
LS_000002602fdbe4c0_0_12 .concat [ 1 1 1 1], L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840;
LS_000002602fdbe4c0_0_16 .concat [ 1 1 1 1], L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840, L_000002602fdbd840;
LS_000002602fdbe4c0_1_0 .concat [ 4 4 4 4], LS_000002602fdbe4c0_0_0, LS_000002602fdbe4c0_0_4, LS_000002602fdbe4c0_0_8, LS_000002602fdbe4c0_0_12;
LS_000002602fdbe4c0_1_4 .concat [ 4 0 0 0], LS_000002602fdbe4c0_0_16;
L_000002602fdbe4c0 .concat [ 16 4 0 0], LS_000002602fdbe4c0_1_0, LS_000002602fdbe4c0_1_4;
L_000002602fdbdd40 .part L_000002602fd419c0, 20, 12;
L_000002602fdbe7e0 .concat [ 12 20 0 0], L_000002602fdbdd40, L_000002602fdbe4c0;
L_000002602fdbd020 .functor MUXZ 32, L_000002602fdbe7e0, L_000002602fdbdac0, L_000002602fdbd700, C4<>;
L_000002602fdbd8e0 .functor MUXZ 32, L_000002602fdbd020, L_000002602fdbe920, L_000002602fdbd5c0, C4<>;
L_000002602fdbec40 .functor MUXZ 32, L_000002602fd420c0, L_000002602fdbd8e0, v000002602fd5c9e0_0, C4<>;
L_000002602fdc0c50 .functor MUXZ 32, v000002602fd5bc20_0, L_000002602fdc0570, v000002602fd5d520_0, C4<>;
S_000002602fd243c0 .scope module, "u_alu" "ULA" 3 94, 4 1 0, S_000002602fd33950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "ula_control";
    .port_info 3 /OUTPUT 32 "ula_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v000002602fd5d660_0 .net "in1", 31 0, L_000002602fd42590;  alias, 1 drivers
v000002602fd5c580_0 .net "in2", 31 0, L_000002602fdbec40;  alias, 1 drivers
v000002602fd5d7a0_0 .net "ula_control", 3 0, v000002602fd5bfe0_0;  alias, 1 drivers
v000002602fd5bc20_0 .var "ula_result", 31 0;
v000002602fd5cbc0_0 .var "zero_flag", 0 0;
E_000002602fd51b90 .event anyedge, v000002602fd5d7a0_0, v000002602fd5d660_0, v000002602fd5c580_0, v000002602fd5bc20_0;
S_000002602fd24550 .scope module, "u_alu_control" "Unidade_Controle_ULA" 3 137, 5 53 0, S_000002602fd33950;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_control_out";
P_000002602fd55e80 .param/l "ALU_ADD" 1 5 59, C4<0010>;
P_000002602fd55eb8 .param/l "ALU_AND" 1 5 59, C4<0000>;
P_000002602fd55ef0 .param/l "ALU_OR" 1 5 59, C4<0001>;
P_000002602fd55f28 .param/l "ALU_SRL" 1 5 59, C4<0101>;
P_000002602fd55f60 .param/l "ALU_SUB" 1 5 59, C4<0100>;
v000002602fd5cf80_0 .net "ALUOp", 1 0, v000002602fd5b9a0_0;  alias, 1 drivers
v000002602fd5bfe0_0 .var "alu_control_out", 3 0;
v000002602fd5c4e0_0 .net "funct3", 2 0, L_000002602fdbe600;  alias, 1 drivers
v000002602fd5bb80_0 .net "funct7", 6 0, L_000002602fdbe060;  alias, 1 drivers
E_000002602fd51690 .event anyedge, v000002602fd5cf80_0, v000002602fd5c4e0_0, v000002602fd5bb80_0;
S_000002602fd3b1f0 .scope module, "u_dmem" "Memoria_Dados" 3 106, 6 6 0, S_000002602fd33950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v000002602fd5bcc0_0 .net "MemRead", 0 0, v000002602fd5bd60_0;  alias, 1 drivers
v000002602fd5c3a0_0 .net "MemWrite", 0 0, v000002602fd5ba40_0;  alias, 1 drivers
v000002602fd5ce40_0 .net *"_ivl_0", 31 0, L_000002602fdbd0c0;  1 drivers
v000002602fd5d700_0 .net *"_ivl_3", 9 0, L_000002602fdbdde0;  1 drivers
v000002602fd5c8a0_0 .net *"_ivl_4", 11 0, L_000002602fdbde80;  1 drivers
L_000002602fdd0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002602fd5c620_0 .net *"_ivl_7", 1 0, L_000002602fdd0280;  1 drivers
o000002602fd65238 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000002602fd5d200_0 name=_ivl_8
v000002602fd5c940_0 .net "address", 31 0, v000002602fd5bc20_0;  alias, 1 drivers
v000002602fd5d3e0_0 .net "clock", 0 0, v000002602fdbe560_0;  alias, 1 drivers
v000002602fd5d020 .array "data_memory", 0 1023, 31 0;
v000002602fd5c1c0_0 .net "read_data", 31 0, L_000002602fdc0570;  alias, 1 drivers
v000002602fd5d160_0 .net "write_data", 31 0, L_000002602fd420c0;  alias, 1 drivers
E_000002602fd52c50 .event posedge, v000002602fd5d3e0_0;
L_000002602fdbd0c0 .array/port v000002602fd5d020, L_000002602fdbde80;
L_000002602fdbdde0 .part v000002602fd5bc20_0, 2, 10;
L_000002602fdbde80 .concat [ 10 2 0 0], L_000002602fdbdde0, L_000002602fdd0280;
L_000002602fdc0570 .functor MUXZ 32, o000002602fd65238, L_000002602fdbd0c0, v000002602fd5bd60_0, C4<>;
S_000002602fd3b380 .scope module, "u_imem" "Memoria_Instrucao" 3 59, 7 35 0, S_000002602fd33950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000002602fd419c0 .functor BUFZ 32, L_000002602fdbe1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002602fd5d840_0 .net *"_ivl_0", 31 0, L_000002602fdbe1a0;  1 drivers
v000002602fd5c6c0_0 .net *"_ivl_3", 7 0, L_000002602fdbea60;  1 drivers
v000002602fd5cc60_0 .net *"_ivl_4", 9 0, L_000002602fdbe740;  1 drivers
L_000002602fdd0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002602fd5d340_0 .net *"_ivl_7", 1 0, L_000002602fdd0088;  1 drivers
v000002602fd5d480_0 .net "address", 31 0, v000002602fdbdf20_0;  1 drivers
v000002602fd5c760_0 .net "instruction", 31 0, L_000002602fd419c0;  alias, 1 drivers
v000002602fd5cd00 .array "rom_memory", 255 0, 31 0;
L_000002602fdbe1a0 .array/port v000002602fd5cd00, L_000002602fdbe740;
L_000002602fdbea60 .part v000002602fdbdf20_0, 2, 8;
L_000002602fdbe740 .concat [ 8 2 0 0], L_000002602fdbea60, L_000002602fdd0088;
S_000002602fd38b20 .scope module, "u_main_control" "Unidade_Controle_Principal" 3 125, 5 6 0, S_000002602fd33950;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000002602fd5b9a0_0 .var "ALUOp", 1 0;
v000002602fd5c9e0_0 .var "ALUSrc", 0 0;
v000002602fd5d5c0_0 .var "Branch", 0 0;
v000002602fd5bd60_0 .var "MemRead", 0 0;
v000002602fd5d520_0 .var "MemToReg", 0 0;
v000002602fd5ba40_0 .var "MemWrite", 0 0;
v000002602fd5bae0_0 .var "RegWrite", 0 0;
v000002602fd5be00_0 .net "opcode", 6 0, L_000002602fdbe9c0;  alias, 1 drivers
E_000002602fd50e50 .event anyedge, v000002602fd5be00_0;
S_000002602fd38cb0 .scope module, "u_regfile" "REG_FILE" 3 72, 8 16 0, S_000002602fd33950;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_000002602fd42590 .functor BUFZ 32, L_000002602fdbe380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002602fd420c0 .functor BUFZ 32, L_000002602fdbd520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002602fd5c120_0 .net *"_ivl_0", 31 0, L_000002602fdbe380;  1 drivers
v000002602fd5c260_0 .net *"_ivl_10", 6 0, L_000002602fdbe420;  1 drivers
L_000002602fdd0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002602fd5c300_0 .net *"_ivl_13", 1 0, L_000002602fdd0160;  1 drivers
v000002602fd5bea0_0 .net *"_ivl_2", 6 0, L_000002602fdbd340;  1 drivers
L_000002602fdd0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002602fd5c800_0 .net *"_ivl_5", 1 0, L_000002602fdd0118;  1 drivers
v000002602fd5ca80_0 .net *"_ivl_8", 31 0, L_000002602fdbd520;  1 drivers
v000002602fd5cb20_0 .net "clock", 0 0, v000002602fdbe560_0;  alias, 1 drivers
v000002602fd5cda0_0 .var/i "i", 31 0;
v000002602fd4c500_0 .net "read_data1", 31 0, L_000002602fd42590;  alias, 1 drivers
v000002602fd4cd20_0 .net "read_data2", 31 0, L_000002602fd420c0;  alias, 1 drivers
v000002602fdbb180_0 .net "read_reg_num1", 4 0, L_000002602fdbed80;  alias, 1 drivers
v000002602fdbc760_0 .net "read_reg_num2", 4 0, L_000002602fdbd2a0;  alias, 1 drivers
v000002602fdbbea0 .array "reg_memory", 0 31, 31 0;
v000002602fdbc3a0_0 .net "regwrite", 0 0, v000002602fd5bae0_0;  alias, 1 drivers
v000002602fdbbd60_0 .net "reset", 0 0, v000002602fdbd480_0;  alias, 1 drivers
v000002602fdbc440_0 .net "write_data", 31 0, L_000002602fdc0c50;  alias, 1 drivers
v000002602fdbcb20_0 .net "write_reg", 4 0, L_000002602fdbe880;  alias, 1 drivers
E_000002602fd52710 .event posedge, v000002602fdbbd60_0;
L_000002602fdbe380 .array/port v000002602fdbbea0, L_000002602fdbd340;
L_000002602fdbd340 .concat [ 5 2 0 0], L_000002602fdbed80, L_000002602fdd0118;
L_000002602fdbd520 .array/port v000002602fdbbea0, L_000002602fdbe420;
L_000002602fdbe420 .concat [ 5 2 0 0], L_000002602fdbd2a0, L_000002602fdd0160;
    .scope S_000002602fd3b380;
T_0 ;
    %pushi/vec4 5379, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %pushi/vec4 4199811, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %pushi/vec4 1085605427, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %pushi/vec4 11888307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %pushi/vec4 8746771, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %pushi/vec4 1398707, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %pushi/vec4 10945123, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %pushi/vec4 12592163, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fd5cd00, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002602fd38cb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002602fd5cda0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000002602fd38cb0;
T_2 ;
    %wait E_000002602fd52710;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 32, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 33, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 35, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 36, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 37, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 38, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 39, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 48, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %pushi/vec4 49, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002602fdbbea0, 4, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002602fd38cb0;
T_3 ;
    %wait E_000002602fd52c50;
    %load/vec4 v000002602fdbc3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002602fdbc440_0;
    %load/vec4 v000002602fdbcb20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002602fdbbea0, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002602fd243c0;
T_4 ;
    %wait E_000002602fd51b90;
    %load/vec4 v000002602fd5d7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v000002602fd5d660_0;
    %load/vec4 v000002602fd5c580_0;
    %and;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v000002602fd5d660_0;
    %load/vec4 v000002602fd5c580_0;
    %or;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v000002602fd5d660_0;
    %load/vec4 v000002602fd5c580_0;
    %add;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v000002602fd5d660_0;
    %load/vec4 v000002602fd5c580_0;
    %sub;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v000002602fd5d660_0;
    %ix/getv 4, v000002602fd5c580_0;
    %shiftr 4;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v000002602fd5d660_0;
    %ix/getv 4, v000002602fd5c580_0;
    %shiftl 4;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v000002602fd5d660_0;
    %load/vec4 v000002602fd5c580_0;
    %mul;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000002602fd5d660_0;
    %load/vec4 v000002602fd5c580_0;
    %xor;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v000002602fd5d660_0;
    %load/vec4 v000002602fd5c580_0;
    %cmp/u;
    %jmp/0xz  T_4.11, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002602fd5bc20_0, 0, 32;
T_4.12 ;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %load/vec4 v000002602fd5bc20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5cbc0_0, 0, 1;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fd5cbc0_0, 0, 1;
T_4.14 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002602fd3b1f0;
T_5 ;
    %wait E_000002602fd52c50;
    %load/vec4 v000002602fd5c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002602fd5d160_0;
    %load/vec4 v000002602fd5c940_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002602fd5d020, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002602fd38b20;
T_6 ;
    %wait E_000002602fd50e50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fd5bae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fd5c9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fd5d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fd5bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fd5ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fd5d5c0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000002602fd5b9a0_0, 0, 2;
    %load/vec4 v000002602fd5be00_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5bae0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002602fd5b9a0_0, 0, 2;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5bae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5c9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5d520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5bd60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002602fd5b9a0_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5bae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5c9e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002602fd5b9a0_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5c9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5ba40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002602fd5b9a0_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fd5d5c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002602fd5b9a0_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002602fd24550;
T_7 ;
    %wait E_000002602fd51690;
    %load/vec4 v000002602fd5cf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000002602fd5c4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v000002602fd5bb80_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
T_7.12 ;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002602fd5bfe0_0, 0, 4;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002602fd33950;
T_8 ;
    %wait E_000002602fd51610;
    %load/vec4 v000002602fdbb9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002602fdbdf20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002602fdbd3e0_0;
    %assign/vec4 v000002602fdbdf20_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002602fd337c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fdbe560_0, 0, 1;
T_9.0 ;
    %delay 10000, 0;
    %load/vec4 v000002602fdbe560_0;
    %inv;
    %store/vec4 v000002602fdbe560_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000002602fd337c0;
T_10 ;
    %vpi_call 2 31 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002602fd33950 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002602fdbd480_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002602fdbd480_0, 0, 1;
    %vpi_call 2 41 "$monitor", "Time=%0t | PC=0x%h | x10=%d | x11=%d | x12=%d | x13=%d | x14=%d | x15=%d", $time, v000002602fdbdf20_0, &A<v000002602fdbbea0, 10>, &A<v000002602fdbbea0, 11>, &A<v000002602fdbbea0, 12>, &A<v000002602fdbbea0, 13>, &A<v000002602fdbbea0, 14>, &A<v000002602fdbbea0, 15> {0 0 0};
    %delay 300000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "processador.v";
    "ula.v";
    "unidade_controle.v";
    "memoria_dados.v";
    "memoria_instrucao.v";
    "banco_registradores.v";
