<div class="table-wrap"><table data-table-width="1800" data-layout="center" data-local-id="be70a0aa-2088-46e4-8a5b-be9e840ba69a" class="confluenceTable"><colgroup><col/><col style="width: 237.0px;"/><col style="width: 232.0px;"/><col style="width: 123.0px;"/><col style="width: 141.0px;"/><col style="width: 116.0px;"/><col style="width: 93.0px;"/><col style="width: 133.0px;"/><col style="width: 272.0px;"/><col style="width: 392.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Config name</strong></p></th><th class="confluenceTh"><p><strong>With/Without Exclusion</strong></p></th><th class="confluenceTh"><p><strong>Line (Goal: 99%+ Design Unit)</strong></p></th><th class="confluenceTh"><p><strong>Condition (Goal: 95%+ Design Unit)</strong></p></th><th class="confluenceTh"><p><strong>Branch (Goal: 95%+ Design Unit)</strong></p></th><th class="confluenceTh"><p><strong>Toggle</strong></p></th><th class="confluenceTh"><p><strong>Date Updated</strong></p></th><th class="confluenceTh"><p><strong>Run Command/ Database / Exclusions</strong></p></th><th class="confluenceTh"><p><strong>Comments / JIRAs</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>hw_cfg_2</p></td><td class="confluenceTd"><p>No exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>67.86</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>69.09</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>54.2</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw_cfg_2 has assertOn that generates OVL and SVA assertions, causing large coverage holes. </p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>VCFormal exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>70.93</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>73.06</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>54.2</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>RTL exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>86.73</del></p><p>99.86</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>87.74</del></p><p>94.99</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>70.56</del></p><p>97.63</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p>2/12/2025</p></td><td class="confluenceTd"><p>Exclusion file: $WORK_TOP/rtl/dce/exclusions/hw_cfg_2.el</p><p>Code coverage merge script:</p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_2_cc.sh</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>hw_cfg_3</p></td><td class="confluenceTd"><p>No exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>51.14</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>85.03</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>56.11</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw_cfg_3 has assertOn that generates OVL and SVA assertions, causing large coverage holes.</p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>VCFormal exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>54.43</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>88.62</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>56.11</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>RTL exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>79.96</del></p><p>99.31</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>95.14</del></p><p>95.75</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>84.77</del></p><p>96.75</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p>2/12/2025</p></td><td class="confluenceTd"><p>Exclusion file:</p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_3.el</p><p>Code coverage merge script:</p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_3_cc.sh</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>hw_cfg_7</p></td><td class="confluenceTd"><p>No exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>64.34</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>89.71</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>62.38</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw_cfg_7 has assertOn that generates OVL and SVA assertions, causing large coverage holes.</p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>VCFormal exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>66.01</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>91.14</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>62.38</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>RTL exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>89.36</del></p><p>99.47</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>94.54</del></p><p>95.99</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>90.13</del></p><p>98.01</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p>2/12/2025</p></td><td class="confluenceTd"><p>Exclusion file: </p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_7.el</p><p>Code coverage merge script:</p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_7_cc.sh</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>hw_cfg_nxpauto</p></td><td class="confluenceTd"><p>No exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>53.31</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>82.41</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>61.52</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw_cfg_nxpauto has assertOn that generates OVL and SVA assertions, causing large coverage holes.</p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>VCFormal exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>54.15</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>85.37</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>61.52</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>RTL exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>62.74</del></p><p>99.84</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>92</del></p><p>95.03</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>90.66</del></p><p>95.26</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p>2/12/2025</p></td><td class="confluenceTd"><p>Exclusion file: </p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_nxpauto.el</p><p>Code coverage merge script:</p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_nxpauto_cc.sh</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>hw_cfg_20</p></td><td class="confluenceTd"><p>No exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>57.30</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>82.30</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>62.93</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw_cfg_20 has assertOn that generates OVL and SVA assertions, causing large coverage holes.</p></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>VCFormal exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>58.98</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>84.43</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>62.93</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>RTL exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>89.13</del></p><p>99.78</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>89.29</del></p><p>95.13</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>90.10</del></p><p>98.19</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p>2/12/2025</p></td><td class="confluenceTd"><p>Exclusion file: </p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_20.el</p><p>Code coverage merge script:</p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_20_cc.sh</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>hw_cfg_40</p></td><td class="confluenceTd"><p>No exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>65.30</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>80.65</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>67.35</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw_cfg_40 has assertOn that generates OVL and SVA assertions, causing large coverage holes.</p></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>VCFormal exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>66</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>84.15</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>67.35</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>RTL exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>92.87</del></p><p>99.96</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>91.45</del></p><p>95.30</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>91.36</del></p><p>98.05</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p>2/12/2025</p></td><td class="confluenceTd"><p>Exclusion file: </p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_40.el</p><p>Code coverage merge script:</p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_40_cc.sh</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">19</td><td class="confluenceTd"><p>hw_cfg_41</p></td><td class="confluenceTd"><p>No exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>52.51</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>83.6</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>63.82</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>hw_cfg_41 has assertOn that generates OVL and SVA assertions, causing large coverage holes.</p></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>VCFormal exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>57.28</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>85.02</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>63.82</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>RTL exclusions</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>80.88</del></p><p>99.58</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>87.51</del></p><p>95.18</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p><del>86.38</del></p><p>97.88</p></td><td data-highlight-colour="#b3bac5" class="confluenceTd"><p /></td><td class="confluenceTd"><p>2/12/2025</p></td><td class="confluenceTd"><p>Exclusion file: </p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_41.el</p><p>Code coverage merge script:</p><p>$WORK_TOP/rtl/dce/exclusions/hw_cfg_41_cc.sh</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p>Command line to merge code coverage across identical instances, using hw_cfg_2 configuration:</p><p>cp /scratch/dv_reg/regr_ncore3.7/repository/coverage/nightly_dce_2025_01_07_2332/concerto/regression/2025_01_07_233518/debug/dce/hw_cfg_2/coverage/hier.cfg .</p><p>cp -r /scratch/dv_reg/regr_ncore3.7/repository/coverage/nightly_dce_2025_01_07_2332/concerto/regression/2025_01_07_233518/debug/dce/hw_cfg_2/coverage/../exe/comp_covdir.vdb .</p><p>cp -r /scratch/dv_reg/regr_ncore3.7/repository/coverage/nightly_dce_2025_01_07_2332/concerto/regression/2025_01_07_233518/debug/dce/hw_cfg_2/coverage/merged_dce_hw_cfg_2.vdb</p><p>mkdir urgReport</p><p> </p><p><strong>urg</strong> -hier hier.cfg -metric line+cond+branch+fsm -metric group+assert -lca -parallel <strong>-dir comp_covdir.vdb merged_dce_hw_cfg_2.vdb</strong> -group merge_across_scopes -flex_merge union -show tests -dbname trial_merged_dce_hw_cfg_2.vdb -format both -report urgReport <strong>-map dce_att_entry_a dce_dir_way_a dce_dir_way_b dce_dir_rp_a dce_dir_rp_b</strong></p><p> </p><p>dve -cov -covdir trial_merged_dce_hw_cfg_2.vdb &amp;</p><p /><p /><p><strong>100% Coverage Closure Review</strong></p><p />