Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 00:17:28 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_level_timing_summary_routed.rpt -pb basys3_top_level_timing_summary_routed.pb -rpx basys3_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-16  Warning           Large setup violation           16          
TIMING-18  Warning           Missing input or output delay   51          
TIMING-20  Warning           Non-clocked latch               33          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1602)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3765)
5. checking no_input_delay (23)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1602)
---------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ps_clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/de_state/iv_instruction_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[cond_branch]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[fcs_opcode][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/ex_state/iv_control_signal_reg[fcs_opcode][2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: display_engine_inst/display_driver/pixelClockDivider/out_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: lcd_display_inst/mux/selectClockDivider/out_clk_reg/Q (HIGH)

 There are 1320 register/latch pins with no clock driven by root clock pin: slow_clock_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3765)
---------------------------------------------------
 There are 3765 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 12 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.534      -41.130                     22                  436        0.134        0.000                      0                  436        4.020        0.000                       0                   435  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.534      -41.130                     22                  436        0.134        0.000                      0                  436        4.020        0.000                       0                   435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -3.534ns,  Total Violation      -41.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.534ns  (required time - arrival time)
  Source:                 lcd_display_inst/lcd_value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver2/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.539ns  (logic 5.965ns (44.056%)  route 7.574ns (55.944%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  lcd_display_inst/lcd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  lcd_display_inst/lcd_value_reg[2]/Q
                         net (fo=27, routed)          0.699     6.292    lcd_display_inst/dsp/Q[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  lcd_display_inst/dsp/digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    lcd_display_inst/dsp/digits[2]1_carry__0_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  lcd_display_inst/dsp/digits[2]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.913    lcd_display_inst/dsp/digits[2]1_carry__1_n_1
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  lcd_display_inst/dsp/digits[2]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.027    lcd_display_inst/dsp/digits[2]1_carry__2_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  lcd_display_inst/dsp/digits[2]1_carry__3/O[1]
                         net (fo=4, routed)           0.692     8.053    lcd_display_inst/dsp/digits[2]1_carry__3_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     8.356 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11/O
                         net (fo=2, routed)           0.594     8.950    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11_n_1
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8/O
                         net (fo=1, routed)           0.000     9.074    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8_n_1
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  lcd_display_inst/dsp/digits[2]1__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.587    lcd_display_inst/dsp/digits[2]1__52_carry__3_n_1
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.910 r  lcd_display_inst/dsp/digits[2]1__52_carry__4/O[1]
                         net (fo=12, routed)          0.737    10.648    lcd_display_inst/dsp/digits[2]1__52_carry__4_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.954 r  lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3/O
                         net (fo=1, routed)           0.514    11.468    lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.975 r  lcd_display_inst/dsp/digits[2]1__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    lcd_display_inst/dsp/digits[2]1__108_carry__0_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  lcd_display_inst/dsp/digits[2]1__108_carry__1/O[1]
                         net (fo=3, routed)           0.649    12.958    lcd_display_inst/dsp/digits[2]1__108_carry__1_n_7
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.303    13.261 r  lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.261    lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5_n_1
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.662 r  lcd_display_inst/dsp/digits[2]1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.662    lcd_display_inst/dsp/digits[2]1__138_carry__1_n_1
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.933 r  lcd_display_inst/dsp/digits[2]1__138_carry__2/CO[0]
                         net (fo=13, routed)          0.480    14.413    lcd_display_inst/dsp/digits[2]1__138_carry__2_n_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.373    14.786 r  lcd_display_inst/dsp/o_signal[7]_i_9__1/O
                         net (fo=2, routed)           0.653    15.439    lcd_display_inst/dsp/o_signal[7]_i_9__1_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    15.563 r  lcd_display_inst/dsp/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.917    16.480    lcd_display_inst/dsp/digits[2]1__329[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  lcd_display_inst/dsp/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.431    17.035    lcd_display_inst/dsp/o_signal[7]_i_8__1_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.159 r  lcd_display_inst/dsp/o_signal[0]_i_3__0/O
                         net (fo=5, routed)           0.336    17.495    lcd_display_inst/dsp/o_signal[0]_i_3__0_n_1
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.619 r  lcd_display_inst/dsp/o_signal[7]_i_3__2/O
                         net (fo=7, routed)           0.872    18.491    lcd_display_inst/dsp/digits[2]_0[3]
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124    18.615 r  lcd_display_inst/dsp/o_signal[6]_i_1__2/O
                         net (fo=1, routed)           0.000    18.615    lcd_display_inst/driver2/D[6]
    SLICE_X38Y33         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.438    14.779    lcd_display_inst/driver2/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)        0.077    15.081    lcd_display_inst/driver2/o_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -18.615    
  -------------------------------------------------------------------
                         slack                                 -3.534    

Slack (VIOLATED) :        -3.517ns  (required time - arrival time)
  Source:                 lcd_display_inst/lcd_value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver2/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.475ns  (logic 5.965ns (44.266%)  route 7.510ns (55.734%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  lcd_display_inst/lcd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  lcd_display_inst/lcd_value_reg[2]/Q
                         net (fo=27, routed)          0.699     6.292    lcd_display_inst/dsp/Q[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  lcd_display_inst/dsp/digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    lcd_display_inst/dsp/digits[2]1_carry__0_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  lcd_display_inst/dsp/digits[2]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.913    lcd_display_inst/dsp/digits[2]1_carry__1_n_1
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  lcd_display_inst/dsp/digits[2]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.027    lcd_display_inst/dsp/digits[2]1_carry__2_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  lcd_display_inst/dsp/digits[2]1_carry__3/O[1]
                         net (fo=4, routed)           0.692     8.053    lcd_display_inst/dsp/digits[2]1_carry__3_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     8.356 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11/O
                         net (fo=2, routed)           0.594     8.950    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11_n_1
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8/O
                         net (fo=1, routed)           0.000     9.074    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8_n_1
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  lcd_display_inst/dsp/digits[2]1__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.587    lcd_display_inst/dsp/digits[2]1__52_carry__3_n_1
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.910 r  lcd_display_inst/dsp/digits[2]1__52_carry__4/O[1]
                         net (fo=12, routed)          0.737    10.648    lcd_display_inst/dsp/digits[2]1__52_carry__4_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.954 r  lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3/O
                         net (fo=1, routed)           0.514    11.468    lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.975 r  lcd_display_inst/dsp/digits[2]1__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    lcd_display_inst/dsp/digits[2]1__108_carry__0_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  lcd_display_inst/dsp/digits[2]1__108_carry__1/O[1]
                         net (fo=3, routed)           0.649    12.958    lcd_display_inst/dsp/digits[2]1__108_carry__1_n_7
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.303    13.261 r  lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.261    lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5_n_1
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.662 r  lcd_display_inst/dsp/digits[2]1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.662    lcd_display_inst/dsp/digits[2]1__138_carry__1_n_1
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.933 r  lcd_display_inst/dsp/digits[2]1__138_carry__2/CO[0]
                         net (fo=13, routed)          0.480    14.413    lcd_display_inst/dsp/digits[2]1__138_carry__2_n_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.373    14.786 r  lcd_display_inst/dsp/o_signal[7]_i_9__1/O
                         net (fo=2, routed)           0.653    15.439    lcd_display_inst/dsp/o_signal[7]_i_9__1_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    15.563 r  lcd_display_inst/dsp/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.917    16.480    lcd_display_inst/dsp/digits[2]1__329[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  lcd_display_inst/dsp/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.431    17.035    lcd_display_inst/dsp/o_signal[7]_i_8__1_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.159 r  lcd_display_inst/dsp/o_signal[0]_i_3__0/O
                         net (fo=5, routed)           0.326    17.485    lcd_display_inst/dsp/o_signal[0]_i_3__0_n_1
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.609 r  lcd_display_inst/dsp/o_signal[7]_i_4__3/O
                         net (fo=7, routed)           0.817    18.427    lcd_display_inst/dsp/digits[2]_0[2]
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.551 r  lcd_display_inst/dsp/o_signal[1]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    18.551    lcd_display_inst/driver2/D[1]
    SLICE_X37Y32         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    lcd_display_inst/driver2/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.031    15.034    lcd_display_inst/driver2/o_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -18.551    
  -------------------------------------------------------------------
                         slack                                 -3.517    

Slack (VIOLATED) :        -3.411ns  (required time - arrival time)
  Source:                 lcd_display_inst/lcd_value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver2/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.371ns  (logic 5.965ns (44.612%)  route 7.406ns (55.388%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  lcd_display_inst/lcd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  lcd_display_inst/lcd_value_reg[2]/Q
                         net (fo=27, routed)          0.699     6.292    lcd_display_inst/dsp/Q[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  lcd_display_inst/dsp/digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    lcd_display_inst/dsp/digits[2]1_carry__0_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  lcd_display_inst/dsp/digits[2]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.913    lcd_display_inst/dsp/digits[2]1_carry__1_n_1
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  lcd_display_inst/dsp/digits[2]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.027    lcd_display_inst/dsp/digits[2]1_carry__2_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  lcd_display_inst/dsp/digits[2]1_carry__3/O[1]
                         net (fo=4, routed)           0.692     8.053    lcd_display_inst/dsp/digits[2]1_carry__3_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     8.356 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11/O
                         net (fo=2, routed)           0.594     8.950    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11_n_1
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8/O
                         net (fo=1, routed)           0.000     9.074    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8_n_1
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  lcd_display_inst/dsp/digits[2]1__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.587    lcd_display_inst/dsp/digits[2]1__52_carry__3_n_1
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.910 r  lcd_display_inst/dsp/digits[2]1__52_carry__4/O[1]
                         net (fo=12, routed)          0.737    10.648    lcd_display_inst/dsp/digits[2]1__52_carry__4_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.954 r  lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3/O
                         net (fo=1, routed)           0.514    11.468    lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.975 r  lcd_display_inst/dsp/digits[2]1__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    lcd_display_inst/dsp/digits[2]1__108_carry__0_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  lcd_display_inst/dsp/digits[2]1__108_carry__1/O[1]
                         net (fo=3, routed)           0.649    12.958    lcd_display_inst/dsp/digits[2]1__108_carry__1_n_7
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.303    13.261 r  lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.261    lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5_n_1
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.662 r  lcd_display_inst/dsp/digits[2]1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.662    lcd_display_inst/dsp/digits[2]1__138_carry__1_n_1
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.933 r  lcd_display_inst/dsp/digits[2]1__138_carry__2/CO[0]
                         net (fo=13, routed)          0.480    14.413    lcd_display_inst/dsp/digits[2]1__138_carry__2_n_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.373    14.786 r  lcd_display_inst/dsp/o_signal[7]_i_9__1/O
                         net (fo=2, routed)           0.653    15.439    lcd_display_inst/dsp/o_signal[7]_i_9__1_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    15.563 r  lcd_display_inst/dsp/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.917    16.480    lcd_display_inst/dsp/digits[2]1__329[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  lcd_display_inst/dsp/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.431    17.035    lcd_display_inst/dsp/o_signal[7]_i_8__1_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.159 r  lcd_display_inst/dsp/o_signal[0]_i_3__0/O
                         net (fo=5, routed)           0.287    17.446    lcd_display_inst/dsp/o_signal[0]_i_3__0_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.570 r  lcd_display_inst/dsp/o_signal[0]_i_2__0/O
                         net (fo=5, routed)           0.752    18.322    lcd_display_inst/dsp/o_signal[0]_i_2__0_n_1
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.446 r  lcd_display_inst/dsp/o_signal[2]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    18.446    lcd_display_inst/driver2/D[2]
    SLICE_X39Y33         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.438    14.779    lcd_display_inst/driver2/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.031    15.035    lcd_display_inst/driver2/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -18.446    
  -------------------------------------------------------------------
                         slack                                 -3.411    

Slack (VIOLATED) :        -3.399ns  (required time - arrival time)
  Source:                 lcd_display_inst/lcd_value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver2/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.409ns  (logic 6.089ns (45.411%)  route 7.320ns (54.589%))
  Logic Levels:           21  (CARRY4=10 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  lcd_display_inst/lcd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  lcd_display_inst/lcd_value_reg[2]/Q
                         net (fo=27, routed)          0.699     6.292    lcd_display_inst/dsp/Q[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  lcd_display_inst/dsp/digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    lcd_display_inst/dsp/digits[2]1_carry__0_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  lcd_display_inst/dsp/digits[2]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.913    lcd_display_inst/dsp/digits[2]1_carry__1_n_1
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  lcd_display_inst/dsp/digits[2]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.027    lcd_display_inst/dsp/digits[2]1_carry__2_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  lcd_display_inst/dsp/digits[2]1_carry__3/O[1]
                         net (fo=4, routed)           0.692     8.053    lcd_display_inst/dsp/digits[2]1_carry__3_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     8.356 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11/O
                         net (fo=2, routed)           0.594     8.950    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11_n_1
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8/O
                         net (fo=1, routed)           0.000     9.074    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8_n_1
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  lcd_display_inst/dsp/digits[2]1__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.587    lcd_display_inst/dsp/digits[2]1__52_carry__3_n_1
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.910 r  lcd_display_inst/dsp/digits[2]1__52_carry__4/O[1]
                         net (fo=12, routed)          0.737    10.648    lcd_display_inst/dsp/digits[2]1__52_carry__4_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.954 r  lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3/O
                         net (fo=1, routed)           0.514    11.468    lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.975 r  lcd_display_inst/dsp/digits[2]1__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    lcd_display_inst/dsp/digits[2]1__108_carry__0_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  lcd_display_inst/dsp/digits[2]1__108_carry__1/O[1]
                         net (fo=3, routed)           0.649    12.958    lcd_display_inst/dsp/digits[2]1__108_carry__1_n_7
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.303    13.261 r  lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.261    lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5_n_1
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.662 r  lcd_display_inst/dsp/digits[2]1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.662    lcd_display_inst/dsp/digits[2]1__138_carry__1_n_1
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.933 r  lcd_display_inst/dsp/digits[2]1__138_carry__2/CO[0]
                         net (fo=13, routed)          0.480    14.413    lcd_display_inst/dsp/digits[2]1__138_carry__2_n_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.373    14.786 r  lcd_display_inst/dsp/o_signal[7]_i_9__1/O
                         net (fo=2, routed)           0.653    15.439    lcd_display_inst/dsp/o_signal[7]_i_9__1_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    15.563 r  lcd_display_inst/dsp/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.917    16.480    lcd_display_inst/dsp/digits[2]1__329[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  lcd_display_inst/dsp/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.431    17.035    lcd_display_inst/dsp/o_signal[7]_i_8__1_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.159 r  lcd_display_inst/dsp/o_signal[0]_i_3__0/O
                         net (fo=5, routed)           0.287    17.446    lcd_display_inst/dsp/o_signal[0]_i_3__0_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.570 r  lcd_display_inst/dsp/o_signal[0]_i_2__0/O
                         net (fo=5, routed)           0.343    17.913    lcd_display_inst/dsp/o_signal[0]_i_2__0_n_1
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.124    18.037 r  lcd_display_inst/dsp/o_signal[7]_i_5__2/O
                         net (fo=3, routed)           0.323    18.360    lcd_display_inst/dsp/digits[2]_0[1]
    SLICE_X38Y33         LUT4 (Prop_lut4_I1_O)        0.124    18.484 r  lcd_display_inst/dsp/o_signal[5]_i_1__2/O
                         net (fo=1, routed)           0.000    18.484    lcd_display_inst/driver2/D[5]
    SLICE_X38Y33         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.438    14.779    lcd_display_inst/driver2/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[5]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)        0.081    15.085    lcd_display_inst/driver2/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -3.399    

Slack (VIOLATED) :        -3.381ns  (required time - arrival time)
  Source:                 lcd_display_inst/lcd_value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver2/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.335ns  (logic 5.965ns (44.731%)  route 7.370ns (55.269%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  lcd_display_inst/lcd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  lcd_display_inst/lcd_value_reg[2]/Q
                         net (fo=27, routed)          0.699     6.292    lcd_display_inst/dsp/Q[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  lcd_display_inst/dsp/digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    lcd_display_inst/dsp/digits[2]1_carry__0_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  lcd_display_inst/dsp/digits[2]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.913    lcd_display_inst/dsp/digits[2]1_carry__1_n_1
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  lcd_display_inst/dsp/digits[2]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.027    lcd_display_inst/dsp/digits[2]1_carry__2_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  lcd_display_inst/dsp/digits[2]1_carry__3/O[1]
                         net (fo=4, routed)           0.692     8.053    lcd_display_inst/dsp/digits[2]1_carry__3_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     8.356 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11/O
                         net (fo=2, routed)           0.594     8.950    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11_n_1
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8/O
                         net (fo=1, routed)           0.000     9.074    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8_n_1
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  lcd_display_inst/dsp/digits[2]1__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.587    lcd_display_inst/dsp/digits[2]1__52_carry__3_n_1
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.910 r  lcd_display_inst/dsp/digits[2]1__52_carry__4/O[1]
                         net (fo=12, routed)          0.737    10.648    lcd_display_inst/dsp/digits[2]1__52_carry__4_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.954 r  lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3/O
                         net (fo=1, routed)           0.514    11.468    lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.975 r  lcd_display_inst/dsp/digits[2]1__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    lcd_display_inst/dsp/digits[2]1__108_carry__0_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  lcd_display_inst/dsp/digits[2]1__108_carry__1/O[1]
                         net (fo=3, routed)           0.649    12.958    lcd_display_inst/dsp/digits[2]1__108_carry__1_n_7
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.303    13.261 r  lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.261    lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5_n_1
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.662 r  lcd_display_inst/dsp/digits[2]1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.662    lcd_display_inst/dsp/digits[2]1__138_carry__1_n_1
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.933 r  lcd_display_inst/dsp/digits[2]1__138_carry__2/CO[0]
                         net (fo=13, routed)          0.480    14.413    lcd_display_inst/dsp/digits[2]1__138_carry__2_n_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.373    14.786 r  lcd_display_inst/dsp/o_signal[7]_i_9__1/O
                         net (fo=2, routed)           0.653    15.439    lcd_display_inst/dsp/o_signal[7]_i_9__1_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    15.563 r  lcd_display_inst/dsp/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.917    16.480    lcd_display_inst/dsp/digits[2]1__329[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  lcd_display_inst/dsp/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.431    17.035    lcd_display_inst/dsp/o_signal[7]_i_8__1_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.159 r  lcd_display_inst/dsp/o_signal[0]_i_3__0/O
                         net (fo=5, routed)           0.326    17.485    lcd_display_inst/dsp/o_signal[0]_i_3__0_n_1
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.609 r  lcd_display_inst/dsp/o_signal[7]_i_4__3/O
                         net (fo=7, routed)           0.678    18.287    lcd_display_inst/dsp/digits[2]_0[2]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.411 r  lcd_display_inst/dsp/o_signal[3]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    18.411    lcd_display_inst/driver2/D[3]
    SLICE_X39Y31         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.435    14.776    lcd_display_inst/driver2/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.029    15.030    lcd_display_inst/driver2/o_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -18.411    
  -------------------------------------------------------------------
                         slack                                 -3.381    

Slack (VIOLATED) :        -3.349ns  (required time - arrival time)
  Source:                 lcd_display_inst/lcd_value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver2/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.309ns  (logic 5.965ns (44.820%)  route 7.344ns (55.180%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  lcd_display_inst/lcd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  lcd_display_inst/lcd_value_reg[2]/Q
                         net (fo=27, routed)          0.699     6.292    lcd_display_inst/dsp/Q[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  lcd_display_inst/dsp/digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    lcd_display_inst/dsp/digits[2]1_carry__0_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  lcd_display_inst/dsp/digits[2]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.913    lcd_display_inst/dsp/digits[2]1_carry__1_n_1
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  lcd_display_inst/dsp/digits[2]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.027    lcd_display_inst/dsp/digits[2]1_carry__2_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  lcd_display_inst/dsp/digits[2]1_carry__3/O[1]
                         net (fo=4, routed)           0.692     8.053    lcd_display_inst/dsp/digits[2]1_carry__3_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     8.356 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11/O
                         net (fo=2, routed)           0.594     8.950    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11_n_1
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8/O
                         net (fo=1, routed)           0.000     9.074    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8_n_1
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  lcd_display_inst/dsp/digits[2]1__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.587    lcd_display_inst/dsp/digits[2]1__52_carry__3_n_1
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.910 r  lcd_display_inst/dsp/digits[2]1__52_carry__4/O[1]
                         net (fo=12, routed)          0.737    10.648    lcd_display_inst/dsp/digits[2]1__52_carry__4_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.954 r  lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3/O
                         net (fo=1, routed)           0.514    11.468    lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.975 r  lcd_display_inst/dsp/digits[2]1__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    lcd_display_inst/dsp/digits[2]1__108_carry__0_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  lcd_display_inst/dsp/digits[2]1__108_carry__1/O[1]
                         net (fo=3, routed)           0.649    12.958    lcd_display_inst/dsp/digits[2]1__108_carry__1_n_7
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.303    13.261 r  lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.261    lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5_n_1
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.662 r  lcd_display_inst/dsp/digits[2]1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.662    lcd_display_inst/dsp/digits[2]1__138_carry__1_n_1
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.933 r  lcd_display_inst/dsp/digits[2]1__138_carry__2/CO[0]
                         net (fo=13, routed)          0.480    14.413    lcd_display_inst/dsp/digits[2]1__138_carry__2_n_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.373    14.786 r  lcd_display_inst/dsp/o_signal[7]_i_9__1/O
                         net (fo=2, routed)           0.653    15.439    lcd_display_inst/dsp/o_signal[7]_i_9__1_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    15.563 r  lcd_display_inst/dsp/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.917    16.480    lcd_display_inst/dsp/digits[2]1__329[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  lcd_display_inst/dsp/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.431    17.035    lcd_display_inst/dsp/o_signal[7]_i_8__1_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.159 r  lcd_display_inst/dsp/o_signal[0]_i_3__0/O
                         net (fo=5, routed)           0.336    17.495    lcd_display_inst/dsp/o_signal[0]_i_3__0_n_1
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.619 r  lcd_display_inst/dsp/o_signal[7]_i_3__2/O
                         net (fo=7, routed)           0.641    18.260    lcd_display_inst/dsp/digits[2]_0[3]
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.384 r  lcd_display_inst/dsp/o_signal[4]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    18.384    lcd_display_inst/driver2/D[4]
    SLICE_X37Y32         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    lcd_display_inst/driver2/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[4]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.032    15.035    lcd_display_inst/driver2/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                 -3.349    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 lcd_display_inst/lcd_value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver2/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.315ns  (logic 5.965ns (44.798%)  route 7.350ns (55.202%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  lcd_display_inst/lcd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  lcd_display_inst/lcd_value_reg[2]/Q
                         net (fo=27, routed)          0.699     6.292    lcd_display_inst/dsp/Q[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  lcd_display_inst/dsp/digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    lcd_display_inst/dsp/digits[2]1_carry__0_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  lcd_display_inst/dsp/digits[2]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.913    lcd_display_inst/dsp/digits[2]1_carry__1_n_1
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  lcd_display_inst/dsp/digits[2]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.027    lcd_display_inst/dsp/digits[2]1_carry__2_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  lcd_display_inst/dsp/digits[2]1_carry__3/O[1]
                         net (fo=4, routed)           0.692     8.053    lcd_display_inst/dsp/digits[2]1_carry__3_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     8.356 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11/O
                         net (fo=2, routed)           0.594     8.950    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11_n_1
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8/O
                         net (fo=1, routed)           0.000     9.074    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8_n_1
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  lcd_display_inst/dsp/digits[2]1__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.587    lcd_display_inst/dsp/digits[2]1__52_carry__3_n_1
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.910 r  lcd_display_inst/dsp/digits[2]1__52_carry__4/O[1]
                         net (fo=12, routed)          0.737    10.648    lcd_display_inst/dsp/digits[2]1__52_carry__4_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.954 r  lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3/O
                         net (fo=1, routed)           0.514    11.468    lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.975 r  lcd_display_inst/dsp/digits[2]1__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    lcd_display_inst/dsp/digits[2]1__108_carry__0_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  lcd_display_inst/dsp/digits[2]1__108_carry__1/O[1]
                         net (fo=3, routed)           0.649    12.958    lcd_display_inst/dsp/digits[2]1__108_carry__1_n_7
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.303    13.261 r  lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.261    lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5_n_1
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.662 r  lcd_display_inst/dsp/digits[2]1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.662    lcd_display_inst/dsp/digits[2]1__138_carry__1_n_1
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.933 r  lcd_display_inst/dsp/digits[2]1__138_carry__2/CO[0]
                         net (fo=13, routed)          0.480    14.413    lcd_display_inst/dsp/digits[2]1__138_carry__2_n_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.373    14.786 r  lcd_display_inst/dsp/o_signal[7]_i_9__1/O
                         net (fo=2, routed)           0.653    15.439    lcd_display_inst/dsp/o_signal[7]_i_9__1_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    15.563 r  lcd_display_inst/dsp/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.917    16.480    lcd_display_inst/dsp/digits[2]1__329[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  lcd_display_inst/dsp/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.431    17.035    lcd_display_inst/dsp/o_signal[7]_i_8__1_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.159 r  lcd_display_inst/dsp/o_signal[0]_i_3__0/O
                         net (fo=5, routed)           0.336    17.495    lcd_display_inst/dsp/o_signal[0]_i_3__0_n_1
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.619 r  lcd_display_inst/dsp/o_signal[7]_i_3__2/O
                         net (fo=7, routed)           0.647    18.266    lcd_display_inst/dsp/digits[2]_0[3]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124    18.390 r  lcd_display_inst/dsp/o_signal[7]_i_1__2/O
                         net (fo=1, routed)           0.000    18.390    lcd_display_inst/driver2/D[7]
    SLICE_X38Y32         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.437    14.778    lcd_display_inst/driver2/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.081    15.084    lcd_display_inst/driver2/o_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.252ns  (required time - arrival time)
  Source:                 lcd_display_inst/lcd_value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver2/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.213ns  (logic 5.965ns (45.146%)  route 7.248ns (54.854%))
  Logic Levels:           20  (CARRY4=10 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  lcd_display_inst/lcd_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDPE (Prop_fdpe_C_Q)         0.518     5.593 r  lcd_display_inst/lcd_value_reg[2]/Q
                         net (fo=27, routed)          0.699     6.292    lcd_display_inst/dsp/Q[0]
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.799 r  lcd_display_inst/dsp/digits[2]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.799    lcd_display_inst/dsp/digits[2]1_carry__0_n_1
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  lcd_display_inst/dsp/digits[2]1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.913    lcd_display_inst/dsp/digits[2]1_carry__1_n_1
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  lcd_display_inst/dsp/digits[2]1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.027    lcd_display_inst/dsp/digits[2]1_carry__2_n_1
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.361 r  lcd_display_inst/dsp/digits[2]1_carry__3/O[1]
                         net (fo=4, routed)           0.692     8.053    lcd_display_inst/dsp/digits[2]1_carry__3_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     8.356 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11/O
                         net (fo=2, routed)           0.594     8.950    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_11_n_1
    SLICE_X42Y33         LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8/O
                         net (fo=1, routed)           0.000     9.074    lcd_display_inst/dsp/digits[2]1__52_carry__3_i_8_n_1
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.587 r  lcd_display_inst/dsp/digits[2]1__52_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.587    lcd_display_inst/dsp/digits[2]1__52_carry__3_n_1
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.910 r  lcd_display_inst/dsp/digits[2]1__52_carry__4/O[1]
                         net (fo=12, routed)          0.737    10.648    lcd_display_inst/dsp/digits[2]1__52_carry__4_n_7
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.306    10.954 r  lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3/O
                         net (fo=1, routed)           0.514    11.468    lcd_display_inst/dsp/digits[2]1__108_carry__0_i_3_n_1
    SLICE_X41Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.975 r  lcd_display_inst/dsp/digits[2]1__108_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.975    lcd_display_inst/dsp/digits[2]1__108_carry__0_n_1
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  lcd_display_inst/dsp/digits[2]1__108_carry__1/O[1]
                         net (fo=3, routed)           0.649    12.958    lcd_display_inst/dsp/digits[2]1__108_carry__1_n_7
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.303    13.261 r  lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5/O
                         net (fo=1, routed)           0.000    13.261    lcd_display_inst/dsp/digits[2]1__138_carry__1_i_5_n_1
    SLICE_X40Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.662 r  lcd_display_inst/dsp/digits[2]1__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.662    lcd_display_inst/dsp/digits[2]1__138_carry__1_n_1
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.933 r  lcd_display_inst/dsp/digits[2]1__138_carry__2/CO[0]
                         net (fo=13, routed)          0.480    14.413    lcd_display_inst/dsp/digits[2]1__138_carry__2_n_4
    SLICE_X39Y32         LUT3 (Prop_lut3_I2_O)        0.373    14.786 r  lcd_display_inst/dsp/o_signal[7]_i_9__1/O
                         net (fo=2, routed)           0.653    15.439    lcd_display_inst/dsp/o_signal[7]_i_9__1_n_1
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.124    15.563 r  lcd_display_inst/dsp/o_signal[7]_i_7__1/O
                         net (fo=9, routed)           0.917    16.480    lcd_display_inst/dsp/digits[2]1__329[3]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.124    16.604 r  lcd_display_inst/dsp/o_signal[7]_i_8__1/O
                         net (fo=7, routed)           0.431    17.035    lcd_display_inst/dsp/o_signal[7]_i_8__1_n_1
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.124    17.159 r  lcd_display_inst/dsp/o_signal[0]_i_3__0/O
                         net (fo=5, routed)           0.478    17.637    lcd_display_inst/dsp/o_signal[0]_i_3__0_n_1
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.124    17.761 r  lcd_display_inst/dsp/o_signal[0]_i_6_comp/O
                         net (fo=1, routed)           0.403    18.164    lcd_display_inst/dsp/o_signal[0]_i_6_n_1
    SLICE_X39Y33         LUT4 (Prop_lut4_I0_O)        0.124    18.288 r  lcd_display_inst/dsp/o_signal[0]_i_1__3_comp_1/O
                         net (fo=1, routed)           0.000    18.288    lcd_display_inst/driver2/D[0]
    SLICE_X39Y33         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.438    14.779    lcd_display_inst/driver2/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  lcd_display_inst/driver2/o_signal_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.032    15.036    lcd_display_inst/driver2/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -18.288    
  -------------------------------------------------------------------
                         slack                                 -3.252    

Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 lcd_display_inst/writeword_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver3/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.877ns  (logic 5.065ns (42.645%)  route 6.812ns (57.355%))
  Logic Levels:           18  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  lcd_display_inst/writeword_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  lcd_display_inst/writeword_reg_reg[1]_replica/Q
                         net (fo=14, routed)          0.940     6.472    lcd_display_inst/dsp/writeword_reg_reg_n_1_[1]_repN_alias
    SLICE_X44Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.596 r  lcd_display_inst/dsp/digits[3]1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.596    lcd_display_inst/dsp/digits[3]1_carry_i_2_n_1
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.994 r  lcd_display_inst/dsp/digits[3]1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.994    lcd_display_inst/dsp/digits[3]1_carry_n_1
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  lcd_display_inst/dsp/digits[3]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.108    lcd_display_inst/dsp/digits[3]1_carry__0_n_1
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.421 r  lcd_display_inst/dsp/digits[3]1_carry__1/O[3]
                         net (fo=22, routed)          0.680     8.101    lcd_display_inst/dsp/digits[3]1_carry__1_n_5
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.306     8.407 r  lcd_display_inst/dsp/digits[3]1__33_carry_i_1/O
                         net (fo=1, routed)           0.669     9.076    lcd_display_inst/dsp/digits[3]1__33_carry_i_1_n_1
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.461 r  lcd_display_inst/dsp/digits[3]1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.461    lcd_display_inst/dsp/digits[3]1__33_carry_n_1
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.795 r  lcd_display_inst/dsp/digits[3]1__33_carry__0/O[1]
                         net (fo=4, routed)           0.762    10.556    lcd_display_inst/dsp/digits[3]1__33_carry__0_n_7
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.303    10.859 r  lcd_display_inst/dsp/digits[3]1__62_carry_i_4/O
                         net (fo=1, routed)           0.000    10.859    lcd_display_inst/dsp/digits[3]1__62_carry_i_4_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.260 r  lcd_display_inst/dsp/digits[3]1__62_carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    lcd_display_inst/dsp/digits[3]1__62_carry_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.594 r  lcd_display_inst/dsp/digits[3]1__62_carry__0/O[1]
                         net (fo=3, routed)           0.571    12.165    lcd_display_inst/dsp/digits[3]1__62_carry__0_n_7
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.303    12.468 r  lcd_display_inst/dsp/digits[3]1__86_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.468    lcd_display_inst/dsp/digits[3]1__86_carry__1_i_7_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.018 r  lcd_display_inst/dsp/digits[3]1__86_carry__1/CO[3]
                         net (fo=7, routed)           0.775    13.793    lcd_display_inst/dsp/digits[3]1__86_carry__1_n_1
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.917 r  lcd_display_inst/dsp/o_signal[7]_i_13__1/O
                         net (fo=3, routed)           0.477    14.394    lcd_display_inst/dsp/o_signal[7]_i_13__1_n_1
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.124    14.518 r  lcd_display_inst/dsp/o_signal[7]_i_6__3/O
                         net (fo=2, routed)           0.827    15.345    lcd_display_inst/dsp/o_signal[7]_i_6__3_n_1
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.469 r  lcd_display_inst/dsp/o_signal[7]_i_12__2/O
                         net (fo=2, routed)           0.333    15.802    lcd_display_inst/dsp/o_signal[7]_i_12__2_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.926 f  lcd_display_inst/dsp/o_signal[7]_i_5__3/O
                         net (fo=8, routed)           0.463    16.389    lcd_display_inst/dsp/digits[3]_6[1]
    SLICE_X40Y35         LUT2 (Prop_lut2_I1_O)        0.124    16.513 r  lcd_display_inst/dsp/o_signal[0]_i_2__1/O
                         net (fo=1, routed)           0.316    16.828    lcd_display_inst/dsp/o_signal[0]_i_2__1_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.952 r  lcd_display_inst/dsp/o_signal[0]_i_1__2/O
                         net (fo=1, routed)           0.000    16.952    lcd_display_inst/driver3/D[0]
    SLICE_X38Y35         FDRE                                         r  lcd_display_inst/driver3/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.440    14.781    lcd_display_inst/driver3/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  lcd_display_inst/driver3/o_signal_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)        0.077    15.083    lcd_display_inst/driver3/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -16.952    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 lcd_display_inst/writeword_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/driver3/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.662ns  (logic 4.941ns (42.369%)  route 6.721ns (57.631%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.554     5.075    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X40Y30         FDCE                                         r  lcd_display_inst/writeword_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  lcd_display_inst/writeword_reg_reg[1]_replica/Q
                         net (fo=14, routed)          0.940     6.472    lcd_display_inst/dsp/writeword_reg_reg_n_1_[1]_repN_alias
    SLICE_X44Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.596 r  lcd_display_inst/dsp/digits[3]1_carry_i_2/O
                         net (fo=1, routed)           0.000     6.596    lcd_display_inst/dsp/digits[3]1_carry_i_2_n_1
    SLICE_X44Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.994 r  lcd_display_inst/dsp/digits[3]1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.994    lcd_display_inst/dsp/digits[3]1_carry_n_1
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  lcd_display_inst/dsp/digits[3]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.108    lcd_display_inst/dsp/digits[3]1_carry__0_n_1
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.421 r  lcd_display_inst/dsp/digits[3]1_carry__1/O[3]
                         net (fo=22, routed)          0.680     8.101    lcd_display_inst/dsp/digits[3]1_carry__1_n_5
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.306     8.407 r  lcd_display_inst/dsp/digits[3]1__33_carry_i_1/O
                         net (fo=1, routed)           0.669     9.076    lcd_display_inst/dsp/digits[3]1__33_carry_i_1_n_1
    SLICE_X43Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.461 r  lcd_display_inst/dsp/digits[3]1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.461    lcd_display_inst/dsp/digits[3]1__33_carry_n_1
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.795 r  lcd_display_inst/dsp/digits[3]1__33_carry__0/O[1]
                         net (fo=4, routed)           0.762    10.556    lcd_display_inst/dsp/digits[3]1__33_carry__0_n_7
    SLICE_X39Y35         LUT5 (Prop_lut5_I0_O)        0.303    10.859 r  lcd_display_inst/dsp/digits[3]1__62_carry_i_4/O
                         net (fo=1, routed)           0.000    10.859    lcd_display_inst/dsp/digits[3]1__62_carry_i_4_n_1
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.260 r  lcd_display_inst/dsp/digits[3]1__62_carry/CO[3]
                         net (fo=1, routed)           0.000    11.260    lcd_display_inst/dsp/digits[3]1__62_carry_n_1
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.594 r  lcd_display_inst/dsp/digits[3]1__62_carry__0/O[1]
                         net (fo=3, routed)           0.571    12.165    lcd_display_inst/dsp/digits[3]1__62_carry__0_n_7
    SLICE_X41Y36         LUT4 (Prop_lut4_I1_O)        0.303    12.468 r  lcd_display_inst/dsp/digits[3]1__86_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.468    lcd_display_inst/dsp/digits[3]1__86_carry__1_i_7_n_1
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.018 r  lcd_display_inst/dsp/digits[3]1__86_carry__1/CO[3]
                         net (fo=7, routed)           0.775    13.793    lcd_display_inst/dsp/digits[3]1__86_carry__1_n_1
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.917 r  lcd_display_inst/dsp/o_signal[7]_i_13__1/O
                         net (fo=3, routed)           0.477    14.394    lcd_display_inst/dsp/o_signal[7]_i_13__1_n_1
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.124    14.518 r  lcd_display_inst/dsp/o_signal[7]_i_6__3/O
                         net (fo=2, routed)           0.827    15.345    lcd_display_inst/dsp/o_signal[7]_i_6__3_n_1
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124    15.469 r  lcd_display_inst/dsp/o_signal[7]_i_12__2/O
                         net (fo=2, routed)           0.173    15.642    lcd_display_inst/dsp/o_signal[7]_i_12__2_n_1
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124    15.766 r  lcd_display_inst/dsp/o_signal[7]_i_4__2/O
                         net (fo=8, routed)           0.847    16.613    lcd_display_inst/dsp/digits[3]_6[2]
    SLICE_X37Y34         LUT4 (Prop_lut4_I0_O)        0.124    16.737 r  lcd_display_inst/dsp/o_signal[5]_i_1__3/O
                         net (fo=1, routed)           0.000    16.737    lcd_display_inst/driver3/D[5]
    SLICE_X37Y34         FDRE                                         r  lcd_display_inst/driver3/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.439    14.780    lcd_display_inst/driver3/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  lcd_display_inst/driver3/o_signal_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)        0.031    15.036    lcd_display_inst/driver3/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -16.737    
  -------------------------------------------------------------------
                         slack                                 -1.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gpio/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio/data_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.556     1.439    gpio/clk_IBUF_BUFG
    SLICE_X28Y18         FDCE                                         r  gpio/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  gpio/led_reg[2]/Q
                         net (fo=1, routed)           0.053     1.633    cpu/memory_unit/data_in_reg[15][2]
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.678 r  cpu/memory_unit/data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.678    gpio/D[2]
    SLICE_X29Y18         FDCE                                         r  gpio/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.824     1.951    gpio/clk_IBUF_BUFG
    SLICE_X29Y18         FDCE                                         r  gpio/data_in_reg[2]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X29Y18         FDCE (Hold_fdce_C_D)         0.092     1.544    gpio/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gpio/led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio/data_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.553     1.436    gpio/clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  gpio/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  gpio/led_reg[4]/Q
                         net (fo=1, routed)           0.087     1.664    cpu/memory_unit/data_in_reg[15][4]
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.709 r  cpu/memory_unit/data_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.709    gpio/D[4]
    SLICE_X30Y22         FDCE                                         r  gpio/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.819     1.946    gpio/clk_IBUF_BUFG
    SLICE_X30Y22         FDCE                                         r  gpio/data_in_reg[4]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y22         FDCE (Hold_fdce_C_D)         0.120     1.569    gpio/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gpio/led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio/data_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.556     1.439    gpio/clk_IBUF_BUFG
    SLICE_X28Y18         FDCE                                         r  gpio/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  gpio/led_reg[7]/Q
                         net (fo=1, routed)           0.085     1.665    cpu/memory_unit/data_in_reg[15][7]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.710 r  cpu/memory_unit/data_in[7]_i_1/O
                         net (fo=1, routed)           0.000     1.710    gpio/D[7]
    SLICE_X29Y18         FDCE                                         r  gpio/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.824     1.951    gpio/clk_IBUF_BUFG
    SLICE_X29Y18         FDCE                                         r  gpio/data_in_reg[7]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X29Y18         FDCE (Hold_fdce_C_D)         0.092     1.544    gpio/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gpio/led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio/data_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.437    gpio/clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  gpio/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  gpio/led_reg[10]/Q
                         net (fo=1, routed)           0.087     1.665    cpu/memory_unit/data_in_reg[15][10]
    SLICE_X37Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.710 r  cpu/memory_unit/data_in[10]_i_1/O
                         net (fo=1, routed)           0.000     1.710    gpio/D[10]
    SLICE_X37Y29         FDCE                                         r  gpio/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.821     1.948    gpio/clk_IBUF_BUFG
    SLICE_X37Y29         FDCE                                         r  gpio/data_in_reg[10]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.092     1.542    gpio/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gpio/led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio/data_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.555     1.438    gpio/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  gpio/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  gpio/led_reg[5]/Q
                         net (fo=1, routed)           0.097     1.676    cpu/memory_unit/data_in_reg[15][5]
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.721 r  cpu/memory_unit/data_in[5]_i_1/O
                         net (fo=1, routed)           0.000     1.721    gpio/D[5]
    SLICE_X32Y19         FDCE                                         r  gpio/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.822     1.949    gpio/clk_IBUF_BUFG
    SLICE_X32Y19         FDCE                                         r  gpio/data_in_reg[5]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X32Y19         FDCE (Hold_fdce_C_D)         0.091     1.542    gpio/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lcd_display_inst/writeword_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/mux/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.559     1.442    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X49Y31         FDCE                                         r  lcd_display_inst/writeword_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  lcd_display_inst/writeword_reg_reg[7]/Q
                         net (fo=1, routed)           0.097     1.680    lcd_display_inst/mux/counter0/Q[2]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  lcd_display_inst/mux/counter0/o_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     1.725    lcd_display_inst/mux/counter0_n_1
    SLICE_X48Y31         FDRE                                         r  lcd_display_inst/mux/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.827     1.954    lcd_display_inst/mux/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  lcd_display_inst/mux/o_signal_reg[7]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.091     1.546    lcd_display_inst/mux/o_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gpio/led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio/data_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.554     1.437    gpio/clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  gpio/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  gpio/led_reg[6]/Q
                         net (fo=1, routed)           0.097     1.675    cpu/memory_unit/data_in_reg[15][6]
    SLICE_X32Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.720 r  cpu/memory_unit/data_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.720    gpio/D[6]
    SLICE_X32Y20         FDCE                                         r  gpio/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.821     1.948    gpio/clk_IBUF_BUFG
    SLICE_X32Y20         FDCE                                         r  gpio/data_in_reg[6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X32Y20         FDCE (Hold_fdce_C_D)         0.091     1.541    gpio/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.563     1.446    <hidden>
    SLICE_X39Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  <hidden>
                         net (fo=2, routed)           0.131     1.705    <hidden>
    SLICE_X38Y43         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    <hidden>
    SLICE_X38Y43         SRL16E                                       r  <hidden>
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.522    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lcd_display_inst/writeword_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_inst/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.557     1.440    lcd_display_inst/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  lcd_display_inst/writeword_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164     1.604 f  lcd_display_inst/writeword_reg_reg[4]/Q
                         net (fo=1, routed)           0.082     1.686    lcd_display_inst/mux/counter0/Q[1]
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.731 r  lcd_display_inst/mux/counter0/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.731    lcd_display_inst/mux/counter0_n_4
    SLICE_X47Y31         FDRE                                         r  lcd_display_inst/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.825     1.952    lcd_display_inst/mux/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  lcd_display_inst/mux/o_signal_reg[4]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.092     1.545    lcd_display_inst/mux/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gpio/led_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio/data_in_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.555     1.438    gpio/clk_IBUF_BUFG
    SLICE_X45Y29         FDCE                                         r  gpio/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  gpio/led_reg[9]/Q
                         net (fo=1, routed)           0.135     1.714    cpu/memory_unit/data_in_reg[15][9]
    SLICE_X46Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.759 r  cpu/memory_unit/data_in[9]_i_1/O
                         net (fo=1, routed)           0.000     1.759    gpio/D[9]
    SLICE_X46Y29         FDCE                                         r  gpio/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.823     1.950    gpio/clk_IBUF_BUFG
    SLICE_X46Y29         FDCE                                         r  gpio/data_in_reg[9]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X46Y29         FDCE (Hold_fdce_C_D)         0.121     1.573    gpio/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y43  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y43  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   display_engine_inst/blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   display_engine_inst/blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   display_engine_inst/blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   display_engine_inst/blue_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y43  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y43  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45  slow_clock_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   display_engine_inst/blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   display_engine_inst/blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   display_engine_inst/blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y6   display_engine_inst/blue_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_engine_inst/green_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.284ns  (logic 3.989ns (48.158%)  route 4.295ns (51.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.568    10.089    display_engine_inst/clk_IBUF_BUFG
    SLICE_X49Y9          FDRE                                         r  display_engine_inst/green_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.459    10.548 r  display_engine_inst/green_reg[3]/Q
                         net (fo=1, routed)           4.295    14.843    green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.373 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.373    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/red_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 3.983ns (49.431%)  route 4.074ns (50.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.570    10.091    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  display_engine_inst/red_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  display_engine_inst/red_reg[0]/Q
                         net (fo=1, routed)           4.074    14.625    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.148 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.148    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/green_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 3.988ns (50.512%)  route 3.907ns (49.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.569    10.090    display_engine_inst/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  display_engine_inst/green_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.459    10.549 r  display_engine_inst/green_reg[2]/Q
                         net (fo=1, routed)           3.907    14.457    green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.986 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.986    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/green_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 3.980ns (50.526%)  route 3.897ns (49.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.569    10.090    display_engine_inst/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  display_engine_inst/green_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.459    10.549 r  display_engine_inst/green_reg[0]/Q
                         net (fo=1, routed)           3.897    14.446    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    17.967 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.967    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/green_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 3.964ns (50.567%)  route 3.876ns (49.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.568    10.089    display_engine_inst/clk_IBUF_BUFG
    SLICE_X49Y9          FDRE                                         r  display_engine_inst/green_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.459    10.548 r  display_engine_inst/green_reg[1]/Q
                         net (fo=1, routed)           3.876    14.424    green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.929 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.929    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/blue_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 3.962ns (50.731%)  route 3.848ns (49.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.570    10.091    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  display_engine_inst/blue_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  display_engine_inst/blue_reg[1]/Q
                         net (fo=1, routed)           3.848    14.398    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.902 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.902    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/blue_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 3.984ns (51.524%)  route 3.748ns (48.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.570    10.091    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  display_engine_inst/blue_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  display_engine_inst/blue_reg[3]/Q
                         net (fo=1, routed)           3.748    14.298    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.823 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.823    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/blue_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 3.978ns (51.731%)  route 3.712ns (48.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.569    10.090    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  display_engine_inst/blue_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.459    10.549 r  display_engine_inst/blue_reg[2]/Q
                         net (fo=1, routed)           3.712    14.261    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.780 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.780    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/blue_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.643ns  (logic 3.954ns (51.739%)  route 3.688ns (48.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.570    10.091    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  display_engine_inst/blue_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.459    10.550 r  display_engine_inst/blue_reg[0]/Q
                         net (fo=1, routed)           3.688    14.239    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    17.734 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.734    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/red_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 4.043ns (53.394%)  route 3.529ns (46.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.549    10.070    display_engine_inst/clk_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  display_engine_inst/red_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.524    10.594 r  display_engine_inst/red_reg[1]/Q
                         net (fo=1, routed)           3.529    14.124    red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    17.643 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.643    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_engine_inst/red_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.392ns (58.662%)  route 0.981ns (41.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.551     6.434    display_engine_inst/clk_IBUF_BUFG
    SLICE_X46Y25         FDRE                                         r  display_engine_inst/red_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.167     6.601 r  display_engine_inst/red_reg[2]/Q
                         net (fo=1, routed)           0.981     7.582    red_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     8.807 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.807    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/red_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.350ns (52.412%)  route 1.225ns (47.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.557     6.440    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  display_engine_inst/red_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.146     6.586 r  display_engine_inst/red_reg[3]/Q
                         net (fo=1, routed)           1.225     7.812    red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     9.015 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.015    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/red_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.387ns (53.203%)  route 1.220ns (46.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.552     6.435    display_engine_inst/clk_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  display_engine_inst/red_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.167     6.602 r  display_engine_inst/red_reg[1]/Q
                         net (fo=1, routed)           1.220     7.822    red_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     9.043 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.043    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/blue_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.343ns (49.908%)  route 1.347ns (50.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.566     6.449    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  display_engine_inst/blue_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.146     6.595 r  display_engine_inst/blue_reg[0]/Q
                         net (fo=1, routed)           1.347     7.943    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     9.139 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.139    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/blue_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.366ns (50.150%)  route 1.358ns (49.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.565     6.448    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y8          FDRE                                         r  display_engine_inst/blue_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.146     6.594 r  display_engine_inst/blue_reg[2]/Q
                         net (fo=1, routed)           1.358     7.952    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     9.172 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.172    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/blue_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.372ns (50.048%)  route 1.369ns (49.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.566     6.449    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  display_engine_inst/blue_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.146     6.595 r  display_engine_inst/blue_reg[3]/Q
                         net (fo=1, routed)           1.369     7.964    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     9.190 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.190    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/green_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.353ns (48.987%)  route 1.409ns (51.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.565     6.448    display_engine_inst/clk_IBUF_BUFG
    SLICE_X49Y9          FDRE                                         r  display_engine_inst/green_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDRE (Prop_fdre_C_Q)         0.146     6.594 r  display_engine_inst/green_reg[1]/Q
                         net (fo=1, routed)           1.409     8.003    green_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     9.209 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.209    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/blue_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.351ns (48.778%)  route 1.418ns (51.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.566     6.449    display_engine_inst/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  display_engine_inst/blue_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.146     6.595 r  display_engine_inst/blue_reg[1]/Q
                         net (fo=1, routed)           1.418     8.013    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     9.218 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.218    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/green_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.368ns (48.646%)  route 1.444ns (51.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.565     6.448    display_engine_inst/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  display_engine_inst/green_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.146     6.594 r  display_engine_inst/green_reg[0]/Q
                         net (fo=1, routed)           1.444     8.038    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     9.260 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.260    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_engine_inst/green_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.836ns  (logic 1.376ns (48.515%)  route 1.460ns (51.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.565     6.448    display_engine_inst/clk_IBUF_BUFG
    SLICE_X49Y7          FDRE                                         r  display_engine_inst/green_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.146     6.594 r  display_engine_inst/green_reg[2]/Q
                         net (fo=1, routed)           1.460     8.054    green_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     9.284 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.284    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3767 Endpoints
Min Delay          3767 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.436ns  (logic 3.139ns (13.394%)  route 20.297ns (86.606%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 f  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          1.988     8.997    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.121 f  cpu/memory_unit/regs[1][27]_i_2/O
                         net (fo=3, routed)           1.507    10.628    cpu/memory_unit/dbus_readword[27]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.752 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    11.842    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.966 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    15.901    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    16.051 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.736    18.788    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.326    19.114 r  cpu/ex_state/ir_data_in[30]_i_21/O
                         net (fo=2, routed)           0.850    19.964    cpu/ex_state/ir_data_in[30]_i_21_n_1
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.124    20.088 r  cpu/ex_state/ir_data_in[29]_i_7/O
                         net (fo=1, routed)           1.052    21.139    cpu/ex_state/ex_logic/data7[29]
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    21.263 r  cpu/ex_state/ir_data_in[29]_i_5/O
                         net (fo=1, routed)           1.098    22.362    cpu/ex_state/ir_data_in[29]_i_5_n_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.486 r  cpu/ex_state/ir_data_in[29]_i_2/O
                         net (fo=1, routed)           0.798    23.284    cpu/ex_state/ir_data_in[29]_i_2_n_1
    SLICE_X48Y24         LUT4 (Prop_lut4_I3_O)        0.152    23.436 r  cpu/ex_state/ir_data_in[29]_i_1/O
                         net (fo=1, routed)           0.000    23.436    cpu/memory_unit/ir_data_in_reg[31]_1[29]
    SLICE_X48Y24         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.412ns  (logic 3.139ns (13.408%)  route 20.273ns (86.592%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 f  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          1.988     8.997    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.121 f  cpu/memory_unit/regs[1][27]_i_2/O
                         net (fo=3, routed)           1.507    10.628    cpu/memory_unit/dbus_readword[27]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.752 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    11.842    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.966 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    15.901    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    16.051 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.178    18.229    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.555 r  cpu/ex_state/ir_data_in[21]_i_15/O
                         net (fo=4, routed)           1.448    20.003    cpu/ex_state/ir_data_in[21]_i_15_n_1
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.127 r  cpu/ex_state/ir_data_in[17]_i_11/O
                         net (fo=2, routed)           0.865    20.992    cpu/ex_state/ir_data_in[17]_i_11_n_1
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.116 r  cpu/ex_state/ir_data_in[17]_i_6/O
                         net (fo=1, routed)           1.127    22.243    cpu/ex_state/ex_logic/data7[17]
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124    22.367 r  cpu/ex_state/ir_data_in[17]_i_2/O
                         net (fo=1, routed)           0.892    23.260    cpu/ex_state/ir_data_in[17]_i_2_n_1
    SLICE_X57Y19         LUT4 (Prop_lut4_I3_O)        0.152    23.412 r  cpu/ex_state/ir_data_in[17]_i_1/O
                         net (fo=1, routed)           0.000    23.412    cpu/memory_unit/ir_data_in_reg[31]_1[17]
    SLICE_X57Y19         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.187ns  (logic 3.341ns (14.409%)  route 19.846ns (85.591%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 f  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          1.988     8.997    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.121 f  cpu/memory_unit/regs[1][27]_i_2/O
                         net (fo=3, routed)           1.507    10.628    cpu/memory_unit/dbus_readword[27]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.752 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    11.842    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.966 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    15.901    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    16.051 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.736    18.788    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.354    19.142 r  cpu/ex_state/ir_data_in[24]_i_15/O
                         net (fo=1, routed)           0.424    19.565    cpu/ex_state/ir_data_in[24]_i_15_n_1
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.326    19.891 r  cpu/ex_state/ir_data_in[24]_i_12/O
                         net (fo=2, routed)           0.893    20.785    cpu/ex_state/ir_data_in[24]_i_12_n_1
    SLICE_X61Y24         LUT6 (Prop_lut6_I4_O)        0.124    20.909 r  cpu/ex_state/ir_data_in[24]_i_6/O
                         net (fo=1, routed)           1.018    21.926    cpu/ex_state/ex_logic/data7[24]
    SLICE_X56Y24         LUT6 (Prop_lut6_I3_O)        0.124    22.050 r  cpu/ex_state/ir_data_in[24]_i_2/O
                         net (fo=1, routed)           1.013    23.063    cpu/ex_state/ir_data_in[24]_i_2_n_1
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.124    23.187 r  cpu/ex_state/ir_data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    23.187    cpu/memory_unit/ir_data_in_reg[31]_1[24]
    SLICE_X54Y25         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.081ns  (logic 3.111ns (13.479%)  route 19.970ns (86.521%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 f  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          1.988     8.997    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.121 f  cpu/memory_unit/regs[1][27]_i_2/O
                         net (fo=3, routed)           1.507    10.628    cpu/memory_unit/dbus_readword[27]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.752 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    11.842    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.966 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    15.901    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    16.051 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.178    18.229    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.326    18.555 r  cpu/ex_state/ir_data_in[21]_i_15/O
                         net (fo=4, routed)           1.448    20.003    cpu/ex_state/ir_data_in[21]_i_15_n_1
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.127 r  cpu/ex_state/ir_data_in[17]_i_11/O
                         net (fo=2, routed)           0.660    20.787    cpu/ex_state/ir_data_in[17]_i_11_n_1
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124    20.911 r  cpu/ex_state/ir_data_in[16]_i_6/O
                         net (fo=1, routed)           0.809    21.720    cpu/ex_state/ex_logic/data7[16]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.844 r  cpu/ex_state/ir_data_in[16]_i_2/O
                         net (fo=1, routed)           1.113    22.957    cpu/ex_state/ir_data_in[16]_i_2_n_1
    SLICE_X57Y19         LUT4 (Prop_lut4_I3_O)        0.124    23.081 r  cpu/ex_state/ir_data_in[16]_i_1/O
                         net (fo=1, routed)           0.000    23.081    cpu/memory_unit/ir_data_in_reg[31]_1[16]
    SLICE_X57Y19         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.038ns  (logic 3.139ns (13.625%)  route 19.899ns (86.375%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 f  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          1.988     8.997    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.121 f  cpu/memory_unit/regs[1][27]_i_2/O
                         net (fo=3, routed)           1.507    10.628    cpu/memory_unit/dbus_readword[27]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.752 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    11.842    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.966 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    15.901    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    16.051 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.152    18.203    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.326    18.529 r  cpu/ex_state/ir_data_in[25]_i_15/O
                         net (fo=4, routed)           1.184    19.713    cpu/ex_state/ir_data_in[25]_i_15_n_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.837 r  cpu/ex_state/ir_data_in[21]_i_11/O
                         net (fo=2, routed)           0.679    20.516    cpu/ex_state/ir_data_in[21]_i_11_n_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    20.640 r  cpu/ex_state/ir_data_in[21]_i_6/O
                         net (fo=1, routed)           0.781    21.421    cpu/ex_state/ex_logic/data7[21]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    21.545 r  cpu/ex_state/ir_data_in[21]_i_2/O
                         net (fo=1, routed)           1.341    22.886    cpu/ex_state/ir_data_in[21]_i_2_n_1
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.152    23.038 r  cpu/ex_state/ir_data_in[21]_i_1/O
                         net (fo=1, routed)           0.000    23.038    cpu/memory_unit/ir_data_in_reg[31]_1[21]
    SLICE_X47Y21         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.997ns  (logic 4.108ns (17.863%)  route 18.889ns (82.137%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT3=3 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 r  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          2.521     9.530    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.654 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=2, routed)           1.245    10.899    cpu/memory_unit/dbus_readword[31]
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.023 r  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=6, routed)           0.539    11.562    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.686 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=16, routed)          1.002    12.688    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/memory_unit/regs[1][19]_i_1/O
                         net (fo=41, routed)          3.601    16.412    cpu/ex_state/mem_rd_output[19]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.536 r  cpu/ex_state/ir_rs2[19]_i_1/O
                         net (fo=4, routed)           0.814    17.351    cpu/ex_state/forwarded_rs2[16]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.120    17.471 r  cpu/ex_state/ir_data_in[19]_i_10/O
                         net (fo=4, routed)           1.038    18.509    cpu/ex_state/ir_data_in[19]_i_10_n_1
    SLICE_X56Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.836 r  cpu/ex_state/ir_data_in[19]_i_14/O
                         net (fo=1, routed)           0.000    18.836    cpu/ex_state/ir_data_in[19]_i_14_n_1
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.212 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.212    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.527 r  cpu/ex_state/ir_data_in_reg[23]_i_8/O[3]
                         net (fo=1, routed)           1.037    20.564    cpu/ex_state/ir_data_in_reg[23]_i_8_n_5
    SLICE_X58Y22         LUT6 (Prop_lut6_I5_O)        0.307    20.871 r  cpu/ex_state/ir_data_in[23]_i_3/O
                         net (fo=1, routed)           0.830    21.701    cpu/ex_state/ir_data_in[23]_i_3_n_1
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.825 r  cpu/ex_state/ir_data_in[23]_i_2/O
                         net (fo=1, routed)           1.020    22.845    cpu/ex_state/ir_data_in[23]_i_2_n_1
    SLICE_X48Y23         LUT4 (Prop_lut4_I3_O)        0.152    22.997 r  cpu/ex_state/ir_data_in[23]_i_1/O
                         net (fo=1, routed)           0.000    22.997    cpu/memory_unit/ir_data_in_reg[31]_1[23]
    SLICE_X48Y23         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.845ns  (logic 3.111ns (13.618%)  route 19.734ns (86.382%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 f  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          1.988     8.997    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.121 f  cpu/memory_unit/regs[1][27]_i_2/O
                         net (fo=3, routed)           1.507    10.628    cpu/memory_unit/dbus_readword[27]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.752 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    11.842    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.966 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    15.901    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    16.051 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.152    18.203    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.326    18.529 r  cpu/ex_state/ir_data_in[25]_i_15/O
                         net (fo=4, routed)           1.184    19.713    cpu/ex_state/ir_data_in[25]_i_15_n_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124    19.837 r  cpu/ex_state/ir_data_in[21]_i_11/O
                         net (fo=2, routed)           0.508    20.344    cpu/ex_state/ir_data_in[21]_i_11_n_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124    20.468 r  cpu/ex_state/ir_data_in[20]_i_6/O
                         net (fo=1, routed)           1.058    21.526    cpu/ex_state/ex_logic/data7[20]
    SLICE_X57Y21         LUT6 (Prop_lut6_I3_O)        0.124    21.650 r  cpu/ex_state/ir_data_in[20]_i_2/O
                         net (fo=1, routed)           1.071    22.721    cpu/ex_state/ir_data_in[20]_i_2_n_1
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.124    22.845 r  cpu/ex_state/ir_data_in[20]_i_1/O
                         net (fo=1, routed)           0.000    22.845    cpu/memory_unit/ir_data_in_reg[31]_1[20]
    SLICE_X47Y21         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.820ns  (logic 4.225ns (18.515%)  route 18.595ns (81.485%))
  Logic Levels:           19  (CARRY4=6 FDCE=1 LUT3=3 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 r  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          2.521     9.530    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.654 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=2, routed)           1.245    10.899    cpu/memory_unit/dbus_readword[31]
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.023 r  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=6, routed)           0.539    11.562    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.686 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=16, routed)          1.002    12.688    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/memory_unit/regs[1][19]_i_1/O
                         net (fo=41, routed)          3.601    16.412    cpu/ex_state/mem_rd_output[19]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.536 r  cpu/ex_state/ir_rs2[19]_i_1/O
                         net (fo=4, routed)           0.814    17.351    cpu/ex_state/forwarded_rs2[16]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.120    17.471 r  cpu/ex_state/ir_data_in[19]_i_10/O
                         net (fo=4, routed)           1.038    18.509    cpu/ex_state/ir_data_in[19]_i_10_n_1
    SLICE_X56Y19         LUT5 (Prop_lut5_I3_O)        0.327    18.836 r  cpu/ex_state/ir_data_in[19]_i_14/O
                         net (fo=1, routed)           0.000    18.836    cpu/ex_state/ir_data_in[19]_i_14_n_1
    SLICE_X56Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.212 r  cpu/ex_state/ir_data_in_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.212    cpu/ex_state/ir_data_in_reg[19]_i_8_n_1
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.329 r  cpu/ex_state/ir_data_in_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.329    cpu/ex_state/ir_data_in_reg[23]_i_8_n_1
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.644 r  cpu/ex_state/ir_data_in_reg[27]_i_8/O[3]
                         net (fo=1, routed)           0.801    20.445    cpu/ex_state/ir_data_in_reg[27]_i_8_n_5
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.307    20.752 r  cpu/ex_state/ir_data_in[27]_i_3/O
                         net (fo=1, routed)           0.824    21.576    cpu/ex_state/ir_data_in[27]_i_3_n_1
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124    21.700 r  cpu/ex_state/ir_data_in[27]_i_2/O
                         net (fo=1, routed)           0.967    22.668    cpu/ex_state/ir_data_in[27]_i_2_n_1
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.152    22.820 r  cpu/ex_state/ir_data_in[27]_i_1/O
                         net (fo=1, routed)           0.000    22.820    cpu/memory_unit/ir_data_in_reg[31]_1[27]
    SLICE_X54Y25         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.798ns  (logic 3.105ns (13.619%)  route 19.693ns (86.381%))
  Logic Levels:           15  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 f  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 f  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          1.988     8.997    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.124     9.121 f  cpu/memory_unit/regs[1][27]_i_2/O
                         net (fo=3, routed)           1.507    10.628    cpu/memory_unit/dbus_readword[27]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.752 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    11.842    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.966 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    15.901    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    16.051 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.736    18.788    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.326    19.114 r  cpu/ex_state/ir_data_in[31]_i_32/O
                         net (fo=2, routed)           0.661    19.775    cpu/ex_state/ir_data_in[31]_i_32_n_1
    SLICE_X59Y24         LUT5 (Prop_lut5_I3_O)        0.124    19.899 r  cpu/ex_state/ir_data_in[31]_i_15/O
                         net (fo=1, routed)           0.732    20.630    cpu/ex_state/ir_data_in[31]_i_15_n_1
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124    20.754 r  cpu/ex_state/ir_data_in[31]_i_6/O
                         net (fo=1, routed)           0.664    21.418    cpu/ex_state/ir_data_in[31]_i_6_n_1
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124    21.542 r  cpu/ex_state/ir_data_in[31]_i_2/O
                         net (fo=1, routed)           1.139    22.680    cpu/ex_state/ir_data_in[31]_i_2_n_1
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.118    22.798 r  cpu/ex_state/ir_data_in[31]_i_1/O
                         net (fo=1, routed)           0.000    22.798    cpu/memory_unit/ir_data_in_reg[31]_1[31]
    SLICE_X48Y22         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/ir_data_in_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.749ns  (logic 3.994ns (17.557%)  route 18.755ns (82.443%))
  Logic Levels:           19  (CARRY4=5 FDCE=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  cpu/memory_unit/ir_data_in_reg[10]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/memory_unit/ir_data_in_reg[10]/Q
                         net (fo=26, routed)          2.927     3.383    cpu/memory_unit/ir_data_in_reg_n_1_[10]
    SLICE_X37Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.507 r  cpu/memory_unit/led[15]_i_37/O
                         net (fo=1, routed)           0.000     3.507    cpu/memory_unit/led[15]_i_37_n_1
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.039 r  cpu/memory_unit/led_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009     4.048    cpu/memory_unit/led_reg[15]_i_15_n_1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.162 r  cpu/memory_unit/led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu/memory_unit/led_reg[15]_i_4_n_1
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.390 r  cpu/memory_unit/led_reg[15]_i_2/CO[2]
                         net (fo=17, routed)          2.305     6.696    cpu/memory_unit/data_mmu/mmu_enable_bus[2]04_in
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.313     7.009 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=19, routed)          2.521     9.530    cpu/memory_unit/regs[1][31]_i_7_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.654 r  cpu/memory_unit/regs[1][31]_i_4/O
                         net (fo=2, routed)           1.245    10.899    cpu/memory_unit/dbus_readword[31]
    SLICE_X46Y28         LUT6 (Prop_lut6_I0_O)        0.124    11.023 r  cpu/memory_unit/regs[1][15]_i_3/O
                         net (fo=6, routed)           0.539    11.562    cpu/memory_unit/regs[1][15]_i_3_n_1
    SLICE_X43Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.686 r  cpu/memory_unit/regs[1][31]_i_3/O
                         net (fo=16, routed)          1.002    12.688    cpu/memory_unit/regs[1][31]_i_3_n_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.812 r  cpu/memory_unit/regs[1][19]_i_1/O
                         net (fo=41, routed)          3.601    16.412    cpu/ex_state/mem_rd_output[19]
    SLICE_X54Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.536 r  cpu/ex_state/ir_rs2[19]_i_1/O
                         net (fo=4, routed)           0.814    17.351    cpu/ex_state/forwarded_rs2[16]
    SLICE_X53Y18         LUT3 (Prop_lut3_I0_O)        0.120    17.471 r  cpu/ex_state/ir_data_in[19]_i_10/O
                         net (fo=4, routed)           0.492    17.962    cpu/ex_state/ir_data_in[19]_i_10_n_1
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.327    18.289 f  cpu/ex_state/ir_data_in[0]_i_62/O
                         net (fo=2, routed)           1.019    19.308    cpu/ex_state/ir_data_in[0]_i_62_n_1
    SLICE_X55Y17         LUT5 (Prop_lut5_I0_O)        0.124    19.432 r  cpu/ex_state/ir_data_in[0]_i_49/O
                         net (fo=1, routed)           0.000    19.432    cpu/ex_state/ir_data_in[0]_i_49_n_1
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.982 r  cpu/ex_state/ir_data_in_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.982    cpu/ex_state/ir_data_in_reg[0]_i_26_n_1
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cpu/ex_state/ir_data_in_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           1.078    21.175    cpu/ex_state/ir_data_in_reg[0]_i_10_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I5_O)        0.124    21.299 r  cpu/ex_state/ir_data_in[0]_i_3/O
                         net (fo=1, routed)           0.682    21.981    cpu/ex_state/ir_data_in[0]_i_3_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.124    22.105 r  cpu/ex_state/ir_data_in[0]_i_2/O
                         net (fo=1, routed)           0.520    22.625    cpu/ex_state/ir_data_in[0]_i_2_n_1
    SLICE_X54Y14         LUT4 (Prop_lut4_I3_O)        0.124    22.749 r  cpu/ex_state/ir_data_in[0]_i_1/O
                         net (fo=1, routed)           0.000    22.749    cpu/memory_unit/ir_data_in_reg[31]_1[0]
    SLICE_X54Y14         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][4]/C
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][4]/Q
                         net (fo=1, routed)           0.126     0.267    cpu/memory_unit/ir_control_sig_reg[rd][4]_9[4]
    SLICE_X44Y28         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_instruction_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_control_signal_reg[rd][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.724%)  route 0.111ns (37.276%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE                         0.000     0.000 r  cpu/de_state/iv_instruction_reg[7]/C
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/de_state/iv_instruction_reg[7]/Q
                         net (fo=3, routed)           0.111     0.252    cpu/de_state/iv_instruction_reg_n_1_[7]
    SLICE_X39Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.297 r  cpu/de_state/iv_control_signal[rd][0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    cpu/ex_state/iv_control_signal_reg[rd][4]_1[0]
    SLICE_X39Y27         FDCE                                         r  cpu/ex_state/iv_control_signal_reg[rd][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_logic/o_imm_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_state/iv_imm_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.206ns (68.017%)  route 0.097ns (31.983%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         LDCE                         0.000     0.000 r  cpu/de_logic/o_imm_reg[21]/G
    SLICE_X41Y20         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/de_logic/o_imm_reg[21]/Q
                         net (fo=1, routed)           0.097     0.255    cpu/de_logic/de_imm_data[21]
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.048     0.303 r  cpu/de_logic/iv_imm[21]_i_1/O
                         net (fo=1, routed)           0.000     0.303    cpu/ex_state/iv_imm_reg[31]_0[21]
    SLICE_X40Y20         FDCE                                         r  cpu/ex_state/iv_imm_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[31]/C
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[31]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[31]
    SLICE_X45Y20         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[31]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_0[30]
    SLICE_X45Y20         FDCE                                         r  cpu/ex_state/iv_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_state/iv_pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_state/iv_pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDCE                         0.000     0.000 r  cpu/de_state/iv_pc_reg[9]/C
    SLICE_X45Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_state/iv_pc_reg[9]/Q
                         net (fo=1, routed)           0.085     0.213    cpu/de_state/iv_pc_reg_n_1_[9]
    SLICE_X45Y13         LUT2 (Prop_lut2_I0_O)        0.101     0.314 r  cpu/de_state/iv_pc[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    cpu/ex_state/iv_pc_reg[31]_0[8]
    SLICE_X45Y13         FDCE                                         r  cpu/ex_state/iv_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][2]/C
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][2]/Q
                         net (fo=1, routed)           0.173     0.314    cpu/memory_unit/ir_control_sig_reg[rd][4]_9[2]
    SLICE_X39Y27         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][3]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][3]/Q
                         net (fo=1, routed)           0.174     0.315    cpu/memory_unit/ir_control_sig_reg[rd][4]_9[3]
    SLICE_X40Y29         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_state/iv_control_signal_reg[rd][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/ir_control_sig_reg[rd][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.249%)  route 0.185ns (56.751%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDCE                         0.000     0.000 r  cpu/ex_state/iv_control_signal_reg[rd][0]/C
    SLICE_X39Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_state/iv_control_signal_reg[rd][0]/Q
                         net (fo=1, routed)           0.185     0.326    cpu/memory_unit/ir_control_sig_reg[rd][4]_9[0]
    SLICE_X40Y27         FDCE                                         r  cpu/memory_unit/ir_control_sig_reg[rd][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_logic/o_imm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cpu/ex_state/iv_imm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.203ns (61.146%)  route 0.129ns (38.854%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         LDCE                         0.000     0.000 r  cpu/de_logic/o_imm_reg[2]/G
    SLICE_X40Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/de_logic/o_imm_reg[2]/Q
                         net (fo=1, routed)           0.129     0.287    cpu/de_logic/de_imm_data[2]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.332 r  cpu/de_logic/iv_imm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    cpu/ex_state/iv_imm_reg[31]_0[2]
    SLICE_X43Y20         FDCE                                         r  cpu/ex_state/iv_imm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/instruction_fetch_unit/pc_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/de_state/iv_pc_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDCE                         0.000     0.000 r  cpu/instruction_fetch_unit/pc_reg[28]/C
    SLICE_X45Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/instruction_fetch_unit/pc_reg[28]/Q
                         net (fo=5, routed)           0.148     0.289    cpu/instruction_fetch_unit/ibus_addr[28]
    SLICE_X45Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.334 r  cpu/instruction_fetch_unit/iv_pc[28]_i_1/O
                         net (fo=1, routed)           0.000     0.334    cpu/de_state/iv_pc_reg[31]_1[27]
    SLICE_X45Y19         FDCE                                         r  cpu/de_state/iv_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1217 Endpoints
Min Delay          1217 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.698ns  (logic 1.952ns (9.910%)  route 17.746ns (90.090%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.736    20.137    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.326    20.463 r  cpu/ex_state/ir_data_in[30]_i_21/O
                         net (fo=2, routed)           0.850    21.313    cpu/ex_state/ir_data_in[30]_i_21_n_1
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.124    21.437 r  cpu/ex_state/ir_data_in[29]_i_7/O
                         net (fo=1, routed)           1.052    22.488    cpu/ex_state/ex_logic/data7[29]
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    22.612 r  cpu/ex_state/ir_data_in[29]_i_5/O
                         net (fo=1, routed)           1.098    23.711    cpu/ex_state/ir_data_in[29]_i_5_n_1
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124    23.835 r  cpu/ex_state/ir_data_in[29]_i_2/O
                         net (fo=1, routed)           0.798    24.633    cpu/ex_state/ir_data_in[29]_i_2_n_1
    SLICE_X48Y24         LUT4 (Prop_lut4_I3_O)        0.152    24.785 r  cpu/ex_state/ir_data_in[29]_i_1/O
                         net (fo=1, routed)           0.000    24.785    cpu/memory_unit/ir_data_in_reg[31]_1[29]
    SLICE_X48Y24         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.673ns  (logic 1.952ns (9.922%)  route 17.721ns (90.078%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.178    19.578    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.904 r  cpu/ex_state/ir_data_in[21]_i_15/O
                         net (fo=4, routed)           1.448    21.352    cpu/ex_state/ir_data_in[21]_i_15_n_1
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124    21.476 r  cpu/ex_state/ir_data_in[17]_i_11/O
                         net (fo=2, routed)           0.865    22.341    cpu/ex_state/ir_data_in[17]_i_11_n_1
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.465 r  cpu/ex_state/ir_data_in[17]_i_6/O
                         net (fo=1, routed)           1.127    23.592    cpu/ex_state/ex_logic/data7[17]
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.716 r  cpu/ex_state/ir_data_in[17]_i_2/O
                         net (fo=1, routed)           0.892    24.609    cpu/ex_state/ir_data_in[17]_i_2_n_1
    SLICE_X57Y19         LUT4 (Prop_lut4_I3_O)        0.152    24.761 r  cpu/ex_state/ir_data_in[17]_i_1/O
                         net (fo=1, routed)           0.000    24.761    cpu/memory_unit/ir_data_in_reg[31]_1[17]
    SLICE_X57Y19         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.449ns  (logic 2.154ns (11.075%)  route 17.295ns (88.925%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.736    20.137    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.354    20.491 r  cpu/ex_state/ir_data_in[24]_i_15/O
                         net (fo=1, routed)           0.424    20.915    cpu/ex_state/ir_data_in[24]_i_15_n_1
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.326    21.241 r  cpu/ex_state/ir_data_in[24]_i_12/O
                         net (fo=2, routed)           0.893    22.134    cpu/ex_state/ir_data_in[24]_i_12_n_1
    SLICE_X61Y24         LUT6 (Prop_lut6_I4_O)        0.124    22.258 r  cpu/ex_state/ir_data_in[24]_i_6/O
                         net (fo=1, routed)           1.018    23.276    cpu/ex_state/ex_logic/data7[24]
    SLICE_X56Y24         LUT6 (Prop_lut6_I3_O)        0.124    23.400 r  cpu/ex_state/ir_data_in[24]_i_2/O
                         net (fo=1, routed)           1.013    24.413    cpu/ex_state/ir_data_in[24]_i_2_n_1
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.124    24.537 r  cpu/ex_state/ir_data_in[24]_i_1/O
                         net (fo=1, routed)           0.000    24.537    cpu/memory_unit/ir_data_in_reg[31]_1[24]
    SLICE_X54Y25         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.342ns  (logic 1.924ns (9.947%)  route 17.418ns (90.053%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.178    19.578    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.904 r  cpu/ex_state/ir_data_in[21]_i_15/O
                         net (fo=4, routed)           1.448    21.352    cpu/ex_state/ir_data_in[21]_i_15_n_1
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124    21.476 r  cpu/ex_state/ir_data_in[17]_i_11/O
                         net (fo=2, routed)           0.660    22.136    cpu/ex_state/ir_data_in[17]_i_11_n_1
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124    22.260 r  cpu/ex_state/ir_data_in[16]_i_6/O
                         net (fo=1, routed)           0.809    23.069    cpu/ex_state/ex_logic/data7[16]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    23.193 r  cpu/ex_state/ir_data_in[16]_i_2/O
                         net (fo=1, routed)           1.113    24.306    cpu/ex_state/ir_data_in[16]_i_2_n_1
    SLICE_X57Y19         LUT4 (Prop_lut4_I3_O)        0.124    24.430 r  cpu/ex_state/ir_data_in[16]_i_1/O
                         net (fo=1, routed)           0.000    24.430    cpu/memory_unit/ir_data_in_reg[31]_1[16]
    SLICE_X57Y19         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.300ns  (logic 1.952ns (10.114%)  route 17.348ns (89.886%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.152    19.552    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.326    19.878 r  cpu/ex_state/ir_data_in[25]_i_15/O
                         net (fo=4, routed)           1.184    21.062    cpu/ex_state/ir_data_in[25]_i_15_n_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.186 r  cpu/ex_state/ir_data_in[21]_i_11/O
                         net (fo=2, routed)           0.679    21.865    cpu/ex_state/ir_data_in[21]_i_11_n_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    21.989 r  cpu/ex_state/ir_data_in[21]_i_6/O
                         net (fo=1, routed)           0.781    22.770    cpu/ex_state/ex_logic/data7[21]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    22.894 r  cpu/ex_state/ir_data_in[21]_i_2/O
                         net (fo=1, routed)           1.341    24.235    cpu/ex_state/ir_data_in[21]_i_2_n_1
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.152    24.387 r  cpu/ex_state/ir_data_in[21]_i_1/O
                         net (fo=1, routed)           0.000    24.387    cpu/memory_unit/ir_data_in_reg[31]_1[21]
    SLICE_X47Y21         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.213ns  (logic 2.182ns (11.357%)  route 17.031ns (88.643%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.736    20.137    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.354    20.491 r  cpu/ex_state/ir_data_in[24]_i_15/O
                         net (fo=1, routed)           0.424    20.915    cpu/ex_state/ir_data_in[24]_i_15_n_1
    SLICE_X61Y24         LUT6 (Prop_lut6_I0_O)        0.326    21.241 r  cpu/ex_state/ir_data_in[24]_i_12/O
                         net (fo=2, routed)           0.487    21.728    cpu/ex_state/ir_data_in[24]_i_12_n_1
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124    21.852 r  cpu/ex_state/ir_data_in[23]_i_6/O
                         net (fo=1, routed)           1.153    23.005    cpu/ex_state/ex_logic/data7[23]
    SLICE_X56Y23         LUT6 (Prop_lut6_I3_O)        0.124    23.129 r  cpu/ex_state/ir_data_in[23]_i_2/O
                         net (fo=1, routed)           1.020    24.149    cpu/ex_state/ir_data_in[23]_i_2_n_1
    SLICE_X48Y23         LUT4 (Prop_lut4_I3_O)        0.152    24.301 r  cpu/ex_state/ir_data_in[23]_i_1/O
                         net (fo=1, routed)           0.000    24.301    cpu/memory_unit/ir_data_in_reg[31]_1[23]
    SLICE_X48Y23         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.107ns  (logic 1.924ns (10.070%)  route 17.183ns (89.930%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.152    19.552    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X62Y23         LUT4 (Prop_lut4_I0_O)        0.326    19.878 r  cpu/ex_state/ir_data_in[25]_i_15/O
                         net (fo=4, routed)           1.184    21.062    cpu/ex_state/ir_data_in[25]_i_15_n_1
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124    21.186 r  cpu/ex_state/ir_data_in[21]_i_11/O
                         net (fo=2, routed)           0.508    21.694    cpu/ex_state/ir_data_in[21]_i_11_n_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.818 r  cpu/ex_state/ir_data_in[20]_i_6/O
                         net (fo=1, routed)           1.058    22.875    cpu/ex_state/ex_logic/data7[20]
    SLICE_X57Y21         LUT6 (Prop_lut6_I3_O)        0.124    22.999 r  cpu/ex_state/ir_data_in[20]_i_2/O
                         net (fo=1, routed)           1.071    24.070    cpu/ex_state/ir_data_in[20]_i_2_n_1
    SLICE_X47Y21         LUT4 (Prop_lut4_I3_O)        0.124    24.194 r  cpu/ex_state/ir_data_in[20]_i_1/O
                         net (fo=1, routed)           0.000    24.194    cpu/memory_unit/ir_data_in_reg[31]_1[20]
    SLICE_X47Y21         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.060ns  (logic 1.918ns (10.063%)  route 17.142ns (89.937%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.736    20.137    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.326    20.463 r  cpu/ex_state/ir_data_in[31]_i_32/O
                         net (fo=2, routed)           0.661    21.124    cpu/ex_state/ir_data_in[31]_i_32_n_1
    SLICE_X59Y24         LUT5 (Prop_lut5_I3_O)        0.124    21.248 r  cpu/ex_state/ir_data_in[31]_i_15/O
                         net (fo=1, routed)           0.732    21.979    cpu/ex_state/ir_data_in[31]_i_15_n_1
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124    22.103 r  cpu/ex_state/ir_data_in[31]_i_6/O
                         net (fo=1, routed)           0.664    22.767    cpu/ex_state/ir_data_in[31]_i_6_n_1
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124    22.891 r  cpu/ex_state/ir_data_in[31]_i_2/O
                         net (fo=1, routed)           1.139    24.029    cpu/ex_state/ir_data_in[31]_i_2_n_1
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.118    24.147 r  cpu/ex_state/ir_data_in[31]_i_1/O
                         net (fo=1, routed)           0.000    24.147    cpu/memory_unit/ir_data_in_reg[31]_1[31]
    SLICE_X48Y22         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.950ns  (logic 2.157ns (11.383%)  route 16.793ns (88.617%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.736    20.137    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.356    20.493 r  cpu/ex_state/ir_data_in[30]_i_22/O
                         net (fo=1, routed)           0.509    21.002    cpu/ex_state/ir_data_in[30]_i_22_n_1
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.327    21.329 r  cpu/ex_state/ir_data_in[30]_i_11/O
                         net (fo=1, routed)           0.833    22.162    cpu/ex_state/ex_logic/data7[30]
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.124    22.286 r  cpu/ex_state/ir_data_in[30]_i_6/O
                         net (fo=1, routed)           0.998    23.284    cpu/ex_state/ir_data_in[30]_i_6_n_1
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    23.408 r  cpu/ex_state/ir_data_in[30]_i_2/O
                         net (fo=1, routed)           0.505    23.913    cpu/ex_state/ir_data_in[30]_i_2_n_1
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.124    24.037 r  cpu/ex_state/ir_data_in[30]_i_1/O
                         net (fo=1, routed)           0.000    24.037    cpu/memory_unit/ir_data_in_reg[31]_1[30]
    SLICE_X48Y22         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/memory_unit/ir_data_in_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.896ns  (logic 1.952ns (10.330%)  route 16.944ns (89.670%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.566     5.087    <hidden>
    SLICE_X49Y12         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  <hidden>
                         net (fo=32, routed)          3.102     8.645    <hidden>
    SLICE_X8Y47          LUT6 (Prop_lut6_I4_O)        0.124     8.769 f  <hidden>
                         net (fo=1, routed)           1.998    10.767    cpu/memory_unit/douta[11]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.891 f  cpu/memory_unit/regs[1][11]_i_3/O
                         net (fo=2, routed)           1.086    11.977    cpu/memory_unit/regs[1][11]_i_3_n_1
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.124    12.101 f  cpu/memory_unit/ir_data_in[3]_i_21/O
                         net (fo=1, routed)           1.090    13.191    cpu/ex_state/ir_data_in[31]_i_31_2
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.315 f  cpu/ex_state/ir_data_in[3]_i_9/O
                         net (fo=78, routed)          3.936    17.250    cpu/ex_state/iv_rs2_reg[3]_1
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.150    17.400 r  cpu/ex_state/ir_data_in[28]_i_22/O
                         net (fo=51, routed)          2.130    19.531    cpu/ex_state/iv_rs2_reg[3]_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.326    19.857 r  cpu/ex_state/ir_data_in[20]_i_16/O
                         net (fo=4, routed)           1.008    20.865    cpu/ex_state/ir_data_in[20]_i_16_n_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    20.989 r  cpu/ex_state/ir_data_in[14]_i_10/O
                         net (fo=2, routed)           0.647    21.636    cpu/ex_state/ir_data_in[14]_i_10_n_1
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.760 r  cpu/ex_state/ir_data_in[13]_i_6/O
                         net (fo=1, routed)           0.723    22.484    cpu/ex_state/ex_logic/data7[13]
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.124    22.608 r  cpu/ex_state/ir_data_in[13]_i_2/O
                         net (fo=1, routed)           1.224    23.831    cpu/ex_state/ir_data_in[13]_i_2_n_1
    SLICE_X53Y15         LUT4 (Prop_lut4_I3_O)        0.152    23.983 r  cpu/ex_state/ir_data_in[13]_i_1/O
                         net (fo=1, routed)           0.000    23.983    cpu/memory_unit/ir_data_in_reg[31]_1[13]
    SLICE_X53Y15         FDCE                                         r  cpu/memory_unit/ir_data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.249ns (57.392%)  route 0.185ns (42.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.185     1.861    cpu/instruction_fetch_unit/iv_instruction_reg[31][26]
    SLICE_X48Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.906 r  cpu/instruction_fetch_unit/iv_instruction[26]_i_1/O
                         net (fo=1, routed)           0.000     1.906    cpu/de_state/iv_instruction_reg[31]_0[26]
    SLICE_X48Y25         FDCE                                         r  cpu/de_state/iv_instruction_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.249ns (57.029%)  route 0.188ns (42.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.188     1.864    cpu/instruction_fetch_unit/iv_instruction_reg[31][30]
    SLICE_X48Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.909 r  cpu/instruction_fetch_unit/iv_instruction[30]_i_1/O
                         net (fo=1, routed)           0.000     1.909    cpu/de_state/iv_instruction_reg[31]_0[30]
    SLICE_X48Y27         FDCE                                         r  cpu/de_state/iv_instruction_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.249ns (52.421%)  route 0.226ns (47.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.226     1.902    cpu/instruction_fetch_unit/iv_instruction_reg[31][27]
    SLICE_X48Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.947 r  cpu/instruction_fetch_unit/iv_instruction[27]_i_1/O
                         net (fo=1, routed)           0.000     1.947    cpu/de_state/iv_instruction_reg[31]_0[27]
    SLICE_X48Y29         FDCE                                         r  cpu/de_state/iv_instruction_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.249ns (52.218%)  route 0.228ns (47.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.228     1.904    cpu/instruction_fetch_unit/iv_instruction_reg[31][29]
    SLICE_X48Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.949 r  cpu/instruction_fetch_unit/iv_instruction[29]_i_1/O
                         net (fo=1, routed)           0.000     1.949    cpu/de_state/iv_instruction_reg[31]_0[29]
    SLICE_X48Y29         FDCE                                         r  cpu/de_state/iv_instruction_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.249ns (48.421%)  route 0.265ns (51.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.265     1.942    cpu/instruction_fetch_unit/iv_instruction_reg[31][31]
    SLICE_X48Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.987 r  cpu/instruction_fetch_unit/iv_instruction[31]_i_1/O
                         net (fo=1, routed)           0.000     1.987    cpu/de_state/iv_instruction_reg[31]_0[31]
    SLICE_X48Y29         FDCE                                         r  cpu/de_state/iv_instruction_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.249ns (47.840%)  route 0.271ns (52.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.271     1.948    cpu/instruction_fetch_unit/iv_instruction_reg[31][28]
    SLICE_X47Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.993 r  cpu/instruction_fetch_unit/iv_instruction[28]_i_1/O
                         net (fo=1, routed)           0.000     1.993    cpu/de_state/iv_instruction_reg[31]_0[28]
    SLICE_X47Y26         FDCE                                         r  cpu/de_state/iv_instruction_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.249ns (47.491%)  route 0.275ns (52.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.275     1.952    cpu/instruction_fetch_unit/iv_instruction_reg[31][25]
    SLICE_X48Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.997 r  cpu/instruction_fetch_unit/iv_instruction[25]_i_1/O
                         net (fo=1, routed)           0.000     1.997    cpu/de_state/iv_instruction_reg[31]_0[25]
    SLICE_X48Y29         FDCE                                         r  cpu/de_state/iv_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.249ns (42.334%)  route 0.339ns (57.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.339     2.016    cpu/instruction_fetch_unit/iv_instruction_reg[31][13]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.045     2.061 r  cpu/instruction_fetch_unit/iv_instruction[13]_i_1/O
                         net (fo=1, routed)           0.000     2.061    cpu/de_state/iv_instruction_reg[31]_0[13]
    SLICE_X41Y29         FDCE                                         r  cpu/de_state/iv_instruction_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.249ns (41.808%)  route 0.347ns (58.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.347     2.023    cpu/instruction_fetch_unit/iv_instruction_reg[31][17]
    SLICE_X37Y27         LUT5 (Prop_lut5_I3_O)        0.045     2.068 r  cpu/instruction_fetch_unit/iv_instruction[17]_i_1/O
                         net (fo=1, routed)           0.000     2.068    cpu/de_state/iv_instruction_reg[31]_0[17]
    SLICE_X37Y27         FDCE                                         r  cpu/de_state/iv_instruction_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_state/iv_instruction_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.249ns (41.579%)  route 0.350ns (58.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.589     1.472    <hidden>
    RAMB36_X1Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.204     1.676 r  <hidden>
                         net (fo=1, routed)           0.350     2.026    cpu/instruction_fetch_unit/iv_instruction_reg[31][11]
    SLICE_X38Y29         LUT5 (Prop_lut5_I3_O)        0.045     2.071 r  cpu/instruction_fetch_unit/iv_instruction[11]_i_1/O
                         net (fo=1, routed)           0.000     2.071    cpu/de_state/iv_instruction_reg[31]_0[11]
    SLICE_X38Y29         FDCE                                         r  cpu/de_state/iv_instruction_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1621 Endpoints
Min Delay          1621 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.805ns  (logic 1.565ns (11.339%)  route 12.240ns (88.661%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          2.960    13.805    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.487     4.828    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.562ns  (logic 1.565ns (11.542%)  route 11.997ns (88.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          2.717    13.562    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.485     4.826    <hidden>
    RAMB36_X0Y1          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.347ns  (logic 1.565ns (11.728%)  route 11.782ns (88.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          2.502    13.347    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.482     4.823    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.128ns  (logic 1.565ns (11.924%)  route 11.562ns (88.076%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          2.283    13.128    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.476     4.817    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.009ns  (logic 1.565ns (12.032%)  route 11.444ns (87.968%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          2.165    13.009    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.470     4.811    <hidden>
    RAMB36_X0Y4          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.893ns  (logic 1.565ns (12.141%)  route 11.328ns (87.859%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          2.048    12.893    <hidden>
    RAMB36_X2Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.488     4.829    <hidden>
    RAMB36_X2Y7          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.727ns  (logic 1.565ns (12.299%)  route 11.161ns (87.701%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          1.882    12.727    <hidden>
    RAMB36_X0Y5          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.476     4.817    <hidden>
    RAMB36_X0Y5          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.710ns  (logic 1.565ns (12.315%)  route 11.145ns (87.685%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          1.866    12.710    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.474     4.815    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.576ns  (logic 1.565ns (12.447%)  route 11.011ns (87.553%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          1.731    12.576    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.476     4.817    <hidden>
    RAMB36_X0Y10         RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.525ns  (logic 1.565ns (12.497%)  route 10.960ns (87.503%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1515, routed)        9.279    10.721    <hidden>
    SLICE_X28Y44         LUT2 (Prop_lut2_I0_O)        0.124    10.845 r  <hidden>
                         net (fo=17, routed)          1.681    12.525    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         1.482     4.823    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.226ns (74.959%)  route 0.076ns (25.041%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[9]/C
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[9]/Q
                         net (fo=15, routed)          0.076     0.302    keyboard_controller_inst/current_scancode[0]
    SLICE_X31Y44         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[1][0]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.312%)  route 0.154ns (44.688%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[7]/C
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.190     0.190 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[7]/Q
                         net (fo=16, routed)          0.154     0.344    keyboard_controller_inst/current_scancode[2]
    SLICE_X29Y42         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[2][2]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.203ns (58.955%)  route 0.141ns (41.045%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[5]/C
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[5]/Q
                         net (fo=16, routed)          0.141     0.344    keyboard_controller_inst/current_scancode[4]
    SLICE_X33Y42         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     1.958    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[8][4]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.524%)  route 0.158ns (45.476%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[6]/C
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.190     0.190 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[6]/Q
                         net (fo=16, routed)          0.158     0.348    keyboard_controller_inst/current_scancode[3]
    SLICE_X29Y42         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[2][3]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.520%)  route 0.158ns (45.480%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[8]/C
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.190     0.190 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[8]/Q
                         net (fo=16, routed)          0.158     0.348    keyboard_controller_inst/current_scancode[1]
    SLICE_X29Y42         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[2][1]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[8][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.190ns (52.832%)  route 0.170ns (47.168%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[8]/C
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.190     0.190 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[8]/Q
                         net (fo=16, routed)          0.170     0.360    keyboard_controller_inst/current_scancode[1]
    SLICE_X31Y41         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.831     1.958    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[8][1]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.725%)  route 0.146ns (39.275%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/C
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/Q
                         net (fo=16, routed)          0.146     0.372    keyboard_controller_inst/current_scancode[5]
    SLICE_X32Y44         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[4][5]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.678%)  route 0.153ns (40.322%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/C
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/Q
                         net (fo=16, routed)          0.153     0.379    keyboard_controller_inst/current_scancode[5]
    SLICE_X30Y43         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[3][5]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[13][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.369%)  route 0.155ns (40.631%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/C
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[4]/Q
                         net (fo=16, routed)          0.155     0.381    keyboard_controller_inst/current_scancode[5]
    SLICE_X33Y43         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[13][5]/C

Slack:                    inf
  Source:                 keyboard_controller_inst/kbd_driver/scancode_sr_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            keyboard_controller_inst/scancode_buffer_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.226ns (56.697%)  route 0.173ns (43.303%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE                         0.000     0.000 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[9]/C
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.226     0.226 r  keyboard_controller_inst/kbd_driver/scancode_sr_reg[9]/Q
                         net (fo=15, routed)          0.173     0.399    keyboard_controller_inst/current_scancode[0]
    SLICE_X33Y44         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=434, routed)         0.832     1.959    keyboard_controller_inst/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  keyboard_controller_inst/scancode_buffer_reg[14][0]/C





