/* Copyright (c) 2025 Ainekko, Co. */
/* SPDX-License-Identifier: Apache-2.0 */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PCIE_USRESR_H_
#define _PCIE_USRESR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: pcie_usresr                               */
/* Register: pcie_usresr.dma_rdxfer_go                                     */
#define PCIE_USRESR_DMA_RDXFER_GO_ADDRESS 0x0u
#define PCIE_USRESR_DMA_RDXFER_GO_BYTE_ADDRESS 0x0u
/* Register: pcie_usresr.dma_wxfer_go                                      */
#define PCIE_USRESR_DMA_WXFER_GO_ADDRESS 0x4u
#define PCIE_USRESR_DMA_WXFER_GO_BYTE_ADDRESS 0x4u
/* Register: pcie_usresr.dma_rdxfer_done                                   */
#define PCIE_USRESR_DMA_RDXFER_DONE_ADDRESS 0x8u
#define PCIE_USRESR_DMA_RDXFER_DONE_BYTE_ADDRESS 0x8u
#define PCIE_USRESR_DMA_RDXFER_DONE_ARRAY_ELEMENT_SIZE 0x4ull
#define PCIE_USRESR_DMA_RDXFER_DONE_ARRAY_COUNT 0x4ull
#define PCIE_USRESR_DMA_RDXFER_DONE_ARRAY_INDEX_MAX 0x3ull
#define PCIE_USRESR_DMA_RDXFER_DONE_ARRAY_INDEX_MIN 0x0ull
/* Register: pcie_usresr.dma_wrxfer_done                                   */
#define PCIE_USRESR_DMA_WRXFER_DONE_ADDRESS 0x18u
#define PCIE_USRESR_DMA_WRXFER_DONE_BYTE_ADDRESS 0x18u
#define PCIE_USRESR_DMA_WRXFER_DONE_ARRAY_ELEMENT_SIZE 0x4ull
#define PCIE_USRESR_DMA_WRXFER_DONE_ARRAY_COUNT 0x4ull
#define PCIE_USRESR_DMA_WRXFER_DONE_ARRAY_INDEX_MAX 0x3ull
#define PCIE_USRESR_DMA_WRXFER_DONE_ARRAY_INDEX_MIN 0x0ull


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: pcie_usresr                                            */
/* Addressmap template: pcie_usresr                                        */
#define PCIE_USRESR_SIZE 0x400u
#define PCIE_USRESR_BYTE_SIZE 0x400u
/* Register member: pcie_usresr.dma_rdxfer_go                              */
/* Register type referenced: pcie_usresr::dma_rdxfer_go                    */
/* Register template referenced: pcie_usresr::dma_rdxfer_go                */
#define PCIE_USRESR_DMA_RDXFER_GO_OFFSET 0x0u
#define PCIE_USRESR_DMA_RDXFER_GO_BYTE_OFFSET 0x0u
#define PCIE_USRESR_DMA_RDXFER_GO_READ_ACCESS 0u
#define PCIE_USRESR_DMA_RDXFER_GO_WRITE_ACCESS 1u
#define PCIE_USRESR_DMA_RDXFER_GO_RESET_VALUE 0x00000000ul
#define PCIE_USRESR_DMA_RDXFER_GO_RESET_MASK 0xfffffffful
#define PCIE_USRESR_DMA_RDXFER_GO_READ_MASK 0x00000000ul
#define PCIE_USRESR_DMA_RDXFER_GO_WRITE_MASK 0x0000000ful
/* Register member: pcie_usresr.dma_wxfer_go                               */
/* Register type referenced: pcie_usresr::dma_wxfer_go                     */
/* Register template referenced: pcie_usresr::dma_wxfer_go                 */
#define PCIE_USRESR_DMA_WXFER_GO_OFFSET 0x4u
#define PCIE_USRESR_DMA_WXFER_GO_BYTE_OFFSET 0x4u
#define PCIE_USRESR_DMA_WXFER_GO_READ_ACCESS 0u
#define PCIE_USRESR_DMA_WXFER_GO_WRITE_ACCESS 1u
#define PCIE_USRESR_DMA_WXFER_GO_RESET_VALUE 0x00000000ul
#define PCIE_USRESR_DMA_WXFER_GO_RESET_MASK 0xfffffffful
#define PCIE_USRESR_DMA_WXFER_GO_READ_MASK 0x00000000ul
#define PCIE_USRESR_DMA_WXFER_GO_WRITE_MASK 0x0000000ful
/* Register member: pcie_usresr.dma_rdxfer_done                            */
/* Register type referenced: pcie_usresr::dma_rdxfer_done                  */
/* Register template referenced: pcie_usresr::dma_rdxfer_done              */
#define PCIE_USRESR_DMA_RDXFER_DONE_OFFSET 0x8u
#define PCIE_USRESR_DMA_RDXFER_DONE_BYTE_OFFSET 0x8u
#define PCIE_USRESR_DMA_RDXFER_DONE_READ_ACCESS 1u
#define PCIE_USRESR_DMA_RDXFER_DONE_WRITE_ACCESS 0u
#define PCIE_USRESR_DMA_RDXFER_DONE_RESET_VALUE 0x00000000ul
#define PCIE_USRESR_DMA_RDXFER_DONE_RESET_MASK 0xfffffffful
#define PCIE_USRESR_DMA_RDXFER_DONE_READ_MASK 0xfffffffful
#define PCIE_USRESR_DMA_RDXFER_DONE_WRITE_MASK 0x00000000ul
/* Register member: pcie_usresr.dma_wrxfer_done                            */
/* Register type referenced: pcie_usresr::dma_wrxfer_done                  */
/* Register template referenced: pcie_usresr::dma_wrxfer_done              */
#define PCIE_USRESR_DMA_WRXFER_DONE_OFFSET 0x18u
#define PCIE_USRESR_DMA_WRXFER_DONE_BYTE_OFFSET 0x18u
#define PCIE_USRESR_DMA_WRXFER_DONE_READ_ACCESS 1u
#define PCIE_USRESR_DMA_WRXFER_DONE_WRITE_ACCESS 0u
#define PCIE_USRESR_DMA_WRXFER_DONE_RESET_VALUE 0x00000000ul
#define PCIE_USRESR_DMA_WRXFER_DONE_RESET_MASK 0xfffffffful
#define PCIE_USRESR_DMA_WRXFER_DONE_READ_MASK 0xfffffffful
#define PCIE_USRESR_DMA_WRXFER_DONE_WRITE_MASK 0x00000000ul

/* Register type: pcie_usresr::dma_rdxfer_go                               */
/* Register template: pcie_usresr::dma_rdxfer_go                           */
/* Field member: pcie_usresr::dma_rdxfer_go.chnl_go                        */
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_MSB 3u
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_LSB 0u
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_WIDTH 4u
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_READ_ACCESS 0u
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_WRITE_ACCESS 1u
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_RESET 0x0u
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_FIELD_MASK 0x0000000ful
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_GET(x) ((x) & 0x0000000ful)
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_SET(x) ((x) & 0x0000000ful)
#define PCIE_USRESR_DMA_RDXFER_GO_CHNL_GO_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: pcie_usresr::dma_wxfer_go                                */
/* Register template: pcie_usresr::dma_wxfer_go                            */
/* Field member: pcie_usresr::dma_wxfer_go.chnl_go                         */
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_MSB 3u
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_LSB 0u
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_WIDTH 4u
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_READ_ACCESS 0u
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_WRITE_ACCESS 1u
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_RESET 0x0u
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_FIELD_MASK 0x0000000ful
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_GET(x) ((x) & 0x0000000ful)
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_SET(x) ((x) & 0x0000000ful)
#define PCIE_USRESR_DMA_WXFER_GO_CHNL_GO_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: pcie_usresr::dma_rdxfer_done                             */
/* Register template: pcie_usresr::dma_rdxfer_done                         */
/* Field member: pcie_usresr::dma_rdxfer_done.chnl_rd_cnt                  */
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_MSB 4u
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_LSB 0u
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_WIDTH 5u
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_READ_ACCESS 1u
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_WRITE_ACCESS 0u
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_RESET 0x00u
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_FIELD_MASK 0x0000001ful
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_GET(x) ((x) & 0x0000001ful)
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_SET(x) ((x) & 0x0000001ful)
#define PCIE_USRESR_DMA_RDXFER_DONE_CHNL_RD_CNT_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* Register type: pcie_usresr::dma_wrxfer_done                             */
/* Register template: pcie_usresr::dma_wrxfer_done                         */
/* Field member: pcie_usresr::dma_wrxfer_done.chnl_wr_cnt                  */
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_MSB 4u
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_LSB 0u
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_WIDTH 5u
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_READ_ACCESS 1u
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_WRITE_ACCESS 0u
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_RESET 0x00u
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_FIELD_MASK 0x0000001ful
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_GET(x) ((x) & 0x0000001ful)
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_SET(x) ((x) & 0x0000001ful)
#define PCIE_USRESR_DMA_WRXFER_DONE_CHNL_WR_CNT_MODIFY(r, x) \
   (((x) & 0x0000001ful) | ((r) & 0xffffffe0ul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: pcie_usresr                                     */
typedef struct {
   volatile uint32_t dma_rdxfer_go; /**< Offset 0x0 (W) */
   volatile uint32_t dma_wxfer_go; /**< Offset 0x4 (W) */
   volatile uint32_t dma_rdxfer_done[0x4]; /**< Offset 0x8 (R) */
   volatile uint32_t dma_wrxfer_done[0x4]; /**< Offset 0x18 (R) */
   uint8_t _pad0[0x3d8];
} Pcie_usresr, *PTR_Pcie_usresr;

#endif
