/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [12:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_19z[10:5];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 13'h0000;
    else _01_ <= { in_data[176:168], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = ! { in_data[140:139], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_10z = ! { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[96] & ~(in_data[164]);
  assign celloutsig_1_2z = in_data[185] & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = _01_[4] & ~(_01_[10]);
  assign celloutsig_1_4z = celloutsig_1_0z & ~(_01_[8]);
  assign celloutsig_1_6z = celloutsig_1_4z & ~(celloutsig_1_3z);
  assign celloutsig_1_17z = celloutsig_1_10z[10] & ~(celloutsig_1_7z);
  assign celloutsig_1_19z = celloutsig_1_18z[4:1] % { 1'h1, celloutsig_1_15z[4:2] };
  assign celloutsig_0_19z = celloutsig_0_13z % { 1'h1, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_1_11z = & celloutsig_1_5z;
  assign celloutsig_0_7z = & { celloutsig_0_3z, in_data[72:69], celloutsig_0_0z };
  assign celloutsig_0_11z = & { in_data[45:38], celloutsig_0_0z };
  assign celloutsig_0_6z = | in_data[52:50];
  assign celloutsig_0_12z = | { celloutsig_0_0z[5:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_2z = | { in_data[58:54], celloutsig_0_1z };
  assign celloutsig_0_3z = | in_data[36:20];
  assign celloutsig_0_4z = celloutsig_0_0z[2] & in_data[48];
  assign celloutsig_0_44z = celloutsig_0_4z & _00_[5];
  assign celloutsig_0_5z = celloutsig_0_2z & celloutsig_0_3z;
  assign celloutsig_0_14z = celloutsig_0_0z[5] & celloutsig_0_10z;
  assign celloutsig_0_1z = | in_data[4:0];
  assign celloutsig_1_10z = { celloutsig_1_5z[3:1], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z } >> { _01_[10:1], celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_15z[6:1], celloutsig_1_17z, celloutsig_1_11z } >> celloutsig_1_15z[8:1];
  assign celloutsig_0_0z = in_data[73:68] ^ in_data[17:12];
  assign celloutsig_0_43z = celloutsig_0_20z[3:1] ^ celloutsig_0_22z[4:2];
  assign celloutsig_1_5z = { _01_[5:3], celloutsig_1_0z } ^ { _01_[7:5], celloutsig_1_3z };
  assign celloutsig_1_15z = _01_[10:2] ^ { celloutsig_1_10z[5:1], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z } ^ { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } ^ { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_13z[5:2], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z } ^ in_data[27:19];
  assign celloutsig_0_22z = { celloutsig_0_20z[7:4], celloutsig_0_4z } ^ { celloutsig_0_20z[5:4], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_8z = ~((celloutsig_0_6z & celloutsig_0_3z) | (celloutsig_0_2z & celloutsig_0_0z[1]));
  assign celloutsig_0_15z = ~((celloutsig_0_2z & celloutsig_0_0z[1]) | (celloutsig_0_8z & celloutsig_0_11z));
  assign { out_data[135:128], out_data[99:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
