/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_vdma_v6_3_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_vdma_v6_3_5 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_vdma_v6_3_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_vdma_v6_3_5 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_vdma_v6_3_5/.cxl.vhdl.axi_vdma_v6_3_5.axi_vdma_v6_3_5.lin64.cmf
