[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis...
[INFO]: Running Single-Corner Static Timing Analysis...
[INFO]: Running Single-Corner Static Timing Analysis...
[INFO]: Running Initial Floorplanning...
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 1188.64, CORE_HEIGHT to 1177.76.
[INFO]: Running IO Placement...
[INFO]: Running Tap/Decap Insertion...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN...
[INFO]: Running Global Placement...
[INFO]: Running Placement Resizer Design Optimizations...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Placement...
[INFO]: Running Clock Tree Synthesis...
[INFO]: Writing Verilog...
[INFO]: Routing...
[INFO]: Running Global Routing Resizer Timing Optimizations...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Placement...
[INFO]: Running Global Routing...
[INFO]: Starting FastRoute Antenna Repair Iterations...
[INFO]: Running Fill Insertion...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Routing...
[INFO]: No DRC violations after detailed routing.
[INFO]: Writing Verilog...
