@W: MT246 :"c:\lscc\diamond\3.10_x64\examples\reveal_debugger\counter_reveal_lifmd\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":63:9:63:16|Blackbox OSCI is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.10_x64\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock counter_top|JTAG_TCK with period 5.78ns. Please declare a user-defined clock on object "p:JTAG_TCK"
@W: MT420 |Found inferred clock counter_top|clk1 with period 4.43ns. Please declare a user-defined clock on object "n:clk1"
