// Seed: 1427606375
module module_0 (
    output tri id_0,
    output wire id_1,
    input tri id_2,
    output logic id_3,
    input tri1 id_4,
    input wand id_5,
    input supply0 id_6,
    output wire id_7,
    output wand id_8
);
  always @(posedge id_2) begin : LABEL_0
    id_3 <= "";
  end
endmodule
module module_1 #(
    parameter id_11 = 32'd72
) (
    output logic id_0,
    input  wire  id_1,
    input  tri1  id_2,
    input  tri1  id_3
    , id_9,
    output uwire id_4,
    input  wor   id_5,
    input  wire  id_6,
    input  wand  id_7
);
  reg id_10, _id_11, id_12, id_13, id_14, id_15, id_16;
  assign id_0 = -1;
  always @(posedge 1'b0 or posedge id_14) begin : LABEL_0
    id_16 <= id_10;
  end
  wire id_17;
  ;
  logic id_18;
  tri1 [-1 : -1] id_19;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_0,
      id_7,
      id_2,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_7 = 0;
  wire id_20;
  assign id_13 = -1;
  wire id_21;
  assign id_19 = 1;
  always @(id_6 or 1) begin : LABEL_1
    if (1) begin : LABEL_2
      assume ({"", -1});
      id_18[-1 : id_11] = 1;
    end
    if (1) id_0 <= -1;
  end
  wire id_22;
  logic [1 : -1] id_23, id_24, id_25;
  assign id_12 = id_17;
endmodule
