# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:54 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs_valid

.latch        n22 Memory[0][0]  2
.latch        n27 Memory[0][1]  2
.latch        n32 Memory[1][0]  2
.latch        n37 Memory[1][1]  2
.latch        n42 Memory[2][0]  2
.latch        n47 Memory[2][1]  2
.latch        n52 Memory[3][0]  2
.latch        n57 Memory[3][1]  2
.latch        n62 control.valid_reg[0]  2
.latch        n67 control.valid_reg[1]  2
.latch        n72 control.valid_reg[2]  2
.latch        n77 control.valid_reg[3]  2

.names outs_ready control.valid_reg[3] ins_ready
01 0
.names Memory[0][0] ins_ready new_n48
10 1
.names ins[0] ins_ready new_n49
11 1
.names new_n48 new_n49 n22
00 0
.names Memory[0][1] ins_ready new_n51
10 1
.names ins[1] ins_ready new_n52_1
11 1
.names new_n51 new_n52_1 n27
00 0
.names Memory[1][0] ins_ready new_n54
10 1
.names Memory[0][0] ins_ready new_n55
11 1
.names new_n54 new_n55 n32
00 0
.names Memory[1][1] ins_ready new_n57_1
10 1
.names Memory[0][1] ins_ready new_n58
11 1
.names new_n57_1 new_n58 n37
00 0
.names Memory[2][0] ins_ready new_n60
10 1
.names Memory[1][0] ins_ready new_n61
11 1
.names new_n60 new_n61 n42
00 0
.names Memory[2][1] ins_ready new_n63
10 1
.names Memory[1][1] ins_ready new_n64
11 1
.names new_n63 new_n64 n47
00 0
.names Memory[3][0] ins_ready new_n66
10 1
.names Memory[2][0] ins_ready new_n67_1
11 1
.names new_n66 new_n67_1 n52
00 0
.names Memory[3][1] ins_ready new_n69
10 1
.names Memory[2][1] ins_ready new_n70
11 1
.names new_n69 new_n70 n57
00 0
.names control.valid_reg[0] ins_ready new_n72_1
10 1
.names ins_valid ins_ready new_n73
11 1
.names new_n72_1 new_n73 new_n74
00 1
.names rst new_n74 n62
00 1
.names control.valid_reg[1] ins_ready new_n76
10 1
.names control.valid_reg[0] ins_ready new_n77_1
11 1
.names new_n76 new_n77_1 new_n78
00 1
.names rst new_n78 n67
00 1
.names control.valid_reg[2] ins_ready new_n80
10 1
.names control.valid_reg[1] ins_ready new_n81
11 1
.names new_n80 new_n81 new_n82
00 1
.names rst new_n82 n72
00 1
.names control.valid_reg[2] ins_ready new_n84
01 1
.names rst new_n84 n77
00 1
.names Memory[3][0] outs[0]
1 1
.names Memory[3][1] outs[1]
1 1
.names control.valid_reg[3] outs_valid
1 1
.end
