Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ns3da1test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ns3da1test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ns3da1test"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ns3da1test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\DACtest\ns3da1test\remote_sources\_\_\peripherals\da1dac.v" into library work
Parsing module <da1dac>.
Analyzing Verilog file "C:\s6EDPGA-v14\Chapter 3\DACtest\ns3da1test\ns3da1test.v" into library work
Parsing module <ns3da1test>.
Parsing module <gendac>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ns3da1test>.

Elaborating module <da1dac>.

Elaborating module <gendac>.
WARNING:HDLCompiler:413 - "C:\s6EDPGA-v14\Chapter 3\DACtest\ns3da1test\ns3da1test.v" Line 32: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <clock>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ns3da1test>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\DACtest\ns3da1test\ns3da1test.v".
    Summary:
	no macro.
Unit <ns3da1test> synthesized.

Synthesizing Unit <da1dac>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\DACtest\ns3da1test\remote_sources\_\_\peripherals\da1dac.v".
    Found 1-bit register for signal <davdac>.
    Found 1-bit register for signal <dacsync>.
    Found 1-bit register for signal <dacsck>.
    Found 1-bit register for signal <dacout>.
    Found 6-bit register for signal <dacstate>.
    Found finite state machine <FSM_0> for signal <dacstate>.
    -----------------------------------------------------------------------
    | States             | 35                                             |
    | Transitions        | 35                                             |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | dacclk (rising_edge)                           |
    | Reset              | GND_2_o_GND_2_o_equal_2_o (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <da1dac> synthesized.

Synthesizing Unit <gendac>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\DACtest\ns3da1test\ns3da1test.v".
WARNING:Xst:2935 - Signal 'daccmd', unconnected in block 'gendac', is tied to its initial value (00010011).
    Found 1-bit register for signal <dacdav>.
    Found 8-bit register for signal <dacdata>.
    Found 2-bit register for signal <gstate>.
    Found finite state machine <FSM_1> for signal <gstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | genclk (rising_edge)                           |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <dacdata[7]_GND_3_o_add_1_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <gendac> synthesized.

Synthesizing Unit <clock>.
    Related source file is "C:\s6EDPGA-v14\Chapter 3\peripherals\clock.v".
    Found 1-bit register for signal <sclclk>.
    Found 32-bit register for signal <clkq>.
    Found 32-bit adder for signal <clkq[31]_GND_4_o_add_1_OUT> created at line 12.
    Found 32-bit comparator greater for signal <n0001> created at line 13
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 6
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 15
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock>.
The following registers are absorbed into counter <clkq>: 1 register on signal <clkq>.
Unit <clock> synthesized (advanced).

Synthesizing (advanced) Unit <gendac>.
The following registers are absorbed into counter <dacdata>: 1 register on signal <dacdata>.
Unit <gendac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 15
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <gstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <M0/FSM_0> on signal <dacstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 000011 | 000011
 000100 | 000100
 000101 | 000101
 000110 | 000110
 000111 | 000111
 001000 | 001000
 001001 | 001001
 001010 | 001010
 001011 | 001011
 001100 | 001100
 001101 | 001101
 001110 | 001110
 001111 | 001111
 010000 | 010000
 010001 | 010001
 010010 | 010010
 010011 | 010011
 010100 | 010100
 010101 | 010101
 010110 | 010110
 010111 | 010111
 011000 | 011000
 011001 | 011001
 011010 | 011010
 011011 | 011011
 011100 | 011100
 011101 | 011101
 011110 | 011110
 011111 | 011111
 100000 | 100000
 100001 | 100001
 100010 | 100010
--------------------

Optimizing unit <ns3da1test> ...

Optimizing unit <da1dac> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ns3da1test, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ns3da1test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 292
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 69
#      LUT2                        : 38
#      LUT3                        : 6
#      LUT4                        : 5
#      LUT5                        : 13
#      LUT6                        : 5
#      MUXCY                       : 76
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 54
#      FD                          : 34
#      FDE                         : 14
#      FDR                         : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  18224     0%  
 Number of Slice LUTs:                  142  out of   9112     1%  
    Number used as Logic:               142  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    143
   Number with an unused Flip Flop:      89  out of    143    62%  
   Number with an unused LUT:             1  out of    143     0%  
   Number of fully used LUT-FF pairs:    53  out of    143    37%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    232     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 33    |
M3/sclclk                          | BUFG                   | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.348ns (Maximum Frequency: 186.989MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.348ns (frequency: 186.989MHz)
  Total number of paths / destination ports: 35344 / 34
-------------------------------------------------------------------------
Delay:               5.348ns (Levels of Logic = 34)
  Source:            M3/clkq_0 (FF)
  Destination:       M3/sclclk (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: M3/clkq_0 to M3/sclclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  M3/clkq_0 (M3/clkq_0)
     INV:I->O              1   0.206   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_lut<0>_INV_0 (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<0> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<1> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<2> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<3> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<4> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<5> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<6> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<7> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<8> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<9> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<10> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<11> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<12> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<13> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<14> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<15> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<16> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<17> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<18> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<19> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<20> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<21> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<22> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<23> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<24> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<25> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<26> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<27> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<28> (M3/Madd_clkq[31]_GND_4_o_add_1_OUT_cy<28>)
     XORCY:CI->O           2   0.180   0.961  M3/Madd_clkq[31]_GND_4_o_add_1_OUT_xor<29> (M3/clkq[31]_GND_4_o_add_1_OUT<29>)
     LUT5:I0->O            0   0.203   0.000  M3/Mcompar_n0001_lutdi5 (M3/Mcompar_n0001_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  M3/Mcompar_n0001_cy<5> (M3/Mcompar_n0001_cy<5>)
     MUXCY:CI->O          33   0.258   1.305  M3/Mcompar_n0001_cy<6> (M3/Mcompar_n0001_cy<6>)
     FDE:CE                    0.322          M3/sclclk
    ----------------------------------------
    Total                      5.348ns (2.465ns logic, 2.883ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M3/sclclk'
  Clock period: 3.748ns (frequency: 266.780MHz)
  Total number of paths / destination ports: 140 / 40
-------------------------------------------------------------------------
Delay:               3.748ns (Levels of Logic = 2)
  Source:            M0/dacstate_FSM_FFd5 (FF)
  Destination:       M0/dacsync (FF)
  Source Clock:      M3/sclclk rising
  Destination Clock: M3/sclclk rising

  Data Path: M0/dacstate_FSM_FFd5 to M0/dacsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   1.130  M0/dacstate_FSM_FFd5 (M0/dacstate_FSM_FFd5)
     LUT4:I0->O            2   0.203   0.864  M0/_n0152_inv221 (M0/_n0152_inv22)
     LUT4:I0->O            1   0.203   0.579  M0/_n0063_inv1 (M0/_n0063_inv)
     FDE:CE                    0.322          M0/dacsync
    ----------------------------------------
    Total                      3.748ns (1.175ns logic, 2.573ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M3/sclclk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            M0/dacsync (FF)
  Destination:       JA1 (PAD)
  Source Clock:      M3/sclclk rising

  Data Path: M0/dacsync to JA1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  M0/dacsync (M0/dacsync)
     OBUF:I->O                 2.571          JA1_OBUF (JA1)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.348|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M3/sclclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M3/sclclk      |    3.748|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.75 secs
 
--> 

Total memory usage is 196096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

