****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:29:30 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**in2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      7
Critical Path Length:              2.46
Critical Path Slack:               7.13
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              1.69
Critical Path Slack:               7.01
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2out_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.08
Critical Path Slack:               7.62
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              1.98
Critical Path Slack:               7.30
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    418
Buf/Inv Cell Count:                  21
Buf Cell Count:                       6
Inv Cell Count:                      15
Combinational Cell Count:           361
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               57
   Integrated Clock-Gating Cell Count:                     1
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       56
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             1120.40
Noncombinational Area:           687.60
Buf/Inv Area:                     34.40
Total Buffer Area:                15.60
Total Inverter Area:              18.80
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    5954.26
Net YLength:                    5496.01
----------------------------------------
Cell Area (netlist):                           1808.00
Cell Area (netlist and physical only):         3114.40
Net Length:                    11450.28


Design Rules
----------------------------------------
Total Number of Nets:               497
Nets with Violations:                 1
Max Trans Violations:                 0
Max Cap Violations:                   1
----------------------------------------

1
