

================================================================
== Vitis HLS Report for 'Block_entry6_proc'
================================================================
* Date:           Fri Dec  9 11:04:53 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%ctrl1_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl1_regp" [src/fft.cpp:372]   --->   Operation 2 'read' 'ctrl1_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_regp_read, i32 24, i32 31" [src/fft.cpp:372]   --->   Operation 3 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ctrl2_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl2_regp" [src/fft.cpp:372]   --->   Operation 4 'read' 'ctrl2_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln372 = trunc i32 %ctrl2_regp_read" [src/fft.cpp:372]   --->   Operation 5 'trunc' 'trunc_ln372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer1_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer1_regp" [src/fft.cpp:372]   --->   Operation 6 'read' 'layer1_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln372_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer1_regp_read, i32 16, i32 31" [src/fft.cpp:372]   --->   Operation 7 'partselect' 'trunc_ln372_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer2_regp" [src/fft.cpp:372]   --->   Operation 8 'read' 'layer2_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln372_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer2_regp_read, i32 16, i32 31" [src/fft.cpp:372]   --->   Operation 9 'partselect' 'trunc_ln372_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%actp_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %actp_regp" [src/fft.cpp:372]   --->   Operation 10 'read' 'actp_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln372_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %actp_regp_read, i32 24, i32 31" [src/fft.cpp:372]   --->   Operation 11 'partselect' 'trunc_ln372_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv = insertvalue i56 <undef>, i8 %trunc_ln" [src/fft.cpp:372]   --->   Operation 12 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i56 %mrv, i8 %trunc_ln372" [src/fft.cpp:372]   --->   Operation 13 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i56 %mrv_1, i16 %trunc_ln372_2" [src/fft.cpp:372]   --->   Operation 14 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i56 %mrv_2, i16 %trunc_ln372_3" [src/fft.cpp:372]   --->   Operation 15 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i56 %mrv_3, i8 %trunc_ln372_4" [src/fft.cpp:372]   --->   Operation 16 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln372 = ret i56 %mrv_4" [src/fft.cpp:372]   --->   Operation 17 'ret' 'ret_ln372' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctrl1_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl2_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ actp_regp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctrl1_regp_read  (read       ) [ 00]
trunc_ln         (partselect ) [ 00]
ctrl2_regp_read  (read       ) [ 00]
trunc_ln372      (trunc      ) [ 00]
layer1_regp_read (read       ) [ 00]
trunc_ln372_2    (partselect ) [ 00]
layer2_regp_read (read       ) [ 00]
trunc_ln372_3    (partselect ) [ 00]
actp_regp_read   (read       ) [ 00]
trunc_ln372_4    (partselect ) [ 00]
mrv              (insertvalue) [ 00]
mrv_1            (insertvalue) [ 00]
mrv_2            (insertvalue) [ 00]
mrv_3            (insertvalue) [ 00]
mrv_4            (insertvalue) [ 00]
ret_ln372        (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctrl1_regp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_regp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctrl2_regp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_regp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_regp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_regp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_regp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_regp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="actp_regp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="actp_regp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="ctrl1_regp_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_regp_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="ctrl2_regp_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_regp_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="layer1_regp_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_regp_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="layer2_regp_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_regp_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="actp_regp_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="actp_regp_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="trunc_ln_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="0" index="3" bw="6" slack="0"/>
<pin id="59" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="trunc_ln372_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln372/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln372_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="0" index="3" bw="6" slack="0"/>
<pin id="73" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln372_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln372_3_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="0" index="3" bw="6" slack="0"/>
<pin id="83" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln372_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln372_4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="0" index="3" bw="6" slack="0"/>
<pin id="93" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln372_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mrv_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="56" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mrv_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="56" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mrv_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="56" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mrv_3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="56" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mrv_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="56" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="56" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="24" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="67"><net_src comp="30" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="36" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="42" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="48" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="54" pin="4"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="64" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="68" pin="4"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="78" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="88" pin="4"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_entry6_proc : ctrl1_regp | {1 }
	Port: Block_entry6_proc : ctrl2_regp | {1 }
	Port: Block_entry6_proc : layer1_regp | {1 }
	Port: Block_entry6_proc : layer2_regp | {1 }
	Port: Block_entry6_proc : actp_regp | {1 }
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		ret_ln372 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          |  ctrl1_regp_read_read_fu_24 |
|          |  ctrl2_regp_read_read_fu_30 |
|   read   | layer1_regp_read_read_fu_36 |
|          | layer2_regp_read_read_fu_42 |
|          |  actp_regp_read_read_fu_48  |
|----------|-----------------------------|
|          |        trunc_ln_fu_54       |
|partselect|     trunc_ln372_2_fu_68     |
|          |     trunc_ln372_3_fu_78     |
|          |     trunc_ln372_4_fu_88     |
|----------|-----------------------------|
|   trunc  |      trunc_ln372_fu_64      |
|----------|-----------------------------|
|          |          mrv_fu_98          |
|          |         mrv_1_fu_104        |
|insertvalue|         mrv_2_fu_110        |
|          |         mrv_3_fu_116        |
|          |         mrv_4_fu_122        |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
