mb_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_xbar_0/sim/mb_design_xbar_0.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_microblaze_0_axi_intc_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_microblaze_0_axi_intc_0/sim/mb_design_microblaze_0_axi_intc_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_microblaze_0_xlconcat_0.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_microblaze_0_xlconcat_0/sim/mb_design_microblaze_0_xlconcat_0.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_mdm_1_0/sim/mb_design_mdm_1_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_clk_wiz_1_0/mb_design_clk_wiz_1_0.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_rst_clk_wiz_1_100M_0/sim/mb_design_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_axi_gpio_0_0/sim/mb_design_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_axi_gpio_1_0/sim/mb_design_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_axi_gpio_2_0/sim/mb_design_axi_gpio_2_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_axi_gpio_3_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_axi_gpio_3_0/sim/mb_design_axi_gpio_3_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_axi_uartlite_0_0/sim/mb_design_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_axi_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_axi_timer_0_0/sim/mb_design_axi_timer_0_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_fit_timer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_fit_timer_0_0/sim/mb_design_fit_timer_0_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/sim/mb_design.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_axi_emc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_axi_emc_0_0/sim/mb_design_axi_emc_0_0.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_microblaze_0_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_microblaze_0_1/sim/mb_design_microblaze_0_1.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_dlmb_v10_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_dlmb_v10_1/sim/mb_design_dlmb_v10_1.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_ilmb_v10_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_ilmb_v10_1/sim/mb_design_ilmb_v10_1.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_dlmb_bram_if_cntlr_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_dlmb_bram_if_cntlr_1/sim/mb_design_dlmb_bram_if_cntlr_1.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_ilmb_bram_if_cntlr_1.vhd,vhdl,xil_defaultlib,../../../bd/mb_design/ip/mb_design_ilmb_bram_if_cntlr_1/sim/mb_design_ilmb_bram_if_cntlr_1.vhd,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_lmb_bram_1.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_lmb_bram_1/sim/mb_design_lmb_bram_1.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_auto_pc_7.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_auto_pc_7/sim/mb_design_auto_pc_7.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_auto_pc_0/sim/mb_design_auto_pc_0.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_auto_pc_1/sim/mb_design_auto_pc_1.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_auto_pc_2/sim/mb_design_auto_pc_2.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_auto_pc_3/sim/mb_design_auto_pc_3.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_auto_pc_4.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_auto_pc_4/sim/mb_design_auto_pc_4.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_auto_pc_5.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_auto_pc_5/sim/mb_design_auto_pc_5.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
mb_design_auto_pc_6.v,verilog,xil_defaultlib,../../../bd/mb_design/ip/mb_design_auto_pc_6/sim/mb_design_auto_pc_6.v,incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl"incdir="../../../../PlatformWithExtMemory.srcs/sources_1/bd/mb_design/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
