--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0:	LW	R1, 128(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	0	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	128	128	128	128	128	128	128	128	
204:	128	128	128	128	128	128	128	128	
236:	128	128	128	128	128	128	128	128	

--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0:	ADDI	R1, R1, #-8
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	-8	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	-8	-8	-8	-8	-8	-8	-8	-8	
204:	-8	-8	-8	-8	-8	-8	-8	-8	
236:	-8	-8	-8	-8	-8	-8	-8	-8	

--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0:	SW	R1, 128(R0)
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	-8	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	128	128	128	128	128	128	128	128	
204:	128	128	128	128	128	128	128	128	
236:	128	128	128	128	128	128	128	128	

--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0:	BLTZ	R1, #8
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	-8	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	8	8	8	8	8	8	8	8	
204:	8	8	8	8	8	8	8	8	
236:	8	8	8	8	8	8	8	8	

--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0:	J	#96
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	-8	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	96	96	96	96	96	96	96	96	
204:	96	96	96	96	96	96	96	96	
236:	96	96	96	96	96	96	96	96	

--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0:	BREAK
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	

Registers
R00:	0	-8	0	0	0	0	0	0	
R08:	0	0	0	0	0	0	0	0	
R16:	0	0	0	0	0	0	0	0	
R24:	0	0	0	0	0	0	0	0	

Data
172:	13	13	13	13	13	13	13	13	
204:	13	13	13	13	13	13	13	13	
236:	13	13	13	13	13	13	13	13	

