Execute     source -notrace -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls opened at Tue Aug 05 15:25:42 KST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/fips202.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/fips202.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(5)
Execute     add_files /home/hyeon/vitis_hls/workspace/sha3/fips202.c 
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3/fips202.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/fips202.h' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/fips202.h' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(6)
Execute     add_files /home/hyeon/vitis_hls/workspace/sha3/fips202.h 
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3/fips202.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/sha3_256.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3/sha3_256.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(7)
Execute     add_files /home/hyeon/vitis_hls/workspace/sha3/sha3_256.c 
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3/sha3_256.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/hyeon/vitis_hls/workspace/sha3/sha3_256_tb.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/vitis_hls/workspace/sha3/sha3_256_tb.c' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(9)
Execute     add_files -tb /home/hyeon/vitis_hls/workspace/sha3/sha3_256_tb.c 
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/vitis_hls/workspace/sha3/sha3_256_tb.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=sha3_256_hw' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=sha3_256_hw' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(8)
Execute     set_top sha3_256_hw 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020-clg400-1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(1)
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.65 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.78 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.trace_level=all' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(12)
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.wave_debug=1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(10)
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Command   apply_ini done; 1.82 sec.
Execute   apply_ini /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4.08 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.47 seconds; current allocated memory: 322.938 MB.
Execute       set_directive_top sha3_256_hw -name=sha3_256_hw 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../sha3_256.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../sha3_256.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../sha3_256.c -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/.systemc_flag -fix-errors /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/all.directive.json -fix-errors /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.clang-tidy.loop-label.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.pp.0.c.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../fips202.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../fips202.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../fips202.c -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/.systemc_flag -fix-errors /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  -directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/all.directive.json -fix-errors /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.clang-tidy.loop-label.err.log
Execute         source /tools/xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.17 sec.
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.clang.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.8 seconds. CPU system time: 1.22 seconds. Elapsed time: 4.64 seconds; current allocated memory: 325.262 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.g.bc" "/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.g.bc"  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256.g.bc /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/fips202.g.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.0.bc > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.82 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.25 sec.
Execute       run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha3_256_hw -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sha3_256_hw -reflow-float-conversion -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.83 sec.
Execute       run_link_or_opt -out /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha3_256_hw 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sha3_256_hw -mllvm -hls-db-dir -mllvm /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,288 Compile/Link /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,288 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,321 Unroll/Inline (step 1) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,321 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,203 Unroll/Inline (step 2) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,203 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,189 Unroll/Inline (step 3) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,188 Unroll/Inline (step 4) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,188 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,191 Array/Struct (step 1) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,191 Array/Struct (step 2) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,191 Array/Struct (step 3) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,191 Array/Struct (step 4) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,191 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,258 Array/Struct (step 5) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,258 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,256 Performance (step 1) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,256 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,202 Performance (step 2) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,202 Performance (step 3) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,202 Performance (step 4) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,202 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,207 HW Transforms (step 1) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,207 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,224 HW Transforms (step 2) /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,224 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb_once' (../fips202.c:469:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb_once' into 'pqcrystals_kyber_fips202_ref_sha3_256' (../fips202.c:753:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'pqcrystals_kyber_fips202_ref_sha3_256' (../fips202.c:753:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_kyber_fips202_ref_sha3_256' into 'sha3_256_hw' (../sha3_256.c:4:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'in' (../fips202.c:27:20)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_472_1> at ../fips202.c:472:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at ../fips202.c:26:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_477_2'(../fips202.c:477:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:477:21)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'absorb_loop3'(../fips202.c:486:16) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:486:16)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 8 in loop 'VITIS_LOOP_759_1'(../fips202.c:759:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:759:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.81 seconds. Elapsed time: 9.54 seconds; current allocated memory: 327.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 327.227 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sha3_256_hw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.0.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 328.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.1.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.2.prechk.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 328.246 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.g.1.bc to /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.1.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.1.tmp.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (../fips202.c:83:1)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 352.004 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.2.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'absorb_loop2'(../fips202.c:478:14) and 'VITIS_LOOP_26_1'(../fips202.c:26:20) in function 'sha3_256_hw' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_759_1'(../fips202.c:759:21) and 'VITIS_LOOP_43_1'(../fips202.c:43:20) in function 'sha3_256_hw' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'absorb_loop2' (../fips202.c:478:14) in function 'sha3_256_hw'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_759_1' (../fips202.c:759:21) in function 'sha3_256_hw'.
Execute           auto_get_db
Command         transform done; 0.2 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.3.bc -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 372.582 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.92 sec.
Command     elaborate done; 15.12 sec.
Execute     ap_eval exec zip -j /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sha3_256_hw' ...
Execute       ap_set_top_model sha3_256_hw 
Execute       get_model_list sha3_256_hw -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sha3_256_hw 
Execute       preproc_iomode -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       preproc_iomode -model KeccakF1600_StatePermute 
Execute       preproc_iomode -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list sha3_256_hw -filter all-wo-channel 
INFO-FLOW: Model list for configure: sha3_256_hw_Pipeline_VITIS_LOOP_472_1 KeccakF1600_StatePermute sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 sha3_256_hw
INFO-FLOW: Configuring Module : sha3_256_hw_Pipeline_VITIS_LOOP_472_1 ...
Execute       set_default_model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       apply_spec_resource_limit sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       apply_spec_resource_limit KeccakF1600_StatePermute 
INFO-FLOW: Configuring Module : sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 ...
Execute       set_default_model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       apply_spec_resource_limit sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
INFO-FLOW: Configuring Module : sha3_256_hw ...
Execute       set_default_model sha3_256_hw 
Execute       apply_spec_resource_limit sha3_256_hw 
INFO-FLOW: Model list for preprocess: sha3_256_hw_Pipeline_VITIS_LOOP_472_1 KeccakF1600_StatePermute sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 sha3_256_hw
INFO-FLOW: Preprocessing Module: sha3_256_hw_Pipeline_VITIS_LOOP_472_1 ...
Execute       set_default_model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       cdfg_preprocess -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       rtl_gen_preprocess sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       cdfg_preprocess -model KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
INFO-FLOW: Preprocessing Module: sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 ...
Execute       set_default_model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       cdfg_preprocess -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
INFO-FLOW: Preprocessing Module: sha3_256_hw ...
Execute       set_default_model sha3_256_hw 
Execute       cdfg_preprocess -model sha3_256_hw 
Execute       rtl_gen_preprocess sha3_256_hw 
INFO-FLOW: Model list for synthesis: sha3_256_hw_Pipeline_VITIS_LOOP_472_1 KeccakF1600_StatePermute sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 sha3_256_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       schedule -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_472_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_472_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 373.516 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.sched.adb -f 
INFO-FLOW: Finish scheduling sha3_256_hw_Pipeline_VITIS_LOOP_472_1.
Execute       set_default_model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       bind -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 373.516 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.bind.adb -f 
INFO-FLOW: Finish binding sha3_256_hw_Pipeline_VITIS_LOOP_472_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePermute 
Execute       schedule -model KeccakF1600_StatePermute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 384.602 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute.
Execute       set_default_model KeccakF1600_StatePermute 
Execute       bind -model KeccakF1600_StatePermute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.602 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       schedule -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_759_1_VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_759_1_VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 384.602 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.sched.adb -f 
INFO-FLOW: Finish scheduling sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.
Execute       set_default_model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       bind -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.602 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.bind.adb -f 
INFO-FLOW: Finish binding sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sha3_256_hw 
Execute       schedule -model sha3_256_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'absorb_loop2_VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'absorb_loop2_VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 384.602 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.sched.adb -f 
INFO-FLOW: Finish scheduling sha3_256_hw.
Execute       set_default_model sha3_256_hw 
Execute       bind -model sha3_256_hw 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 384.602 MB.
Execute       syn_report -verbosereport -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.bind.adb -f 
INFO-FLOW: Finish binding sha3_256_hw.
Execute       get_model_list sha3_256_hw -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       rtl_gen_preprocess sha3_256_hw 
INFO-FLOW: Model list for RTL generation: sha3_256_hw_Pipeline_VITIS_LOOP_472_1 KeccakF1600_StatePermute sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 sha3_256_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -top_prefix sha3_256_hw_ -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw_Pipeline_VITIS_LOOP_472_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 384.602 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/vhdl/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       gen_rtl sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/verilog/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
Execute       syn_report -csynth -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/sha3_256_hw_Pipeline_VITIS_LOOP_472_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/sha3_256_hw_Pipeline_VITIS_LOOP_472_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -f -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.adb 
Execute       db_write -model sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -bindview -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha3_256_hw_Pipeline_VITIS_LOOP_472_1 -p /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model KeccakF1600_StatePermute -top_prefix sha3_256_hw_ -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [RTMG 210-279] Implementing memory 'sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 384.602 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/vhdl/sha3_256_hw_KeccakF1600_StatePermute 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/verilog/sha3_256_hw_KeccakF1600_StatePermute 
Execute       syn_report -csynth -model KeccakF1600_StatePermute -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/KeccakF1600_StatePermute_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model KeccakF1600_StatePermute -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/KeccakF1600_StatePermute_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model KeccakF1600_StatePermute -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model KeccakF1600_StatePermute -f -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.adb 
Execute       db_write -model KeccakF1600_StatePermute -bindview -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KeccakF1600_StatePermute -p /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -top_prefix sha3_256_hw_ -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_759_1_VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.35 seconds; current allocated memory: 395.438 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/vhdl/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       gen_rtl sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/verilog/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
Execute       syn_report -csynth -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -f -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.adb 
Execute       db_write -model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -bindview -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 -p /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sha3_256_hw -top_prefix  -sub_prefix sha3_256_hw_ -mg_file /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/inlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha3_256_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inlen' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'out_r' and 'in_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_9ns_8_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hw_s_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 396.551 MB.
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       gen_rtl sha3_256_hw -istop -style xilinx -f -lang vhdl -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/vhdl/sha3_256_hw 
Execute       gen_rtl sha3_256_hw -istop -style xilinx -f -lang vlog -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/verilog/sha3_256_hw 
Execute       syn_report -csynth -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/sha3_256_hw_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/sha3_256_hw_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model sha3_256_hw -f -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.adb 
Execute       db_write -model sha3_256_hw -bindview -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sha3_256_hw -p /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw 
Execute       export_constraint_db -f -tool general -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.constraint.tcl 
Execute       syn_report -designview -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.design.xml 
Execute       syn_report -csynthDesign -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth.rpt -MHOut /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sha3_256_hw -o /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.protoinst 
Execute       sc_get_clocks sha3_256_hw 
Execute       sc_get_portdomain sha3_256_hw 
INFO-FLOW: Model list for RTL component generation: sha3_256_hw_Pipeline_VITIS_LOOP_472_1 KeccakF1600_StatePermute sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 sha3_256_hw
INFO-FLOW: Handling components in module [sha3_256_hw_Pipeline_VITIS_LOOP_472_1] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.compgen.tcl 
INFO-FLOW: Found component sha3_256_hw_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO-FLOW: Found component sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.
INFO-FLOW: Append model sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: Handling components in module [sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.compgen.tcl 
INFO-FLOW: Found component sha3_256_hw_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sha3_256_hw] ... 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.tcl 
INFO-FLOW: Found component sha3_256_hw_mul_32ns_34ns_65_2_1.
INFO-FLOW: Append model sha3_256_hw_mul_32ns_34ns_65_2_1
INFO-FLOW: Found component sha3_256_hw_urem_32ns_9ns_32_36_seq_1.
INFO-FLOW: Append model sha3_256_hw_urem_32ns_9ns_32_36_seq_1
INFO-FLOW: Found component sha3_256_hw_urem_32ns_9ns_8_36_seq_1.
INFO-FLOW: Append model sha3_256_hw_urem_32ns_9ns_8_36_seq_1
INFO-FLOW: Found component sha3_256_hw_s_RAM_AUTO_1R1W.
INFO-FLOW: Append model sha3_256_hw_s_RAM_AUTO_1R1W
INFO-FLOW: Found component sha3_256_hw_gmem_m_axi.
INFO-FLOW: Append model sha3_256_hw_gmem_m_axi
INFO-FLOW: Found component sha3_256_hw_control_s_axi.
INFO-FLOW: Append model sha3_256_hw_control_s_axi
INFO-FLOW: Found component sha3_256_hw_control_r_s_axi.
INFO-FLOW: Append model sha3_256_hw_control_r_s_axi
INFO-FLOW: Append model sha3_256_hw_Pipeline_VITIS_LOOP_472_1
INFO-FLOW: Append model KeccakF1600_StatePermute
INFO-FLOW: Append model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1
INFO-FLOW: Append model sha3_256_hw
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sha3_256_hw_flow_control_loop_pipe_sequential_init sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R sha3_256_hw_flow_control_loop_pipe_sequential_init sha3_256_hw_mul_32ns_34ns_65_2_1 sha3_256_hw_urem_32ns_9ns_32_36_seq_1 sha3_256_hw_urem_32ns_9ns_8_36_seq_1 sha3_256_hw_s_RAM_AUTO_1R1W sha3_256_hw_gmem_m_axi sha3_256_hw_control_s_axi sha3_256_hw_control_r_s_axi sha3_256_hw_Pipeline_VITIS_LOOP_472_1 KeccakF1600_StatePermute sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 sha3_256_hw
INFO-FLOW: Generating /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: To file: write model sha3_256_hw_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sha3_256_hw_mul_32ns_34ns_65_2_1
INFO-FLOW: To file: write model sha3_256_hw_urem_32ns_9ns_32_36_seq_1
INFO-FLOW: To file: write model sha3_256_hw_urem_32ns_9ns_8_36_seq_1
INFO-FLOW: To file: write model sha3_256_hw_s_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sha3_256_hw_gmem_m_axi
INFO-FLOW: To file: write model sha3_256_hw_control_s_axi
INFO-FLOW: To file: write model sha3_256_hw_control_r_s_axi
INFO-FLOW: To file: write model sha3_256_hw_Pipeline_VITIS_LOOP_472_1
INFO-FLOW: To file: write model KeccakF1600_StatePermute
INFO-FLOW: To file: write model sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1
INFO-FLOW: To file: write model sha3_256_hw
INFO-FLOW: Generating /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/vhdl' dstVlogDir='/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/vlog' tclDir='/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db' modelList='sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_mul_32ns_34ns_65_2_1
sha3_256_hw_urem_32ns_9ns_32_36_seq_1
sha3_256_hw_urem_32ns_9ns_8_36_seq_1
sha3_256_hw_s_RAM_AUTO_1R1W
sha3_256_hw_gmem_m_axi
sha3_256_hw_control_s_axi
sha3_256_hw_control_r_s_axi
sha3_256_hw_Pipeline_VITIS_LOOP_472_1
KeccakF1600_StatePermute
sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1
sha3_256_hw
' expOnly='0'
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.compgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 401.543 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sha3_256_hw_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_mul_32ns_34ns_65_2_1
sha3_256_hw_urem_32ns_9ns_32_36_seq_1
sha3_256_hw_urem_32ns_9ns_8_36_seq_1
sha3_256_hw_s_RAM_AUTO_1R1W
sha3_256_hw_gmem_m_axi
sha3_256_hw_control_s_axi
sha3_256_hw_control_r_s_axi
sha3_256_hw_Pipeline_VITIS_LOOP_472_1
KeccakF1600_StatePermute
sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1
sha3_256_hw
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.constraint.tcl 
Execute       sc_get_clocks sha3_256_hw 
Execute       source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST sha3_256_hw MODULE2INSTS {sha3_256_hw sha3_256_hw sha3_256_hw_Pipeline_VITIS_LOOP_472_1 grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296 KeccakF1600_StatePermute grp_KeccakF1600_StatePermute_fu_302 sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309} INST2MODULE {sha3_256_hw sha3_256_hw grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296 sha3_256_hw_Pipeline_VITIS_LOOP_472_1 grp_KeccakF1600_StatePermute_fu_302 KeccakF1600_StatePermute grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309 sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1} INSTDATA {sha3_256_hw {DEPTH 1 CHILDREN {grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296 grp_KeccakF1600_StatePermute_fu_302 grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309}} grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296 {DEPTH 2 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_302 {DEPTH 2 CHILDREN {}} grp_sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1_fu_309 {DEPTH 2 CHILDREN {}}} MODULEDATA {sha3_256_hw_Pipeline_VITIS_LOOP_472_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln472_fu_54_p2 SOURCE ../fips202.c:472 VARIABLE icmp_ln472 LOOP VITIS_LOOP_472_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_fu_60_p2 SOURCE ../fips202.c:472 VARIABLE add_ln472 LOOP VITIS_LOOP_472_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} KeccakF1600_StatePermute {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln127_fu_820_p2 SOURCE ../fips202.c:127 VARIABLE icmp_ln127 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln131_fu_852_p2 SOURCE ../fips202.c:131 VARIABLE xor_ln131 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln131_1_fu_858_p2 SOURCE ../fips202.c:131 VARIABLE xor_ln131_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln131_2_fu_864_p2 SOURCE ../fips202.c:131 VARIABLE xor_ln131_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCa_fu_870_p2 SOURCE ../fips202.c:131 VARIABLE BCa LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln132_fu_876_p2 SOURCE ../fips202.c:132 VARIABLE xor_ln132 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln132_1_fu_882_p2 SOURCE ../fips202.c:132 VARIABLE xor_ln132_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln132_2_fu_888_p2 SOURCE ../fips202.c:132 VARIABLE xor_ln132_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCe_fu_894_p2 SOURCE ../fips202.c:132 VARIABLE BCe LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln133_fu_900_p2 SOURCE ../fips202.c:133 VARIABLE xor_ln133 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln133_1_fu_906_p2 SOURCE ../fips202.c:133 VARIABLE xor_ln133_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln133_2_fu_912_p2 SOURCE ../fips202.c:133 VARIABLE xor_ln133_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCi_fu_918_p2 SOURCE ../fips202.c:133 VARIABLE BCi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln134_fu_924_p2 SOURCE ../fips202.c:134 VARIABLE xor_ln134 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln134_1_fu_930_p2 SOURCE ../fips202.c:134 VARIABLE xor_ln134_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln134_2_fu_936_p2 SOURCE ../fips202.c:134 VARIABLE xor_ln134_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCo_fu_942_p2 SOURCE ../fips202.c:134 VARIABLE BCo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln135_fu_948_p2 SOURCE ../fips202.c:135 VARIABLE xor_ln135 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln135_1_fu_954_p2 SOURCE ../fips202.c:135 VARIABLE xor_ln135_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln135_2_fu_960_p2 SOURCE ../fips202.c:135 VARIABLE xor_ln135_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCu_fu_966_p2 SOURCE ../fips202.c:135 VARIABLE BCu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Da_fu_992_p2 SOURCE ../fips202.c:138 VARIABLE Da LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME De_fu_1018_p2 SOURCE ../fips202.c:139 VARIABLE De LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Di_fu_1044_p2 SOURCE ../fips202.c:140 VARIABLE Di LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Do_fu_1070_p2 SOURCE ../fips202.c:141 VARIABLE Do LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Du_fu_1096_p2 SOURCE ../fips202.c:142 VARIABLE Du LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aba_4_fu_1102_p2 SOURCE ../fips202.c:144 VARIABLE Aba_4 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Age_2_fu_1108_p2 SOURCE ../fips202.c:146 VARIABLE Age_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aki_2_fu_1136_p2 SOURCE ../fips202.c:148 VARIABLE Aki_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amo_2_fu_1164_p2 SOURCE ../fips202.c:150 VARIABLE Amo_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asu_2_fu_1192_p2 SOURCE ../fips202.c:152 VARIABLE Asu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln155_fu_1220_p2 SOURCE ../fips202.c:155 VARIABLE xor_ln155 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln155_fu_1226_p2 SOURCE ../fips202.c:155 VARIABLE and_ln155 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln155_1_fu_1232_p2 SOURCE ../fips202.c:155 VARIABLE xor_ln155_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eba_fu_1238_p2 SOURCE ../fips202.c:155 VARIABLE Eba LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln156_fu_1244_p2 SOURCE ../fips202.c:156 VARIABLE xor_ln156 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln156_fu_1250_p2 SOURCE ../fips202.c:156 VARIABLE and_ln156 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebe_fu_1256_p2 SOURCE ../fips202.c:156 VARIABLE Ebe LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln157_fu_1262_p2 SOURCE ../fips202.c:157 VARIABLE xor_ln157 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln157_fu_1268_p2 SOURCE ../fips202.c:157 VARIABLE and_ln157 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebi_fu_1274_p2 SOURCE ../fips202.c:157 VARIABLE Ebi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln158_fu_1280_p2 SOURCE ../fips202.c:158 VARIABLE xor_ln158 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln158_fu_1286_p2 SOURCE ../fips202.c:158 VARIABLE and_ln158 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebo_fu_1292_p2 SOURCE ../fips202.c:158 VARIABLE Ebo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln159_fu_1298_p2 SOURCE ../fips202.c:159 VARIABLE xor_ln159 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln159_fu_1304_p2 SOURCE ../fips202.c:159 VARIABLE and_ln159 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebu_fu_1310_p2 SOURCE ../fips202.c:159 VARIABLE Ebu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abo_2_fu_1316_p2 SOURCE ../fips202.c:161 VARIABLE Abo_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agu_2_fu_1336_p2 SOURCE ../fips202.c:163 VARIABLE Agu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aka_2_fu_1356_p2 SOURCE ../fips202.c:165 VARIABLE Aka_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ame_2_fu_1376_p2 SOURCE ../fips202.c:167 VARIABLE Ame_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asi_2_fu_1396_p2 SOURCE ../fips202.c:169 VARIABLE Asi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln171_fu_1756_p2 SOURCE ../fips202.c:171 VARIABLE xor_ln171 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln171_fu_1762_p2 SOURCE ../fips202.c:171 VARIABLE and_ln171 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ega_fu_1768_p2 SOURCE ../fips202.c:171 VARIABLE Ega LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln172_fu_1774_p2 SOURCE ../fips202.c:172 VARIABLE xor_ln172 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln172_fu_1780_p2 SOURCE ../fips202.c:172 VARIABLE and_ln172 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ege_fu_1786_p2 SOURCE ../fips202.c:172 VARIABLE Ege LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln173_fu_1792_p2 SOURCE ../fips202.c:173 VARIABLE xor_ln173 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln173_fu_1798_p2 SOURCE ../fips202.c:173 VARIABLE and_ln173 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egi_fu_1804_p2 SOURCE ../fips202.c:173 VARIABLE Egi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln174_fu_1810_p2 SOURCE ../fips202.c:174 VARIABLE xor_ln174 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln174_fu_1816_p2 SOURCE ../fips202.c:174 VARIABLE and_ln174 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ego_fu_1822_p2 SOURCE ../fips202.c:174 VARIABLE Ego LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln175_fu_1828_p2 SOURCE ../fips202.c:175 VARIABLE xor_ln175 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln175_fu_1834_p2 SOURCE ../fips202.c:175 VARIABLE and_ln175 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egu_fu_1840_p2 SOURCE ../fips202.c:175 VARIABLE Egu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abe_2_fu_1416_p2 SOURCE ../fips202.c:177 VARIABLE Abe_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agi_2_fu_1434_p2 SOURCE ../fips202.c:179 VARIABLE Agi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ako_2_fu_1454_p2 SOURCE ../fips202.c:181 VARIABLE Ako_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amu_2_fu_1474_p2 SOURCE ../fips202.c:183 VARIABLE Amu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asa_2_fu_1494_p2 SOURCE ../fips202.c:185 VARIABLE Asa_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln187_fu_1876_p2 SOURCE ../fips202.c:187 VARIABLE xor_ln187 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln187_fu_1882_p2 SOURCE ../fips202.c:187 VARIABLE and_ln187 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eka_fu_1888_p2 SOURCE ../fips202.c:187 VARIABLE Eka LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln188_fu_1894_p2 SOURCE ../fips202.c:188 VARIABLE xor_ln188 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln188_fu_1900_p2 SOURCE ../fips202.c:188 VARIABLE and_ln188 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eke_fu_1906_p2 SOURCE ../fips202.c:188 VARIABLE Eke LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln189_fu_1912_p2 SOURCE ../fips202.c:189 VARIABLE xor_ln189 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln189_fu_1918_p2 SOURCE ../fips202.c:189 VARIABLE and_ln189 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eki_fu_1924_p2 SOURCE ../fips202.c:189 VARIABLE Eki LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln190_fu_1930_p2 SOURCE ../fips202.c:190 VARIABLE xor_ln190 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln190_fu_1936_p2 SOURCE ../fips202.c:190 VARIABLE and_ln190 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eko_fu_1942_p2 SOURCE ../fips202.c:190 VARIABLE Eko LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln191_fu_1948_p2 SOURCE ../fips202.c:191 VARIABLE xor_ln191 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_fu_1954_p2 SOURCE ../fips202.c:191 VARIABLE and_ln191 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eku_fu_1960_p2 SOURCE ../fips202.c:191 VARIABLE Eku LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abu_2_fu_1514_p2 SOURCE ../fips202.c:193 VARIABLE Abu_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aga_2_fu_1534_p2 SOURCE ../fips202.c:195 VARIABLE Aga_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ake_2_fu_1554_p2 SOURCE ../fips202.c:197 VARIABLE Ake_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ami_2_fu_1574_p2 SOURCE ../fips202.c:199 VARIABLE Ami_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aso_2_fu_1594_p2 SOURCE ../fips202.c:201 VARIABLE Aso_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln203_fu_1996_p2 SOURCE ../fips202.c:203 VARIABLE xor_ln203 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln203_fu_2002_p2 SOURCE ../fips202.c:203 VARIABLE and_ln203 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ema_fu_2008_p2 SOURCE ../fips202.c:203 VARIABLE Ema LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln204_fu_2014_p2 SOURCE ../fips202.c:204 VARIABLE xor_ln204 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln204_fu_2020_p2 SOURCE ../fips202.c:204 VARIABLE and_ln204 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eme_fu_2026_p2 SOURCE ../fips202.c:204 VARIABLE Eme LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln205_fu_2032_p2 SOURCE ../fips202.c:205 VARIABLE xor_ln205 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln205_fu_2038_p2 SOURCE ../fips202.c:205 VARIABLE and_ln205 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emi_fu_2044_p2 SOURCE ../fips202.c:205 VARIABLE Emi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln206_fu_2050_p2 SOURCE ../fips202.c:206 VARIABLE xor_ln206 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln206_fu_2056_p2 SOURCE ../fips202.c:206 VARIABLE and_ln206 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emo_fu_2062_p2 SOURCE ../fips202.c:206 VARIABLE Emo LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln207_fu_2068_p2 SOURCE ../fips202.c:207 VARIABLE xor_ln207 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln207_fu_2074_p2 SOURCE ../fips202.c:207 VARIABLE and_ln207 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emu_fu_2080_p2 SOURCE ../fips202.c:207 VARIABLE Emu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abi_2_fu_1614_p2 SOURCE ../fips202.c:209 VARIABLE Abi_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ago_2_fu_1634_p2 SOURCE ../fips202.c:211 VARIABLE Ago_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aku_2_fu_1654_p2 SOURCE ../fips202.c:213 VARIABLE Aku_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ama_2_fu_1674_p2 SOURCE ../fips202.c:215 VARIABLE Ama_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ase_2_fu_1694_p2 SOURCE ../fips202.c:217 VARIABLE Ase_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln219_fu_2116_p2 SOURCE ../fips202.c:219 VARIABLE xor_ln219 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln219_fu_2122_p2 SOURCE ../fips202.c:219 VARIABLE and_ln219 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esa_fu_2128_p2 SOURCE ../fips202.c:219 VARIABLE Esa LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln220_fu_2134_p2 SOURCE ../fips202.c:220 VARIABLE xor_ln220 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln220_fu_2140_p2 SOURCE ../fips202.c:220 VARIABLE and_ln220 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ese_fu_2146_p2 SOURCE ../fips202.c:220 VARIABLE Ese LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln221_fu_2152_p2 SOURCE ../fips202.c:221 VARIABLE xor_ln221 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln221_fu_2158_p2 SOURCE ../fips202.c:221 VARIABLE and_ln221 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esi_fu_2164_p2 SOURCE ../fips202.c:221 VARIABLE Esi LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln222_fu_2170_p2 SOURCE ../fips202.c:222 VARIABLE xor_ln222 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln222_fu_2176_p2 SOURCE ../fips202.c:222 VARIABLE and_ln222 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eso_fu_2182_p2 SOURCE ../fips202.c:222 VARIABLE Eso LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_fu_2188_p2 SOURCE ../fips202.c:223 VARIABLE xor_ln223 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_fu_2194_p2 SOURCE ../fips202.c:223 VARIABLE and_ln223 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esu_fu_2200_p2 SOURCE ../fips202.c:223 VARIABLE Esu LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln226_fu_2206_p2 SOURCE ../fips202.c:226 VARIABLE xor_ln226 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln226_1_fu_2212_p2 SOURCE ../fips202.c:226 VARIABLE xor_ln226_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln226_2_fu_2217_p2 SOURCE ../fips202.c:226 VARIABLE xor_ln226_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCa_6_fu_2223_p2 SOURCE ../fips202.c:226 VARIABLE BCa_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln227_fu_2229_p2 SOURCE ../fips202.c:227 VARIABLE xor_ln227 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln227_1_fu_2235_p2 SOURCE ../fips202.c:227 VARIABLE xor_ln227_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln227_2_fu_2240_p2 SOURCE ../fips202.c:227 VARIABLE xor_ln227_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCe_6_fu_2246_p2 SOURCE ../fips202.c:227 VARIABLE BCe_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln228_fu_2252_p2 SOURCE ../fips202.c:228 VARIABLE xor_ln228 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln228_1_fu_2257_p2 SOURCE ../fips202.c:228 VARIABLE xor_ln228_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln228_2_fu_2263_p2 SOURCE ../fips202.c:228 VARIABLE xor_ln228_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCi_6_fu_2269_p2 SOURCE ../fips202.c:228 VARIABLE BCi_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln229_fu_2275_p2 SOURCE ../fips202.c:229 VARIABLE xor_ln229 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln229_1_fu_2281_p2 SOURCE ../fips202.c:229 VARIABLE xor_ln229_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln229_2_fu_2287_p2 SOURCE ../fips202.c:229 VARIABLE xor_ln229_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCo_6_fu_2292_p2 SOURCE ../fips202.c:229 VARIABLE BCo_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln230_fu_2298_p2 SOURCE ../fips202.c:230 VARIABLE xor_ln230 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln230_1_fu_2303_p2 SOURCE ../fips202.c:230 VARIABLE xor_ln230_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln230_2_fu_2309_p2 SOURCE ../fips202.c:230 VARIABLE xor_ln230_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME BCu_6_fu_2315_p2 SOURCE ../fips202.c:230 VARIABLE BCu_6 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Da_1_fu_2341_p2 SOURCE ../fips202.c:233 VARIABLE Da_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME De_1_fu_2367_p2 SOURCE ../fips202.c:234 VARIABLE De_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Di_1_fu_2393_p2 SOURCE ../fips202.c:235 VARIABLE Di_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Do_1_fu_2419_p2 SOURCE ../fips202.c:236 VARIABLE Do_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Du_1_fu_2445_p2 SOURCE ../fips202.c:237 VARIABLE Du_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eba_2_fu_2451_p2 SOURCE ../fips202.c:239 VARIABLE Eba_2 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ege_1_fu_2456_p2 SOURCE ../fips202.c:241 VARIABLE Ege_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eki_1_fu_2484_p2 SOURCE ../fips202.c:243 VARIABLE Eki_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emo_1_fu_2512_p2 SOURCE ../fips202.c:245 VARIABLE Emo_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esu_1_fu_2540_p2 SOURCE ../fips202.c:247 VARIABLE Esu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln250_fu_2568_p2 SOURCE ../fips202.c:250 VARIABLE xor_ln250 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln250_fu_2574_p2 SOURCE ../fips202.c:250 VARIABLE and_ln250 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln250_1_fu_2580_p2 SOURCE ../fips202.c:250 VARIABLE xor_ln250_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aba_3_fu_2586_p2 SOURCE ../fips202.c:250 VARIABLE Aba_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln251_fu_2592_p2 SOURCE ../fips202.c:251 VARIABLE xor_ln251 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln251_fu_2598_p2 SOURCE ../fips202.c:251 VARIABLE and_ln251 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abe_3_fu_2604_p2 SOURCE ../fips202.c:251 VARIABLE Abe_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln252_fu_2610_p2 SOURCE ../fips202.c:252 VARIABLE xor_ln252 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln252_fu_2616_p2 SOURCE ../fips202.c:252 VARIABLE and_ln252 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abi_3_fu_2622_p2 SOURCE ../fips202.c:252 VARIABLE Abi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln253_fu_2628_p2 SOURCE ../fips202.c:253 VARIABLE xor_ln253 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln253_fu_2634_p2 SOURCE ../fips202.c:253 VARIABLE and_ln253 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abo_3_fu_2640_p2 SOURCE ../fips202.c:253 VARIABLE Abo_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln254_fu_2646_p2 SOURCE ../fips202.c:254 VARIABLE xor_ln254 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln254_fu_2652_p2 SOURCE ../fips202.c:254 VARIABLE and_ln254 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Abu_3_fu_2658_p2 SOURCE ../fips202.c:254 VARIABLE Abu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebo_1_fu_2664_p2 SOURCE ../fips202.c:256 VARIABLE Ebo_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egu_1_fu_2691_p2 SOURCE ../fips202.c:258 VARIABLE Egu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eka_1_fu_2719_p2 SOURCE ../fips202.c:260 VARIABLE Eka_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eme_1_fu_2747_p2 SOURCE ../fips202.c:262 VARIABLE Eme_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esi_1_fu_2775_p2 SOURCE ../fips202.c:264 VARIABLE Esi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln266_fu_2803_p2 SOURCE ../fips202.c:266 VARIABLE xor_ln266 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln266_fu_2809_p2 SOURCE ../fips202.c:266 VARIABLE and_ln266 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aga_3_fu_2815_p2 SOURCE ../fips202.c:266 VARIABLE Aga_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln267_fu_2821_p2 SOURCE ../fips202.c:267 VARIABLE xor_ln267 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln267_fu_2827_p2 SOURCE ../fips202.c:267 VARIABLE and_ln267 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Age_3_fu_2833_p2 SOURCE ../fips202.c:267 VARIABLE Age_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln268_fu_2839_p2 SOURCE ../fips202.c:268 VARIABLE xor_ln268 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln268_fu_2845_p2 SOURCE ../fips202.c:268 VARIABLE and_ln268 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agi_3_fu_2851_p2 SOURCE ../fips202.c:268 VARIABLE Agi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln269_fu_2857_p2 SOURCE ../fips202.c:269 VARIABLE xor_ln269 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln269_fu_2863_p2 SOURCE ../fips202.c:269 VARIABLE and_ln269 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ago_3_fu_2869_p2 SOURCE ../fips202.c:269 VARIABLE Ago_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln270_fu_2875_p2 SOURCE ../fips202.c:270 VARIABLE xor_ln270 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln270_fu_2881_p2 SOURCE ../fips202.c:270 VARIABLE and_ln270 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Agu_3_fu_2887_p2 SOURCE ../fips202.c:270 VARIABLE Agu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebe_1_fu_2893_p2 SOURCE ../fips202.c:272 VARIABLE Ebe_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Egi_1_fu_2918_p2 SOURCE ../fips202.c:274 VARIABLE Egi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eko_1_fu_2946_p2 SOURCE ../fips202.c:276 VARIABLE Eko_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emu_1_fu_2974_p2 SOURCE ../fips202.c:278 VARIABLE Emu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Esa_1_fu_3002_p2 SOURCE ../fips202.c:280 VARIABLE Esa_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln282_fu_3030_p2 SOURCE ../fips202.c:282 VARIABLE xor_ln282 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln282_fu_3036_p2 SOURCE ../fips202.c:282 VARIABLE and_ln282 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aka_3_fu_3042_p2 SOURCE ../fips202.c:282 VARIABLE Aka_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln283_fu_3048_p2 SOURCE ../fips202.c:283 VARIABLE xor_ln283 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln283_fu_3054_p2 SOURCE ../fips202.c:283 VARIABLE and_ln283 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ake_3_fu_3060_p2 SOURCE ../fips202.c:283 VARIABLE Ake_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln284_fu_3066_p2 SOURCE ../fips202.c:284 VARIABLE xor_ln284 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_3072_p2 SOURCE ../fips202.c:284 VARIABLE and_ln284 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aki_3_fu_3078_p2 SOURCE ../fips202.c:284 VARIABLE Aki_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln285_fu_3084_p2 SOURCE ../fips202.c:285 VARIABLE xor_ln285 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln285_fu_3090_p2 SOURCE ../fips202.c:285 VARIABLE and_ln285 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ako_3_fu_3096_p2 SOURCE ../fips202.c:285 VARIABLE Ako_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln286_fu_3102_p2 SOURCE ../fips202.c:286 VARIABLE xor_ln286 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln286_fu_3108_p2 SOURCE ../fips202.c:286 VARIABLE and_ln286 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aku_3_fu_3114_p2 SOURCE ../fips202.c:286 VARIABLE Aku_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebu_1_fu_3120_p2 SOURCE ../fips202.c:288 VARIABLE Ebu_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ega_1_fu_3147_p2 SOURCE ../fips202.c:290 VARIABLE Ega_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eke_1_fu_3175_p2 SOURCE ../fips202.c:292 VARIABLE Eke_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Emi_1_fu_3203_p2 SOURCE ../fips202.c:294 VARIABLE Emi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eso_1_fu_3231_p2 SOURCE ../fips202.c:296 VARIABLE Eso_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln298_fu_3259_p2 SOURCE ../fips202.c:298 VARIABLE xor_ln298 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln298_fu_3265_p2 SOURCE ../fips202.c:298 VARIABLE and_ln298 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ama_3_fu_3271_p2 SOURCE ../fips202.c:298 VARIABLE Ama_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln299_fu_3277_p2 SOURCE ../fips202.c:299 VARIABLE xor_ln299 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln299_fu_3283_p2 SOURCE ../fips202.c:299 VARIABLE and_ln299 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ame_3_fu_3289_p2 SOURCE ../fips202.c:299 VARIABLE Ame_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln300_fu_3295_p2 SOURCE ../fips202.c:300 VARIABLE xor_ln300 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln300_fu_3301_p2 SOURCE ../fips202.c:300 VARIABLE and_ln300 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ami_3_fu_3307_p2 SOURCE ../fips202.c:300 VARIABLE Ami_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln301_fu_3313_p2 SOURCE ../fips202.c:301 VARIABLE xor_ln301 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln301_fu_3319_p2 SOURCE ../fips202.c:301 VARIABLE and_ln301 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amo_3_fu_3325_p2 SOURCE ../fips202.c:301 VARIABLE Amo_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln302_fu_3331_p2 SOURCE ../fips202.c:302 VARIABLE xor_ln302 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln302_fu_3337_p2 SOURCE ../fips202.c:302 VARIABLE and_ln302 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Amu_3_fu_3343_p2 SOURCE ../fips202.c:302 VARIABLE Amu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ebi_1_fu_3349_p2 SOURCE ../fips202.c:304 VARIABLE Ebi_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ego_1_fu_3376_p2 SOURCE ../fips202.c:306 VARIABLE Ego_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Eku_1_fu_3404_p2 SOURCE ../fips202.c:308 VARIABLE Eku_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ema_1_fu_3432_p2 SOURCE ../fips202.c:310 VARIABLE Ema_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ese_1_fu_3460_p2 SOURCE ../fips202.c:312 VARIABLE Ese_1 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln314_fu_3488_p2 SOURCE ../fips202.c:314 VARIABLE xor_ln314 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln314_fu_3494_p2 SOURCE ../fips202.c:314 VARIABLE and_ln314 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asa_3_fu_3500_p2 SOURCE ../fips202.c:314 VARIABLE Asa_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln315_fu_3506_p2 SOURCE ../fips202.c:315 VARIABLE xor_ln315 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln315_fu_3512_p2 SOURCE ../fips202.c:315 VARIABLE and_ln315 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Ase_3_fu_3518_p2 SOURCE ../fips202.c:315 VARIABLE Ase_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln316_fu_3524_p2 SOURCE ../fips202.c:316 VARIABLE xor_ln316 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln316_fu_3530_p2 SOURCE ../fips202.c:316 VARIABLE and_ln316 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asi_3_fu_3536_p2 SOURCE ../fips202.c:316 VARIABLE Asi_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln317_fu_3542_p2 SOURCE ../fips202.c:317 VARIABLE xor_ln317 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln317_fu_3548_p2 SOURCE ../fips202.c:317 VARIABLE and_ln317 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Aso_3_fu_3554_p2 SOURCE ../fips202.c:317 VARIABLE Aso_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln318_fu_3560_p2 SOURCE ../fips202.c:318 VARIABLE xor_ln318 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln318_fu_3566_p2 SOURCE ../fips202.c:318 VARIABLE and_ln318 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME Asu_3_fu_3572_p2 SOURCE ../fips202.c:318 VARIABLE Asu_3 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_841_p2 SOURCE ../fips202.c:127 VARIABLE add_ln127 LOOP state_permute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME KeccakF_RoundConstants_U SOURCE {} VARIABLE KeccakF_RoundConstants LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 24 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 2 URAM 0}} sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln759_fu_125_p2 SOURCE ../fips202.c:759 VARIABLE icmp_ln759 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_fu_131_p2 SOURCE ../fips202.c:759 VARIABLE add_ln759 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_154_p2 SOURCE ../fips202.c:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln754_fu_160_p3 SOURCE ../fips202.c:754 VARIABLE select_ln754 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln759_1_fu_168_p2 SOURCE ../fips202.c:759 VARIABLE add_ln759_1 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln759_fu_174_p3 SOURCE ../fips202.c:759 VARIABLE select_ln759 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_182_p2 SOURCE ../fips202.c:754 VARIABLE first_iter_1 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln45_fu_232_p2 SOURCE ../fips202.c:45 VARIABLE lshr_ln45 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_197_p2 SOURCE ../fips202.c:43 VARIABLE add_ln43 LOOP VITIS_LOOP_759_1_VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} sha3_256_hw {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME s_U SOURCE ../fips202.c:755 VARIABLE s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {64 25 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln477_fu_342_p2 SOURCE ../fips202.c:477 VARIABLE icmp_ln477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_336_p0 SOURCE ../fips202.c:477 VARIABLE add_ln477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 35 OPTYPE urem PRAGMA {} RTLNAME urem_32ns_9ns_32_36_seq_1_U8 SOURCE ../fips202.c:477 VARIABLE urem_ln477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_357_p3 SOURCE ../fips202.c:477 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME empty_30_fu_375_p2 SOURCE ../sha3_256.c:4 VARIABLE empty_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln477_fu_380_p3 SOURCE ../fips202.c:477 VARIABLE select_ln477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U7 SOURCE ../fips202.c:477 VARIABLE mul_ln477_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln477_2_fu_427_p2 SOURCE ../fips202.c:477 VARIABLE add_ln477_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln467_fu_444_p2 SOURCE ../fips202.c:467 VARIABLE sub_ln467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln477_1_fu_457_p2 SOURCE ../fips202.c:477 VARIABLE icmp_ln477_1 LOOP VITIS_LOOP_477_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln478_fu_483_p2 SOURCE ../fips202.c:478 VARIABLE icmp_ln478 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_489_p2 SOURCE ../fips202.c:478 VARIABLE add_ln478 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_495_p2 SOURCE ../fips202.c:26 VARIABLE icmp_ln26 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln479_fu_501_p3 SOURCE ../fips202.c:479 VARIABLE select_ln479 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln479_1_fu_544_p3 SOURCE ../fips202.c:479 VARIABLE select_ln479_1 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_1_fu_509_p2 SOURCE ../fips202.c:478 VARIABLE add_ln478_1 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln478_fu_515_p3 SOURCE ../fips202.c:478 VARIABLE select_ln478 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln27_fu_565_p2 SOURCE ../fips202.c:27 VARIABLE shl_ln27 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME r_1_fu_571_p2 SOURCE ../fips202.c:27 VARIABLE r_1 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_532_p2 SOURCE ../fips202.c:26 VARIABLE add_ln26 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_1_fu_538_p2 SOURCE ../fips202.c:26 VARIABLE icmp_ln26_1 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln480_fu_577_p2 SOURCE ../fips202.c:480 VARIABLE xor_ln480 LOOP absorb_loop2_VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_582_p2 SOURCE ../fips202.c:477 VARIABLE j_3 LOOP VITIS_LOOP_477_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_463_p2 SOURCE ../fips202.c:486 VARIABLE add_ln486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 35 OPTYPE urem PRAGMA {} RTLNAME urem_32ns_9ns_8_36_seq_1_U9 SOURCE ../fips202.c:486 VARIABLE urem_ln486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln486_fu_612_p2 SOURCE ../fips202.c:486 VARIABLE icmp_ln486 LOOP absorb_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_617_p2 SOURCE ../fips202.c:486 VARIABLE i_6 LOOP absorb_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln488_fu_677_p2 SOURCE ../fips202.c:488 VARIABLE shl_ln488 LOOP absorb_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln488_fu_683_p2 SOURCE ../fips202.c:488 VARIABLE xor_ln488 LOOP absorb_loop3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln490_fu_700_p2 SOURCE ../fips202.c:490 VARIABLE shl_ln490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln490_fu_710_p2 SOURCE ../fips202.c:490 VARIABLE xor_ln490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln491_fu_728_p2 SOURCE ../fips202.c:491 VARIABLE xor_ln491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 4 BRAM 9 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.71 seconds; current allocated memory: 412.664 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha3_256_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for sha3_256_hw.
Execute       syn_report -model sha3_256_hw -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 3.26 sec.
Command   csynth_design done; 18.54 sec.
Execute   export_design -flow none -format ip_catalog 
Execute     config_export -flow=none -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=sha3_256_hw xml_exists=0
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to sha3_256_hw
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=14 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
sha3_256_hw_flow_control_loop_pipe_sequential_init
sha3_256_hw_mul_32ns_34ns_65_2_1
sha3_256_hw_urem_32ns_9ns_32_36_seq_1
sha3_256_hw_urem_32ns_9ns_8_36_seq_1
sha3_256_hw_s_RAM_AUTO_1R1W
sha3_256_hw_gmem_m_axi
sha3_256_hw_control_s_axi
sha3_256_hw_control_r_s_axi
sha3_256_hw_Pipeline_VITIS_LOOP_472_1
KeccakF1600_StatePermute
sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1
sha3_256_hw
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.rtl_wrap.cfg.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.compgen.dataonly.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_472_1.tbgen.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/KeccakF1600_StatePermute.tbgen.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw_Pipeline_VITIS_LOOP_759_1_VITIS_LOOP_43_1.tbgen.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.constraint.tcl 
Execute     sc_get_clocks sha3_256_hw 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.constraint.tcl 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/sha3_256_hw.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/hyeon/vitis_hls/workspace/sha3/sha3_hls/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s sha3_256_hw.zip 
INFO: [HLS 200-802] Generated output file sha3_256_hw.zip
Command   export_design done; 46.92 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.16 sec.
Execute       cleanup_all 
