library ieee;
use ieee.std_logic_1164.all;
 
entity alu is
	port ( 
		A : in std_logic_vector(31 downto 0);
		B : in std_logic_vector(31 downto 0);
		S : out std_logic_vector(31 downto 0)
	);
end entity;