
---------- Begin Simulation Statistics ----------
final_tick                               1294246262000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 803768                       # Simulator instruction rate (inst/s)
host_mem_usage                                4502560                       # Number of bytes of host memory used
host_op_rate                                  1247880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1866.21                       # Real time elapsed on the host
host_tick_rate                              120396539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2328807785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.224685                       # Number of seconds simulated
sim_ticks                                224685393000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3360386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6720720                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      8670009                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       401122                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9107696                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2313079                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      8670009                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      6356930                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9561802                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          212145                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       320215                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          52723182                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         35612358                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       401193                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8833774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      45026650                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     14620076                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      767694187                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    446897337                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.717831                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.721437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    269393254     60.28%     60.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     44668225     10.00%     70.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     14991874      3.35%     73.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     17226134      3.85%     77.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23083581      5.17%     82.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14291055      3.20%     85.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10154939      2.27%     88.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8061625      1.80%     89.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     45026650     10.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    446897337                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          698559296                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       198704                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         237825453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             134565501                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           21      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    235954012     30.74%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     30.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     84772741     11.04%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu     24802932      3.23%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       754186      0.10%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    117779714     15.34%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      5624045      0.73%     61.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2786974      0.36%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    120554459     15.70%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       148336      0.02%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4983029      0.65%     77.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1595594      0.21%     78.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    129582472     16.88%     95.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     38355671      5.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    767694186                       # Class of committed instruction
system.switch_cpus.commit.refs              174516766                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             767694186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.898742                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.898742                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     277587331                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      788307524                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         54135214                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         112555319                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         420267                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4241404                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           136026206                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   928                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            40269679                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5740                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9561802                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          49178515                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             396904376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        117726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          118                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              514185997                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1282                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          840534                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.021278                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     51613482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2525224                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.144235                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    448939601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.763653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.150431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        328870707     73.26%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          7200840      1.60%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6916722      1.54%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          5318045      1.18%     77.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2927337      0.65%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6050503      1.35%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5879367      1.31%     80.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8661349      1.93%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         77114731     17.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    448939601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1179303580                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        659280547                       # number of floating regfile writes
system.switch_cpus.idleCycles                  431185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       479215                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          9068439                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.742205                       # Inst execution rate
system.switch_cpus.iew.exec_refs            182846493                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           40269679                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        12018021                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     136564488                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        29400                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        18938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     40534547                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    782307755                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     142576814                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1189924                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     782896180                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         164546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     115829757                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         420267                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     116182973                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       392834                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     17126006                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        14659                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        21244                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1998983                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       583282                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        21244                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       419206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        60009                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         917384469                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             775828131                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.598308                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         548878573                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.726477                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              776065898                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        423429028                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        61630784                       # number of integer regfile writes
system.switch_cpus.ipc                       1.112667                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.112667                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       120058      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     240770932     30.71%     30.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     30.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     30.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     85736049     10.93%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu     25295972      3.23%     44.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     44.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     44.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       764480      0.10%     44.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     44.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     44.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     44.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     44.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     44.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     44.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    118451549     15.11%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      5691814      0.73%     60.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2786974      0.36%     61.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    121093882     15.44%     76.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       148336      0.02%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5168006      0.66%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1645185      0.21%     77.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    137736157     17.57%     95.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     38676711      4.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      784086105                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       714725155                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1426714745                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    704157385                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    720781796                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2884364                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003679                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          213988      7.42%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      7.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         343241     11.90%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        23096      0.80%     20.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9010      0.31%     20.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         1409      0.05%     20.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       374086     12.97%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           2890      0.10%     33.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            16      0.00%     33.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1855447     64.33%     97.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        61181      2.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       72125256                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    593338875                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     71670746                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     76159733                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          782278355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         784086105                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        29400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     14613484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        57446                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        29400                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16372076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    448939601                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.746529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.482450                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    264039769     58.81%     58.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21546122      4.80%     63.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     24008932      5.35%     68.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     26800852      5.97%     74.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     28848300      6.43%     81.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     29043998      6.47%     87.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     23739720      5.29%     93.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16227211      3.61%     96.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     14684697      3.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    448939601                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.744853                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            49181020                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  2520                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     10681656                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       902309                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    136564488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     40534547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       217203176                       # number of misc regfile reads
system.switch_cpus.numCycles                449370786                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       129777800                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     748425762                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3933665                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         56052877                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       11736335                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         37750                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    1876732759                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      785936188                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    766153693                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         114647511                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      133760725                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         420267                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     147771732                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         17727837                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1194654049                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    414910542                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       269348                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        31088                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          26217205                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        39978                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1184184950                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1566672605                       # The number of ROB writes
system.switch_cpus.timesIdled                   35657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3480378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6960756                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12363                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             409053                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2954193                       # Transaction distribution
system.membus.trans_dist::CleanEvict           406193                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2951281                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2951281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        409053                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10081054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10081054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10081054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    404129728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    404129728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               404129728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3360334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3360334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3360334                       # Request fanout histogram
system.membus.reqLayer2.occupancy         19808360500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17128476750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1294246262000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            528823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5913869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       113317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          825735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2951555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2951555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        113317                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       415506                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       339951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10101183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10441134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14504576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    404911168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              419415744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3372543                       # Total snoops (count)
system.tol2bus.snoopTraffic                 189068352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6852921                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001804                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042436                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6840558     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12363      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6852921                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6553371000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5050618945                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         169976498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst       108507                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        11537                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120044                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       108507                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        11537                       # number of overall hits
system.l2.overall_hits::total                  120044                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         4810                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3355524                       # number of demand (read+write) misses
system.l2.demand_misses::total                3360334                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         4810                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3355524                       # number of overall misses
system.l2.overall_misses::total               3360334                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    446620500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 178573774500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     179020395000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    446620500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 178573774500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    179020395000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       113317                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3367061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3480378                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       113317                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3367061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3480378                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.042447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.996574                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.965508                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.042447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.996574                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.965508                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92852.494802                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 53217.850476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53274.583717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92852.494802                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 53217.850476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53274.583717                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2954193                       # number of writebacks
system.l2.writebacks::total                   2954193                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         4810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3355524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3360334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         4810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3355524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3360334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    398520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 145018534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 145417055000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    398520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 145018534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 145417055000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.042447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.996574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.965508                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.042447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.996574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.965508                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82852.494802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 43217.850476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 43274.583717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82852.494802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 43217.850476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 43274.583717                       # average overall mshr miss latency
system.l2.replacements                        3372543                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2959676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2959676                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2959676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2959676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       113317                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           113317                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       113317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       113317                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   274                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      2951281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2951281                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 142342575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  142342575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      2951555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2951555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 48230.776737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48230.776737                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      2951281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2951281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 112829765000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 112829765000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 38230.776737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38230.776737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       108507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             108507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         4810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    446620500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    446620500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       113317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         113317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.042447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92852.494802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92852.494802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         4810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    398520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    398520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.042447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042447                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82852.494802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82852.494802                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       404243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          404243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  36231199500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36231199500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       415506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        415506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.972893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.972893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89627.277405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89627.277405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       404243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       404243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  32188769500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  32188769500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.972893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.972893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79627.277405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79627.277405                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     6979673                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3372543                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.069558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      51.086656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.033747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         6.490271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.807883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1967.581443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.960733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          714                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 114744639                       # Number of tag accesses
system.l2.tags.data_accesses                114744639                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       307840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    214753536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          215061376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       307840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        307840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    189068352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       189068352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         4810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3355524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3360334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2954193                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2954193                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1370094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    955796606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             957166699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1370094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1370094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      841480389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            841480389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      841480389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1370094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    955796606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1798647089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    765923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      4810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    836698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000093208500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        43113                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        43113                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4560491                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             724120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3360334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2954193                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3360334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2954193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2518826                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2188270                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             52307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             51164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             54251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             52035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             52612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             51477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            50819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            50900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             51942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47224                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16532482000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4207540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             32310757000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19646.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38396.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   306664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  339482                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3360334                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2954193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  583277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  130168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  125995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  40183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  43999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  45573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  43230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  43252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  43193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       961250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.019785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.169107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    63.269340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       531709     55.31%     55.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       367435     38.22%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55158      5.74%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6725      0.70%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          125      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           60      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       961250                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        43113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.518289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.008146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.542905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1              19      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3             144      0.33%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5            1730      4.01%      4.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7            1193      2.77%      7.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9             567      1.32%      8.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11          1627      3.77%     12.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13          2426      5.63%     17.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15          2257      5.24%     23.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2613      6.06%     29.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          7644     17.73%     46.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          5536     12.84%     59.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3980      9.23%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          7501     17.40%     86.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          3032      7.03%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          1194      2.77%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           465      1.08%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           615      1.43%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35           281      0.65%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37           104      0.24%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            77      0.18%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41            73      0.17%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43            22      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         43113                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        43113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.764735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.619400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.371452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24027     55.73%     55.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1133      2.63%     58.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3944      9.15%     67.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4605     10.68%     78.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2120      4.92%     83.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2145      4.98%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2687      6.23%     94.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             2206      5.12%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               75      0.17%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               47      0.11%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               36      0.08%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               34      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               16      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               21      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         43113                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               53856512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               161204864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                49017024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               215061376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            189068352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       239.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    957.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    841.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  224684667000                       # Total gap between requests
system.mem_ctrls.avgGap                      35582.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       307840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     53548672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     49017024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1370093.515602947911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 238327339.775042682886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218158480.823005706072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         4810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3355524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2954193                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    199976250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  32110780750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5878313694000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     41575.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data      9569.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1989820.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3428163900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1822100940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3010880880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1988491140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17736051840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92896454520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8050374240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       128932517460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        573.835779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  20143401750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7502560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 197039431250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3435182520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1825842810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2997486240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2009459880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17736051840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      92883780000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8061014400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       128948817690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.908326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20175288000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7502560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 197007545000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1069560869000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   224685393000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1577814287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49061463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1626875750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1577814287                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49061463                       # number of overall hits
system.cpu.icache.overall_hits::total      1626875750                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       200724                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       117052                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         317776                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       200724                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       117052                       # number of overall misses
system.cpu.icache.overall_misses::total        317776                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1925333000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1925333000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1925333000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1925333000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1578015011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     49178515                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1627193526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1578015011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     49178515                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1627193526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002380                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002380                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 16448.527150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6058.774105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 16448.527150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6058.774105                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          285                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       313529                       # number of writebacks
system.cpu.icache.writebacks::total            313529                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3735                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3735                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3735                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3735                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       113317                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       113317                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       113317                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       113317                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1759952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1759952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1759952500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1759952500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 15531.230972                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15531.230972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 15531.230972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15531.230972                       # average overall mshr miss latency
system.cpu.icache.replacements                 313529                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1577814287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49061463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1626875750                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       200724                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       117052                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        317776                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1925333000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1925333000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1578015011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     49178515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1627193526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 16448.527150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6058.774105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       113317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       113317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1759952500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1759952500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 15531.230972                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15531.230972                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.992338                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           539511020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            313529                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1720.769115                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   480.374862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    31.617476                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.938232                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.061753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6509088145                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6509088145                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351409817                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    155438719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        506848536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351414878                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    155438719                       # number of overall hits
system.cpu.dcache.overall_hits::total       506853597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6780379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3411909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10192288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6780680                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3411909                       # number of overall misses
system.cpu.dcache.overall_misses::total      10192589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 191103909427                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 191103909427                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 191103909427                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 191103909427                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    358190196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    158850628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    517040824                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    358195558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    158850628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    517046186                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019713                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56010.845960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18749.853755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56010.845960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18749.300048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     20193381                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            394234                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.221815                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8787434                       # number of writebacks
system.cpu.dcache.writebacks::total           8787434                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        44848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        44848                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44848                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3367061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3367061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3367061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3367061                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 184974171427                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 184974171427                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 184974171427                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184974171427                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.021196                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.021196                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54936.388568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54936.388568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54936.388568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54936.388568                       # average overall mshr miss latency
system.cpu.dcache.replacements               10147229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    274024604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    118439103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       392463707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1074422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       460260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1534682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40178041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40178041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    275099026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    118899363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    393998389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003895                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87294.227176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26180.043162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        44754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       415506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  37003090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  37003090000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89055.488970                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89055.488970                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     77385213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36999616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      114384829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5705957                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2951649                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8657606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 150925868427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 150925868427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     83091170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     39951265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    123042435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.068671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.073881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51132.729002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17432.748548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2951555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2951555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 147971081427                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 147971081427                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.073879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023988                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 50133.262442                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50133.262442                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5061                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          301                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056136                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1294246262000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984309                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           516656742                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10147229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.916042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   423.406162                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    88.578147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.826965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.173004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2078332485                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2078332485                       # Number of data accesses

---------- End Simulation Statistics   ----------
