-- Quartus II VHDL Template
-- Binary Counter

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
USE ieee.std_logic_arith.ALL;
USE ieee.std_logic_unsigned.ALL;


entity gen_test is

	port
	(
		clk		: in std_logic;
		reset	 	: in std_logic;
		enable	: in std_logic;
		x		  	: out std_logic_vector (3 downto 0);
		y		  	: out std_logic_vector (3 downto 0);
		finish	: out std_logic			-- признак окончания счета
	);

end entity;

architecture rtl of gen_test is
begin

	process (clk)
		variable   cnt		   : std_logic_vector (7 downto 0);
	begin
		if (rising_edge(clk)) then

			if reset = '1' then
				-- Reset the counter to 0
				cnt := "00000000";			--начальное состояние счетчика

			elsif enable = '1' and not(cnt="11111111") then
				-- Increment the counter if counting is enabled			   
				cnt := cnt + 1;
			
			end if;
		end if;

		-- Output the current count
		if cnt="11111111" then finish <= '1';
			else finish <= '0';
		end if;
		x <= cnt(3  downto 0);
		y <= cnt(7 downto 4);

	end process;
 
end rtl;