# do corlice_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying /home/ubuntu/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/ubuntu/workdir/corlice {/home/ubuntu/workdir/corlice/corlice.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:19:38 on May 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ubuntu/workdir/corlice" /home/ubuntu/workdir/corlice/corlice.v 
# -- Compiling module corlice
# 
# Top level modules:
# 	corlice
# End time: 08:19:38 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:19:45 on May 24,2017
# vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv 
# -- Compiling package addr_mapping_tb_sv_unit
# -- Compiling module default_hash
# -- Compiling module addr_mapping_tb
# 
# Top level modules:
# 	addr_mapping_tb
# End time: 08:19:45 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:19:46 on May 24,2017
# vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv 
# -- Compiling package addr_mapping_tb_sv_unit
# -- Compiling module default_hash
# -- Compiling module addr_mapping_tb
# 
# Top level modules:
# 	addr_mapping_tb
# End time: 08:19:46 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.addr_mapping_tb
# vsim work.addr_mapping_tb 
# Start time: 08:19:50 on May 24,2017
# Loading sv_std.std
# Loading work.addr_mapping_tb_sv_unit
# Loading work.addr_mapping_tb
# Loading work.default_hash
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# Break in Task update at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 20
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# num_buckets is           4
step
step
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# lg_val is           2
step -over
# Next activity is in 1 ps.
restart
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# Break in Task update at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 20
step
restart
vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:24:31 on May 24,2017
# vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv 
# -- Compiling package addr_mapping_tb_sv_unit
# -- Compiling module default_hash
# -- Compiling module addr_mapping_tb
# 
# Top level modules:
# 	addr_mapping_tb
# End time: 08:24:31 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# Break in Task update at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 20
step -over
vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:25:41 on May 24,2017
# vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv 
# -- Compiling package addr_mapping_tb_sv_unit
# -- Compiling module default_hash
# -- Compiling module addr_mapping_tb
# 
# Top level modules:
# 	addr_mapping_tb
# End time: 08:25:41 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# Loading work.addr_mapping_tb_sv_unit
# Loading work.addr_mapping_tb
# Loading work.default_hash
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# num_buckets is           4
# lg_val is           2
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
# num_buckets is           8
# lg_val is           3
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           6
# coe_a is 510e08c683956e46
# coe_b is 3bd10f72769bf32e
# val is                    6
# num_buckets is          16
# lg_val is           4
restart
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# Break in Task update at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 21
step -over
step -over
step -over
step -over
step -over
step -over
restart
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# Break in Task update at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 21
restart
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# num_buckets is           4
# lg_val is           2
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
# num_buckets is           8
# lg_val is           3
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           6
# coe_a is 510e08c683956e46
# coe_b is 3bd10f72769bf32e
# val is                    6
# num_buckets is          16
# lg_val is           4
run
run
trdysty
# invalid command name "trdysty"
restzrt
# invalid command name "restzrt"
restart
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# Break in Task update at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 21
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# num_buckets is           4
step -over
step -over
# lg_val is           2
step
# Next activity is in 1 ps.
step -over
step -over
step -over
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
step -over
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# num_buckets is           8
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# lg_val is           3
step
# Next activity is in 1 ps.
step
step
step
step
step
step
step
step
step
step -over
step -over
step -over
# sva is aaaaaaaabbbbbbbb
step -over
# upper is aaaaaaaa
step -over
# lower is bbbbbbbb
step -over
# lg_num_buckets is           6
step -over
# coe_a is 510e08c683956e46
step -over
# coe_b is 3bd10f72769bf32e
step -over
# val is                    6
step -over
step -over
# Break in Task update at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 21
restart
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# Break in Task update at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 21
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
step -over
# num_buckets is           4
step -over
step -over
# lg_val is           2
step -over
# Next activity is in 1 ps.
step -over
step -over
step -over
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
restart
run
# Break in Task print at /home/ubuntu/workdir/corlice/addr_mapping_tb.sv line 40
restrt
# invalid command name "restrt"
restart 
restart
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           0
# coe_a is 0000000000000000
# coe_b is 0000000000000000
# val is                    0
# num_buckets is           4
# lg_val is           2
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
# num_buckets is           8
# lg_val is           3
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           6
# coe_a is 510e08c683956e46
# coe_b is 3bd10f72769bf32e
# val is                    6
# num_buckets is          16
# lg_val is           4
vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:34:41 on May 24,2017
# vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv 
# -- Compiling package addr_mapping_tb_sv_unit
# -- Compiling module default_hash
# -- Compiling module addr_mapping_tb
# 
# Top level modules:
# 	addr_mapping_tb
# End time: 08:34:41 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.addr_mapping_tb_sv_unit
# Loading work.addr_mapping_tb
# Loading work.default_hash
run
# num_buckets is           4
# lg_val is           2
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
# num_buckets is           8
# lg_val is           3
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           6
# coe_a is 510e08c683956e46
# coe_b is 3bd10f72769bf32e
# val is                    6
# num_buckets is          16
# lg_val is           4
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is          11
# coe_a is fa3744673386553a
# coe_b is 46f91c6a6b25d1b4
# val is                  244
vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:35:02 on May 24,2017
# vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv 
# -- Compiling package addr_mapping_tb_sv_unit
# -- Compiling module default_hash
# -- Compiling module addr_mapping_tb
# 
# Top level modules:
# 	addr_mapping_tb
# End time: 08:35:02 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.addr_mapping_tb_sv_unit
# Loading work.addr_mapping_tb
# Loading work.default_hash
run
# num_buckets is           4
# lg_val is           2
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
# num_buckets is           8
# lg_val is           3
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           6
# coe_a is 510e08c683956e46
# coe_b is 3bd10f72769bf32e
# val is                    6
# num_buckets is          16
# lg_val is           4
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is          11
# coe_a is fa3744673386553a
# coe_b is 46f91c6a6b25d1b4
# val is                  244
vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:29 on May 24,2017
# vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv 
# -- Compiling package addr_mapping_tb_sv_unit
# -- Compiling module addr_maping
# ** Warning: /home/ubuntu/workdir/corlice/addr_mapping.sv(25): (vlog-2250) Function "put" has no return value assignment.
# -- Compiling module default_hash
# -- Compiling module addr_mapping_tb
# 
# Top level modules:
# 	addr_maping
# 	addr_mapping_tb
# End time: 08:36:29 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Loading work.addr_mapping_tb_sv_unit
# Loading work.addr_mapping_tb
# Loading work.default_hash
run
# num_buckets is           4
# lg_val is           2
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
# num_buckets is           8
# lg_val is           3
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           3
# coe_a is 510e08c683956e46
# coe_b is 3bd10f72769bf32e
# val is                    0
# num_buckets is          16
# lg_val is           4
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           4
# coe_a is fa3744673386553a
# coe_b is 46f91c6a6b25d1b4
# val is                    1
vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:23 on May 24,2017
# vlog -reportprogress 300 -work work /home/ubuntu/workdir/corlice/addr_mapping_tb.sv 
# -- Compiling package addr_mapping_tb_sv_unit
# -- Compiling module addr_maping
# ** Warning: /home/ubuntu/workdir/corlice/addr_mapping.sv(25): (vlog-2250) Function "put" has no return value assignment.
# -- Compiling module default_hash
# -- Compiling module addr_mapping_tb
# 
# Top level modules:
# 	addr_maping
# 	addr_mapping_tb
# End time: 08:37:23 on May 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# Loading work.addr_mapping_tb_sv_unit
# Loading work.addr_mapping_tb
# Loading work.default_hash
run
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           2
# coe_a is eb5aa3b817750c26
# coe_b is 9d0db966bcb9e3b6
# val is                    2
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           3
# coe_a is 510e08c683956e46
# coe_b is 3bd10f72769bf32e
# val is                    0
# sva is aaaaaaaabbbbbbbb
# upper is aaaaaaaa
# lower is bbbbbbbb
# lg_num_buckets is           4
# coe_a is fa3744673386553a
# coe_b is 46f91c6a6b25d1b4
# val is                    1
