{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 13:50:29 2017 " "Info: Processing started: Fri Jan 20 13:50:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SeaQuestTrig1 -c SeaQuestTrig1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SeaQuestTrig1 -c SeaQuestTrig1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "LCLK " "Info: Assuming node \"LCLK\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } { 576 4592 4736 592 "LCLK" "" } { 584 4000 4064 600 "LCLK" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[12\] " "Info: Assuming node \"B\[12\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[13\] " "Info: Assuming node \"B\[13\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[15\] " "Info: Assuming node \"B\[15\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[14\] " "Info: Assuming node \"B\[14\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[8\] " "Info: Assuming node \"B\[8\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[11\] " "Info: Assuming node \"B\[11\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[9\] " "Info: Assuming node \"B\[9\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[10\] " "Info: Assuming node \"B\[10\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[5\] " "Info: Assuming node \"B\[5\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[6\] " "Info: Assuming node \"B\[6\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[7\] " "Info: Assuming node \"B\[7\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[4\] " "Info: Assuming node \"B\[4\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[1\] " "Info: Assuming node \"B\[1\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[3\] " "Info: Assuming node \"B\[3\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[0\] " "Info: Assuming node \"B\[0\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[2\] " "Info: Assuming node \"B\[2\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[28\] " "Info: Assuming node \"B\[28\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[28\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[31\] " "Info: Assuming node \"B\[31\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[31\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[30\] " "Info: Assuming node \"B\[30\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[30\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[29\] " "Info: Assuming node \"B\[29\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[29\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[26\] " "Info: Assuming node \"B\[26\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[26\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[24\] " "Info: Assuming node \"B\[24\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[25\] " "Info: Assuming node \"B\[25\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[25\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[27\] " "Info: Assuming node \"B\[27\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[27\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[17\] " "Info: Assuming node \"B\[17\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[16\] " "Info: Assuming node \"B\[16\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[18\] " "Info: Assuming node \"B\[18\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[19\] " "Info: Assuming node \"B\[19\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[21\] " "Info: Assuming node \"B\[21\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[20\] " "Info: Assuming node \"B\[20\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[22\] " "Info: Assuming node \"B\[22\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[23\] " "Info: Assuming node \"B\[23\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 424 2832 3000 440 "B\[31..0\]" "" } { 680 2376 2472 696 "B\[31..0\]" "" } { 760 3224 3528 776 "B\[31..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[3\] " "Info: Assuming node \"PULSE\[3\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[2\] " "Info: Assuming node \"PULSE\[2\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[0\] " "Info: Assuming node \"PULSE\[0\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE\[1\] " "Info: Assuming node \"PULSE\[1\]\" is an undefined clock" {  } { { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "186 " "Warning: Found 186 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[31\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~63 " "Info: Detected gated clock \"coin_reference:inst2\|C~63\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~62 " "Info: Detected gated clock \"coin_reference:inst2\|C~62\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[31\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[31\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[31\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[30\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~61 " "Info: Detected gated clock \"coin_reference:inst2\|C~61\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~60 " "Info: Detected gated clock \"coin_reference:inst2\|C~60\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[30\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[30\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[30\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[29\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~59 " "Info: Detected gated clock \"coin_reference:inst2\|C~59\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~58 " "Info: Detected gated clock \"coin_reference:inst2\|C~58\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[29\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[29\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[29\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[28\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~57 " "Info: Detected gated clock \"coin_reference:inst2\|C~57\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~56 " "Info: Detected gated clock \"coin_reference:inst2\|C~56\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[28\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[28\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[28\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[27\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~55 " "Info: Detected gated clock \"coin_reference:inst2\|C~55\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~54 " "Info: Detected gated clock \"coin_reference:inst2\|C~54\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[27\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[27\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[27\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[26\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~53 " "Info: Detected gated clock \"coin_reference:inst2\|C~53\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~52 " "Info: Detected gated clock \"coin_reference:inst2\|C~52\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[26\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[26\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[26\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[25\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~51 " "Info: Detected gated clock \"coin_reference:inst2\|C~51\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~50 " "Info: Detected gated clock \"coin_reference:inst2\|C~50\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[25\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[25\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[25\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[24\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~49 " "Info: Detected gated clock \"coin_reference:inst2\|C~49\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~48 " "Info: Detected gated clock \"coin_reference:inst2\|C~48\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[24\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[24\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[24\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[23\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~47 " "Info: Detected gated clock \"coin_reference:inst2\|C~47\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~46 " "Info: Detected gated clock \"coin_reference:inst2\|C~46\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[23\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[23\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[23\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[22\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~45 " "Info: Detected gated clock \"coin_reference:inst2\|C~45\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~44 " "Info: Detected gated clock \"coin_reference:inst2\|C~44\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[22\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[22\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[22\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[21\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~43 " "Info: Detected gated clock \"coin_reference:inst2\|C~43\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~42 " "Info: Detected gated clock \"coin_reference:inst2\|C~42\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[21\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[21\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[21\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[20\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~41 " "Info: Detected gated clock \"coin_reference:inst2\|C~41\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~40 " "Info: Detected gated clock \"coin_reference:inst2\|C~40\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[20\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[20\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[20\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[19\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~39 " "Info: Detected gated clock \"coin_reference:inst2\|C~39\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~38 " "Info: Detected gated clock \"coin_reference:inst2\|C~38\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[19\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[19\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[19\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[18\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~37 " "Info: Detected gated clock \"coin_reference:inst2\|C~37\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~36 " "Info: Detected gated clock \"coin_reference:inst2\|C~36\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[18\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[18\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[18\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[17\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~35 " "Info: Detected gated clock \"coin_reference:inst2\|C~35\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~34 " "Info: Detected gated clock \"coin_reference:inst2\|C~34\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[17\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[17\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[17\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[16\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~33 " "Info: Detected gated clock \"coin_reference:inst2\|C~33\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~32 " "Info: Detected gated clock \"coin_reference:inst2\|C~32\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[16\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[16\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[16\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[15\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~31 " "Info: Detected gated clock \"coin_reference:inst2\|C~31\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~30 " "Info: Detected gated clock \"coin_reference:inst2\|C~30\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[15\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[15\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[15\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[15\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[15\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~29 " "Info: Detected gated clock \"coin_reference:inst2\|C~29\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~28 " "Info: Detected gated clock \"coin_reference:inst2\|C~28\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[14\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[14\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[14\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[14\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[13\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~27 " "Info: Detected gated clock \"coin_reference:inst2\|C~27\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~26 " "Info: Detected gated clock \"coin_reference:inst2\|C~26\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[13\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[13\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[13\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[13\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[13\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[12\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~25 " "Info: Detected gated clock \"coin_reference:inst2\|C~25\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~24 " "Info: Detected gated clock \"coin_reference:inst2\|C~24\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[12\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[12\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[12\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[12\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[12\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[11\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~23 " "Info: Detected gated clock \"coin_reference:inst2\|C~23\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~22 " "Info: Detected gated clock \"coin_reference:inst2\|C~22\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[11\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[11\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[11\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[11\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[11\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[10\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~21 " "Info: Detected gated clock \"coin_reference:inst2\|C~21\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~20 " "Info: Detected gated clock \"coin_reference:inst2\|C~20\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[10\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[10\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[10\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[10\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[10\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[9\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~19 " "Info: Detected gated clock \"coin_reference:inst2\|C~19\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~18 " "Info: Detected gated clock \"coin_reference:inst2\|C~18\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[9\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[9\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[9\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[9\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[9\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[8\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~17 " "Info: Detected gated clock \"coin_reference:inst2\|C~17\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~16 " "Info: Detected gated clock \"coin_reference:inst2\|C~16\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[8\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[8\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[8\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[8\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[8\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[7\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~15 " "Info: Detected gated clock \"coin_reference:inst2\|C~15\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~14 " "Info: Detected gated clock \"coin_reference:inst2\|C~14\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[7\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[7\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[7\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[7\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[7\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[6\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~13 " "Info: Detected gated clock \"coin_reference:inst2\|C~13\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~12 " "Info: Detected gated clock \"coin_reference:inst2\|C~12\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[6\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[6\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[6\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[6\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[6\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[5\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~11 " "Info: Detected gated clock \"coin_reference:inst2\|C~11\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~10 " "Info: Detected gated clock \"coin_reference:inst2\|C~10\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[5\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[5\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[5\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[5\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[5\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[4\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~9 " "Info: Detected gated clock \"coin_reference:inst2\|C~9\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~8 " "Info: Detected gated clock \"coin_reference:inst2\|C~8\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[4\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[4\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[3\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~7 " "Info: Detected gated clock \"coin_reference:inst2\|C~7\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~6 " "Info: Detected gated clock \"coin_reference:inst2\|C~6\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[3\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[3\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[3\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[3\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[3\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[2\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~5 " "Info: Detected gated clock \"coin_reference:inst2\|C~5\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~4 " "Info: Detected gated clock \"coin_reference:inst2\|C~4\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[2\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[2\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[2\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[2\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[2\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[1\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~3 " "Info: Detected gated clock \"coin_reference:inst2\|C~3\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~2 " "Info: Detected gated clock \"coin_reference:inst2\|C~2\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[14\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[14\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[1\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[1\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[4\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[4\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C_STATUS\[0\] " "Info: Detected gated clock \"coin_reference:inst2\|C_STATUS\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 158 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C_STATUS\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~1 " "Info: Detected gated clock \"coin_reference:inst2\|C~1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|C~0 " "Info: Detected gated clock \"coin_reference:inst2\|C~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 193 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|C~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|A_MASK\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|A_MASK\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|A_MASK\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|B_MASK\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|B_MASK\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|B_MASK\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLYPW_IO3:inst30\|inst34\[0\] " "Info: Detected ripple clock \"DLYPW_IO3:inst30\|inst34\[0\]\" as buffer" {  } { { "DLYPW_IO3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/DLYPW_IO3.bdf" { { -568 1960 2024 -488 "inst34" "" } } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLYPW_IO3:inst30\|inst34\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|PDL_PULSEOUT~1 " "Info: Detected gated clock \"coin_reference:inst2\|PDL_PULSEOUT~1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 206 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_PULSEOUT~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|PDL_PULSEOUT~0 " "Info: Detected gated clock \"coin_reference:inst2\|PDL_PULSEOUT~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 206 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_PULSEOUT~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux1~0 " "Info: Detected gated clock \"coin_reference:inst2\|Mux1~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux4~0 " "Info: Detected gated clock \"coin_reference:inst2\|Mux4~0\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[0\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[0\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|PDL_IN_i " "Info: Detected ripple clock \"coin_reference:inst2\|PDL_IN_i\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 211 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|PDL_IN_i" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux4 " "Info: Detected gated clock \"coin_reference:inst2\|Mux4\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "coin_reference:inst2\|MODE\[1\] " "Info: Detected ripple clock \"coin_reference:inst2\|MODE\[1\]\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|MODE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "coin_reference:inst2\|Mux1 " "Info: Detected gated clock \"coin_reference:inst2\|Mux1\" as buffer" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "coin_reference:inst2\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 memory GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8 memory GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8 802 ps " "Info: Slack time is 802 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" between source memory \"GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8\" and destination memory \"GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "256.02 MHz 3.906 ns " "Info: Fmax is 256.02 MHz (period= 3.906 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.125 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 4.125 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.708 ns + " "Info: + Setup relationship between source and destination is 4.708 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.078 ns " "Info: + Latch edge is 3.078 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.630 ns " "Info: - Launch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns + Largest " "Info: + Largest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 destination 1.966 ns + Shortest memory " "Info: + Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to destination memory is 1.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4402 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4402; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.545 ns) 1.966 ns GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8 2 MEM M4K_X49_Y22 0 " "Info: 2: + IC(1.421 ns) + CELL(0.545 ns) = 1.966 ns; Loc. = M4K_X49_Y22; Fanout = 0; MEM Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "db/altsyncram_5gi1.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.545 ns ( 27.72 % ) " "Info: Total cell delay = 0.545 ns ( 27.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.28 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 source 1.977 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to source memory is 1.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4402 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4402; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.556 ns) 1.977 ns GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8 2 MEM M4K_X49_Y22 1 " "Info: 2: + IC(1.421 ns) + CELL(0.556 ns) = 1.977 ns; Loc. = M4K_X49_Y22; Fanout = 1; MEM Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "db/altsyncram_5gi1.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.556 ns ( 28.12 % ) " "Info: Total cell delay = 0.556 ns ( 28.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 71.88 % ) " "Info: Total interconnect delay = 1.421 ns ( 71.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.545ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.556ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_5gi1.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns - " "Info: - Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_5gi1.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.545ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.556ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.323 ns - Longest memory memory " "Info: - Longest memory to memory delay is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8 1 MEM M4K_X49_Y22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X49_Y22; Fanout = 1; MEM Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_datain_reg8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "db/altsyncram_5gi1.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.323 ns) 3.323 ns GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8 2 MEM M4K_X49_Y22 0 " "Info: 2: + IC(0.000 ns) + CELL(3.323 ns) = 3.323 ns; Loc. = M4K_X49_Y22; Fanout = 0; MEM Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|lpm_ram_dp2:inst6\|altsyncram:altsyncram_component\|altsyncram_5gi1:auto_generated\|ram_block1a0~porta_memory_reg8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "db/altsyncram_5gi1.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_5gi1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.323 ns ( 100.00 % ) " "Info: Total cell delay = 3.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 0.000ns } { 0.000ns 3.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.966 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.545ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.977 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} } { 0.000ns 1.421ns } { 0.000ns 0.556ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_datain_reg8 {} GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated|ram_block1a0~porta_memory_reg8 {} } { 0.000ns 0.000ns } { 0.000ns 3.323ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 register GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3 register GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14 1.262 ns " "Info: Slack time is 1.262 ns for clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "405.19 MHz " "Info: Fmax is restricted to 405.19 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.152 ns + Largest register register " "Info: + Largest register to register requirement is 2.152 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.354 ns + " "Info: + Setup relationship between source and destination is 2.354 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.255 ns " "Info: + Latch edge is 4.255 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns -0.453 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with  offset of -0.453 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.901 ns " "Info: - Launch edge is 1.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns 1.901 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with inverted offset of 1.901 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 destination 1.968 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X36_Y22_N5 4 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X36_Y22_N5; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 source 1.968 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3 2 REG LC_X35_Y22_N9 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X35_Y22_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns - " "Info: - Micro setup delay of destination is 0.029 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.890 ns - Longest register register " "Info: - Longest register to register delay is 0.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3 1 REG LC_X35_Y22_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y22_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.238 ns) 0.890 ns GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X36_Y22_N5 4 " "Info: 2: + IC(0.652 ns) + CELL(0.238 ns) = 0.890 ns; Loc. = LC_X36_Y22_N5; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 26.74 % ) " "Info: Total cell delay = 0.238 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.652 ns ( 73.26 % ) " "Info: Total interconnect delay = 0.652 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "0.890 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.652ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "0.890 ns" { GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.652ns } { 0.000ns 0.238ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GLB1 register ZeroSuppr3:inst31\|lpm_counter18:inst49\|lpm_counter:lpm_counter_component\|cntr_g9h:auto_generated\|safe_q\[0\] memory ZeroSuppr3:inst31\|lpm_ram_dp5:inst13\|altsyncram:altsyncram_component\|altsyncram_pi32:auto_generated\|ram_block1a7~portb_address_reg7 7.241 ns " "Info: Slack time is 7.241 ns for clock \"GLB1\" between source register \"ZeroSuppr3:inst31\|lpm_counter18:inst49\|lpm_counter:lpm_counter_component\|cntr_g9h:auto_generated\|safe_q\[0\]\" and destination memory \"ZeroSuppr3:inst31\|lpm_ram_dp5:inst13\|altsyncram:altsyncram_component\|altsyncram_pi32:auto_generated\|ram_block1a7~portb_address_reg7\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "114.17 MHz 8.759 ns " "Info: Fmax is 114.17 MHz (period= 8.759 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.761 ns + Largest register memory " "Info: + Largest register to memory requirement is 15.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.000 ns + " "Info: + Setup relationship between source and destination is 16.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 16.000 ns " "Info: + Latch edge is 16.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns + Largest " "Info: + Largest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 destination 3.425 ns + Shortest memory " "Info: + Shortest clock path from clock \"GLB1\" to destination memory is 3.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N4 5653 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N4; Fanout = 5653; CLK Node = 'GLB1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.553 ns) 3.425 ns ZeroSuppr3:inst31\|lpm_ram_dp5:inst13\|altsyncram:altsyncram_component\|altsyncram_pi32:auto_generated\|ram_block1a7~portb_address_reg7 2 MEM M4K_X19_Y19 2 " "Info: 2: + IC(2.872 ns) + CELL(0.553 ns) = 3.425 ns; Loc. = M4K_X19_Y19; Fanout = 2; MEM Node = 'ZeroSuppr3:inst31\|lpm_ram_dp5:inst13\|altsyncram:altsyncram_component\|altsyncram_pi32:auto_generated\|ram_block1a7~portb_address_reg7'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.425 ns" { GLB1 ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_pi32.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_pi32.tdf" 265 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 16.15 % ) " "Info: Total cell delay = 0.553 ns ( 16.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 83.85 % ) " "Info: Total interconnect delay = 2.872 ns ( 83.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.425 ns" { GLB1 ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.425 ns" { GLB1 {} ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 {} } { 0.000ns 2.872ns } { 0.000ns 0.553ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 source 3.419 ns - Longest register " "Info: - Longest clock path from clock \"GLB1\" to source register is 3.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N4 5653 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N4; Fanout = 5653; CLK Node = 'GLB1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.547 ns) 3.419 ns ZeroSuppr3:inst31\|lpm_counter18:inst49\|lpm_counter:lpm_counter_component\|cntr_g9h:auto_generated\|safe_q\[0\] 2 REG LC_X29_Y21_N2 4 " "Info: 2: + IC(2.872 ns) + CELL(0.547 ns) = 3.419 ns; Loc. = LC_X29_Y21_N2; Fanout = 4; REG Node = 'ZeroSuppr3:inst31\|lpm_counter18:inst49\|lpm_counter:lpm_counter_component\|cntr_g9h:auto_generated\|safe_q\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.419 ns" { GLB1 ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g9h.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/cntr_g9h.tdf" 174 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.00 % ) " "Info: Total cell delay = 0.547 ns ( 16.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 84.00 % ) " "Info: Total interconnect delay = 2.872 ns ( 84.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.419 ns" { GLB1 ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.419 ns" { GLB1 {} ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] {} } { 0.000ns 2.872ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.425 ns" { GLB1 ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.425 ns" { GLB1 {} ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 {} } { 0.000ns 2.872ns } { 0.000ns 0.553ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.419 ns" { GLB1 ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.419 ns" { GLB1 {} ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] {} } { 0.000ns 2.872ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "db/cntr_g9h.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/cntr_g9h.tdf" 174 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns - " "Info: - Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_pi32.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_pi32.tdf" 265 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.425 ns" { GLB1 ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.425 ns" { GLB1 {} ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 {} } { 0.000ns 2.872ns } { 0.000ns 0.553ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.419 ns" { GLB1 ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.419 ns" { GLB1 {} ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] {} } { 0.000ns 2.872ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.520 ns - Longest register memory " "Info: - Longest register to memory delay is 8.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ZeroSuppr3:inst31\|lpm_counter18:inst49\|lpm_counter:lpm_counter_component\|cntr_g9h:auto_generated\|safe_q\[0\] 1 REG LC_X29_Y21_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y21_N2; Fanout = 4; REG Node = 'ZeroSuppr3:inst31\|lpm_counter18:inst49\|lpm_counter:lpm_counter_component\|cntr_g9h:auto_generated\|safe_q\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g9h.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/cntr_g9h.tdf" 174 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.225 ns) 0.821 ns ZeroSuppr3:inst31\|lpm_compare8:inst47\|lpm_compare:lpm_compare_component\|cmpr_mgi:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LC_X28_Y21_N6 1 " "Info: 2: + IC(0.596 ns) + CELL(0.225 ns) = 0.821 ns; Loc. = LC_X28_Y21_N6; Fanout = 1; COMB Node = 'ZeroSuppr3:inst31\|lpm_compare8:inst47\|lpm_compare:lpm_compare_component\|cmpr_mgi:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_mgi.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/cmpr_mgi.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.454 ns) 1.805 ns ZeroSuppr3:inst31\|lpm_compare8:inst47\|lpm_compare:lpm_compare_component\|cmpr_mgi:auto_generated\|aneb_result_wire\[0\]~2 3 COMB LC_X29_Y21_N0 1 " "Info: 3: + IC(0.530 ns) + CELL(0.454 ns) = 1.805 ns; Loc. = LC_X29_Y21_N0; Fanout = 1; COMB Node = 'ZeroSuppr3:inst31\|lpm_compare8:inst47\|lpm_compare:lpm_compare_component\|cmpr_mgi:auto_generated\|aneb_result_wire\[0\]~2'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~0 ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_mgi.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/cmpr_mgi.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.088 ns) 2.820 ns ZeroSuppr3:inst31\|lpm_compare8:inst47\|lpm_compare:lpm_compare_component\|cmpr_mgi:auto_generated\|aneb_result_wire\[0\] 4 COMB LC_X28_Y20_N8 7 " "Info: 4: + IC(0.927 ns) + CELL(0.088 ns) = 2.820 ns; Loc. = LC_X28_Y20_N8; Fanout = 7; COMB Node = 'ZeroSuppr3:inst31\|lpm_compare8:inst47\|lpm_compare:lpm_compare_component\|cmpr_mgi:auto_generated\|aneb_result_wire\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~2 ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_mgi.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/cmpr_mgi.tdf" 29 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.225 ns) 4.039 ns ZeroSuppr3:inst31\|inst77~0 5 COMB LC_X28_Y21_N4 28 " "Info: 5: + IC(0.994 ns) + CELL(0.225 ns) = 4.039 ns; Loc. = LC_X28_Y21_N4; Fanout = 28; COMB Node = 'ZeroSuppr3:inst31\|inst77~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0] ZeroSuppr3:inst31|inst77~0 } "NODE_NAME" } } { "ZeroSuppr3.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/ZeroSuppr3.bdf" { { 1064 1552 1616 1112 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.340 ns) 5.656 ns ZeroSuppr3:inst31\|lpm_mux15:inst63\|lpm_mux:lpm_mux_component\|mux_vsd:auto_generated\|result_node\[7\]~7 6 COMB LC_X26_Y22_N6 8 " "Info: 6: + IC(1.277 ns) + CELL(0.340 ns) = 5.656 ns; Loc. = LC_X26_Y22_N6; Fanout = 8; COMB Node = 'ZeroSuppr3:inst31\|lpm_mux15:inst63\|lpm_mux:lpm_mux_component\|mux_vsd:auto_generated\|result_node\[7\]~7'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { ZeroSuppr3:inst31|inst77~0 ZeroSuppr3:inst31|lpm_mux15:inst63|lpm_mux:lpm_mux_component|mux_vsd:auto_generated|result_node[7]~7 } "NODE_NAME" } } { "db/mux_vsd.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/mux_vsd.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.610 ns) + CELL(0.254 ns) 8.520 ns ZeroSuppr3:inst31\|lpm_ram_dp5:inst13\|altsyncram:altsyncram_component\|altsyncram_pi32:auto_generated\|ram_block1a7~portb_address_reg7 7 MEM M4K_X19_Y19 2 " "Info: 7: + IC(2.610 ns) + CELL(0.254 ns) = 8.520 ns; Loc. = M4K_X19_Y19; Fanout = 2; MEM Node = 'ZeroSuppr3:inst31\|lpm_ram_dp5:inst13\|altsyncram:altsyncram_component\|altsyncram_pi32:auto_generated\|ram_block1a7~portb_address_reg7'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { ZeroSuppr3:inst31|lpm_mux15:inst63|lpm_mux:lpm_mux_component|mux_vsd:auto_generated|result_node[7]~7 ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_pi32.tdf" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/db/altsyncram_pi32.tdf" 265 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.586 ns ( 18.62 % ) " "Info: Total cell delay = 1.586 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.934 ns ( 81.38 % ) " "Info: Total interconnect delay = 6.934 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.520 ns" { ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~0 ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~2 ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0] ZeroSuppr3:inst31|inst77~0 ZeroSuppr3:inst31|lpm_mux15:inst63|lpm_mux:lpm_mux_component|mux_vsd:auto_generated|result_node[7]~7 ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.520 ns" { ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] {} ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~0 {} ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~2 {} ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0] {} ZeroSuppr3:inst31|inst77~0 {} ZeroSuppr3:inst31|lpm_mux15:inst63|lpm_mux:lpm_mux_component|mux_vsd:auto_generated|result_node[7]~7 {} ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 {} } { 0.000ns 0.596ns 0.530ns 0.927ns 0.994ns 1.277ns 2.610ns } { 0.000ns 0.225ns 0.454ns 0.088ns 0.225ns 0.340ns 0.254ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.425 ns" { GLB1 ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.425 ns" { GLB1 {} ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 {} } { 0.000ns 2.872ns } { 0.000ns 0.553ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.419 ns" { GLB1 ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.419 ns" { GLB1 {} ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] {} } { 0.000ns 2.872ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.520 ns" { ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~0 ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~2 ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0] ZeroSuppr3:inst31|inst77~0 ZeroSuppr3:inst31|lpm_mux15:inst63|lpm_mux:lpm_mux_component|mux_vsd:auto_generated|result_node[7]~7 ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.520 ns" { ZeroSuppr3:inst31|lpm_counter18:inst49|lpm_counter:lpm_counter_component|cntr_g9h:auto_generated|safe_q[0] {} ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~0 {} ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0]~2 {} ZeroSuppr3:inst31|lpm_compare8:inst47|lpm_compare:lpm_compare_component|cmpr_mgi:auto_generated|aneb_result_wire[0] {} ZeroSuppr3:inst31|inst77~0 {} ZeroSuppr3:inst31|lpm_mux15:inst63|lpm_mux:lpm_mux_component|mux_vsd:auto_generated|result_node[7]~7 {} ZeroSuppr3:inst31|lpm_ram_dp5:inst13|altsyncram:altsyncram_component|altsyncram_pi32:auto_generated|ram_block1a7~portb_address_reg7 {} } { 0.000ns 0.596ns 0.530ns 0.927ns 0.994ns 1.277ns 2.610ns } { 0.000ns 0.225ns 0.454ns 0.088ns 0.225ns 0.340ns 0.254ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GIN\[0\] " "Info: No valid register-to-register data paths exist for clock \"GIN\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LCLK register v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_10__Z register coin_reference:inst2\|REG_DOUT\[12\] 81.3 MHz 12.3 ns Internal " "Info: Clock \"LCLK\" has Internal fmax of 81.3 MHz between source register \"v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_10__Z\" and destination register \"coin_reference:inst2\|REG_DOUT\[12\]\" (period= 12.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.097 ns + Longest register register " "Info: + Longest register to register delay is 12.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_10__Z 1 REG LC_X21_Y26_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y26_N2; Fanout = 1; REG Node = 'v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_10__Z'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6596 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_10 2 COMB LC_X21_Y26_N2 9 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X21_Y26_N2; Fanout = 9; COMB Node = 'v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_10'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6262 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.088 ns) 1.475 ns coin_reference:inst2\|Equal15~1 3 COMB LC_X21_Y24_N3 2 " "Info: 3: + IC(1.096 ns) + CELL(0.088 ns) = 1.475 ns; Loc. = LC_X21_Y24_N3; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal15~1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 coin_reference:inst2|Equal15~1 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 635 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.454 ns) 2.882 ns coin_reference:inst2\|Equal15~3 4 COMB LC_X21_Y25_N5 10 " "Info: 4: + IC(0.953 ns) + CELL(0.454 ns) = 2.882 ns; Loc. = LC_X21_Y25_N5; Fanout = 10; COMB Node = 'coin_reference:inst2\|Equal15~3'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { coin_reference:inst2|Equal15~1 coin_reference:inst2|Equal15~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 635 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.088 ns) 4.022 ns coin_reference:inst2\|Equal26~0 5 COMB LC_X22_Y23_N9 8 " "Info: 5: + IC(1.052 ns) + CELL(0.088 ns) = 4.022 ns; Loc. = LC_X22_Y23_N9; Fanout = 8; COMB Node = 'coin_reference:inst2\|Equal26~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal26~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.454 ns) 6.117 ns coin_reference:inst2\|Equal26~1 6 COMB LC_X25_Y17_N3 16 " "Info: 6: + IC(1.641 ns) + CELL(0.454 ns) = 6.117 ns; Loc. = LC_X25_Y17_N3; Fanout = 16; COMB Node = 'coin_reference:inst2\|Equal26~1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { coin_reference:inst2|Equal26~0 coin_reference:inst2|Equal26~1 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.537 ns) + CELL(0.225 ns) 8.879 ns coin_reference:inst2\|Selector3~8 7 COMB LC_X18_Y20_N9 1 " "Info: 7: + IC(2.537 ns) + CELL(0.225 ns) = 8.879 ns; Loc. = LC_X18_Y20_N9; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector3~8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { coin_reference:inst2|Equal26~1 coin_reference:inst2|Selector3~8 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 632 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.225 ns) 10.403 ns coin_reference:inst2\|Selector3~9 8 COMB LC_X21_Y19_N8 1 " "Info: 8: + IC(1.299 ns) + CELL(0.225 ns) = 10.403 ns; Loc. = LC_X21_Y19_N8; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector3~9'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { coin_reference:inst2|Selector3~8 coin_reference:inst2|Selector3~9 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 632 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.467 ns) 12.097 ns coin_reference:inst2\|REG_DOUT\[12\] 9 REG LC_X23_Y21_N9 1 " "Info: 9: + IC(1.227 ns) + CELL(0.467 ns) = 12.097 ns; Loc. = LC_X23_Y21_N9; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[12\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { coin_reference:inst2|Selector3~9 coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 628 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.292 ns ( 18.95 % ) " "Info: Total cell delay = 2.292 ns ( 18.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.805 ns ( 81.05 % ) " "Info: Total interconnect delay = 9.805 ns ( 81.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.097 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 coin_reference:inst2|Equal15~1 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal26~0 coin_reference:inst2|Equal26~1 coin_reference:inst2|Selector3~8 coin_reference:inst2|Selector3~9 coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "12.097 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 {} coin_reference:inst2|Equal15~1 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal26~0 {} coin_reference:inst2|Equal26~1 {} coin_reference:inst2|Selector3~8 {} coin_reference:inst2|Selector3~9 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 1.096ns 0.953ns 1.052ns 1.641ns 2.537ns 1.299ns 1.227ns } { 0.000ns 0.291ns 0.088ns 0.454ns 0.088ns 0.454ns 0.225ns 0.225ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"LCLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 637 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 637; CLK Node = 'LCLK'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } { 576 4592 4736 592 "LCLK" "" } { 584 4000 4064 600 "LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|REG_DOUT\[12\] 2 REG LC_X23_Y21_N9 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X23_Y21_N9; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[12\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 628 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.471 ns - Longest register " "Info: - Longest clock path from clock \"LCLK\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 637 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 637; CLK Node = 'LCLK'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } { 576 4592 4736 592 "LCLK" "" } { 584 4000 4064 600 "LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.547 ns) 2.471 ns v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_10__Z 2 REG LC_X21_Y26_N2 1 " "Info: 2: + IC(0.794 ns) + CELL(0.547 ns) = 2.471 ns; Loc. = LC_X21_Y26_N2; Fanout = 1; REG Node = 'v1495usr_hal:inst3\|localbusif:I1\|ADDR_s_10__Z'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6596 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.87 % ) " "Info: Total cell delay = 1.677 ns ( 67.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.794 ns ( 32.13 % ) " "Info: Total interconnect delay = 0.794 ns ( 32.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z {} } { 0.000ns 0.000ns 0.794ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z {} } { 0.000ns 0.000ns 0.794ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "v1495usr_hal.vqm" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6596 3 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 628 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.097 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 coin_reference:inst2|Equal15~1 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal26~0 coin_reference:inst2|Equal26~1 coin_reference:inst2|Selector3~8 coin_reference:inst2|Selector3~9 coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "12.097 ns" { v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 {} coin_reference:inst2|Equal15~1 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal26~0 {} coin_reference:inst2|Equal26~1 {} coin_reference:inst2|Selector3~8 {} coin_reference:inst2|Selector3~9 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 1.096ns 0.953ns 1.052ns 1.641ns 2.537ns 1.299ns 1.227ns } { 0.000ns 0.291ns 0.088ns 0.454ns 0.088ns 0.454ns 0.225ns 0.225ns 0.467ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LCLK v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { LCLK {} LCLK~out0 {} v1495usr_hal:inst3|localbusif:I1|ADDR_s_10__Z {} } { 0.000ns 0.000ns 0.794ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[12\] " "Info: No valid register-to-register data paths exist for clock \"B\[12\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[13\] " "Info: No valid register-to-register data paths exist for clock \"B\[13\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[15\] " "Info: No valid register-to-register data paths exist for clock \"B\[15\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[14\] " "Info: No valid register-to-register data paths exist for clock \"B\[14\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[8\] " "Info: No valid register-to-register data paths exist for clock \"B\[8\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[11\] " "Info: No valid register-to-register data paths exist for clock \"B\[11\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[9\] " "Info: No valid register-to-register data paths exist for clock \"B\[9\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[10\] " "Info: No valid register-to-register data paths exist for clock \"B\[10\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[5\] " "Info: No valid register-to-register data paths exist for clock \"B\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[6\] " "Info: No valid register-to-register data paths exist for clock \"B\[6\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[7\] " "Info: No valid register-to-register data paths exist for clock \"B\[7\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[4\] " "Info: No valid register-to-register data paths exist for clock \"B\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[1\] " "Info: No valid register-to-register data paths exist for clock \"B\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[3\] " "Info: No valid register-to-register data paths exist for clock \"B\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[0\] " "Info: No valid register-to-register data paths exist for clock \"B\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[2\] " "Info: No valid register-to-register data paths exist for clock \"B\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[28\] " "Info: No valid register-to-register data paths exist for clock \"B\[28\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[31\] " "Info: No valid register-to-register data paths exist for clock \"B\[31\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[30\] " "Info: No valid register-to-register data paths exist for clock \"B\[30\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[29\] " "Info: No valid register-to-register data paths exist for clock \"B\[29\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[26\] " "Info: No valid register-to-register data paths exist for clock \"B\[26\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[24\] " "Info: No valid register-to-register data paths exist for clock \"B\[24\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[25\] " "Info: No valid register-to-register data paths exist for clock \"B\[25\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[27\] " "Info: No valid register-to-register data paths exist for clock \"B\[27\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[17\] " "Info: No valid register-to-register data paths exist for clock \"B\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[16\] " "Info: No valid register-to-register data paths exist for clock \"B\[16\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[18\] " "Info: No valid register-to-register data paths exist for clock \"B\[18\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[19\] " "Info: No valid register-to-register data paths exist for clock \"B\[19\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[21\] " "Info: No valid register-to-register data paths exist for clock \"B\[21\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[20\] " "Info: No valid register-to-register data paths exist for clock \"B\[20\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[22\] " "Info: No valid register-to-register data paths exist for clock \"B\[22\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "B\[23\] " "Info: No valid register-to-register data paths exist for clock \"B\[23\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PULSE\[3\] register coin_reference:inst2\|CNT\[15\] register coin_reference:inst2\|STOP_DLO 193.95 MHz 5.156 ns Internal " "Info: Clock \"PULSE\[3\]\" has Internal fmax of 193.95 MHz between source register \"coin_reference:inst2\|CNT\[15\]\" and destination register \"coin_reference:inst2\|STOP_DLO\" (period= 5.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.954 ns + Longest register register " "Info: + Longest register to register delay is 4.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|CNT\[15\] 1 REG LC_X28_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y31_N7; Fanout = 2; REG Node = 'coin_reference:inst2\|CNT\[15\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 462 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.454 ns) 1.359 ns coin_reference:inst2\|Equal1~9 2 COMB LC_X28_Y32_N2 1 " "Info: 2: + IC(0.905 ns) + CELL(0.454 ns) = 1.359 ns; Loc. = LC_X28_Y32_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~9'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { coin_reference:inst2|CNT[15] coin_reference:inst2|Equal1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.454 ns) 2.658 ns coin_reference:inst2\|Equal1~10 3 COMB LC_X27_Y32_N3 2 " "Info: 3: + IC(0.845 ns) + CELL(0.454 ns) = 2.658 ns; Loc. = LC_X27_Y32_N3; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { coin_reference:inst2|Equal1~9 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.238 ns) 4.954 ns coin_reference:inst2\|STOP_DLO 4 REG LC_X16_Y26_N4 2 " "Info: 4: + IC(2.058 ns) + CELL(0.238 ns) = 4.954 ns; Loc. = LC_X16_Y26_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.146 ns ( 23.13 % ) " "Info: Total cell delay = 1.146 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 76.87 % ) " "Info: Total interconnect delay = 3.808 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { coin_reference:inst2|CNT[15] coin_reference:inst2|Equal1~9 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { coin_reference:inst2|CNT[15] {} coin_reference:inst2|Equal1~9 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.905ns 0.845ns 2.058ns } { 0.000ns 0.454ns 0.454ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[3\] destination 11.027 ns + Shortest register " "Info: + Shortest clock path from clock \"PULSE\[3\]\" to destination register is 11.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns PULSE\[3\] 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'PULSE\[3\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[3] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.489 ns) + CELL(0.088 ns) 5.712 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X13_Y26_N4 1 " "Info: 2: + IC(4.489 ns) + CELL(0.088 ns) = 5.712 ns; Loc. = LC_X13_Y26_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { PULSE[3] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.088 ns) 7.652 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(1.852 ns) + CELL(0.088 ns) = 7.652 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 11.027 ns coin_reference:inst2\|STOP_DLO 4 REG LC_X16_Y26_N4 2 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 11.027 ns; Loc. = LC_X16_Y26_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.858 ns ( 16.85 % ) " "Info: Total cell delay = 1.858 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.169 ns ( 83.15 % ) " "Info: Total interconnect delay = 9.169 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 4.489ns 1.852ns 2.828ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[3\] source 11.027 ns - Longest register " "Info: - Longest clock path from clock \"PULSE\[3\]\" to source register is 11.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns PULSE\[3\] 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'PULSE\[3\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[3] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.489 ns) + CELL(0.088 ns) 5.712 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X13_Y26_N4 1 " "Info: 2: + IC(4.489 ns) + CELL(0.088 ns) = 5.712 ns; Loc. = LC_X13_Y26_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { PULSE[3] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.088 ns) 7.652 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(1.852 ns) + CELL(0.088 ns) = 7.652 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 11.027 ns coin_reference:inst2\|CNT\[15\] 4 REG LC_X28_Y31_N7 2 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 11.027 ns; Loc. = LC_X28_Y31_N7; Fanout = 2; REG Node = 'coin_reference:inst2\|CNT\[15\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 462 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.858 ns ( 16.85 % ) " "Info: Total cell delay = 1.858 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.169 ns ( 83.15 % ) " "Info: Total interconnect delay = 9.169 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[15] {} } { 0.000ns 0.000ns 4.489ns 1.852ns 2.828ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 4.489ns 1.852ns 2.828ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[15] {} } { 0.000ns 0.000ns 4.489ns 1.852ns 2.828ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 462 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 203 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { coin_reference:inst2|CNT[15] coin_reference:inst2|Equal1~9 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { coin_reference:inst2|CNT[15] {} coin_reference:inst2|Equal1~9 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.905ns 0.845ns 2.058ns } { 0.000ns 0.454ns 0.454ns 0.238ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 4.489ns 1.852ns 2.828ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[15] {} } { 0.000ns 0.000ns 4.489ns 1.852ns 2.828ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PULSE\[2\] register coin_reference:inst2\|CNT\[15\] register coin_reference:inst2\|STOP_DLO 193.95 MHz 5.156 ns Internal " "Info: Clock \"PULSE\[2\]\" has Internal fmax of 193.95 MHz between source register \"coin_reference:inst2\|CNT\[15\]\" and destination register \"coin_reference:inst2\|STOP_DLO\" (period= 5.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.954 ns + Longest register register " "Info: + Longest register to register delay is 4.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|CNT\[15\] 1 REG LC_X28_Y31_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y31_N7; Fanout = 2; REG Node = 'coin_reference:inst2\|CNT\[15\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 462 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.454 ns) 1.359 ns coin_reference:inst2\|Equal1~9 2 COMB LC_X28_Y32_N2 1 " "Info: 2: + IC(0.905 ns) + CELL(0.454 ns) = 1.359 ns; Loc. = LC_X28_Y32_N2; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~9'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { coin_reference:inst2|CNT[15] coin_reference:inst2|Equal1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.454 ns) 2.658 ns coin_reference:inst2\|Equal1~10 3 COMB LC_X27_Y32_N3 2 " "Info: 3: + IC(0.845 ns) + CELL(0.454 ns) = 2.658 ns; Loc. = LC_X27_Y32_N3; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { coin_reference:inst2|Equal1~9 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.238 ns) 4.954 ns coin_reference:inst2\|STOP_DLO 4 REG LC_X16_Y26_N4 2 " "Info: 4: + IC(2.058 ns) + CELL(0.238 ns) = 4.954 ns; Loc. = LC_X16_Y26_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.146 ns ( 23.13 % ) " "Info: Total cell delay = 1.146 ns ( 23.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 76.87 % ) " "Info: Total interconnect delay = 3.808 ns ( 76.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { coin_reference:inst2|CNT[15] coin_reference:inst2|Equal1~9 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { coin_reference:inst2|CNT[15] {} coin_reference:inst2|Equal1~9 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.905ns 0.845ns 2.058ns } { 0.000ns 0.454ns 0.454ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[2\] destination 10.305 ns + Shortest register " "Info: + Shortest clock path from clock \"PULSE\[2\]\" to destination register is 10.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns PULSE\[2\] 1 CLK PIN_T4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T4; Fanout = 1; CLK Node = 'PULSE\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[2] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.406 ns) + CELL(0.454 ns) 4.990 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X13_Y26_N4 1 " "Info: 2: + IC(3.406 ns) + CELL(0.454 ns) = 4.990 ns; Loc. = LC_X13_Y26_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.860 ns" { PULSE[2] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.088 ns) 6.930 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(1.852 ns) + CELL(0.088 ns) = 6.930 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 10.305 ns coin_reference:inst2\|STOP_DLO 4 REG LC_X16_Y26_N4 2 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 10.305 ns; Loc. = LC_X16_Y26_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|STOP_DLO'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.219 ns ( 21.53 % ) " "Info: Total cell delay = 2.219 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.086 ns ( 78.47 % ) " "Info: Total interconnect delay = 8.086 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.305 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.305 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 3.406ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[2\] source 10.305 ns - Longest register " "Info: - Longest clock path from clock \"PULSE\[2\]\" to source register is 10.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns PULSE\[2\] 1 CLK PIN_T4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_T4; Fanout = 1; CLK Node = 'PULSE\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[2] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.406 ns) + CELL(0.454 ns) 4.990 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X13_Y26_N4 1 " "Info: 2: + IC(3.406 ns) + CELL(0.454 ns) = 4.990 ns; Loc. = LC_X13_Y26_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.860 ns" { PULSE[2] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.088 ns) 6.930 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(1.852 ns) + CELL(0.088 ns) = 6.930 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 10.305 ns coin_reference:inst2\|CNT\[15\] 4 REG LC_X28_Y31_N7 2 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 10.305 ns; Loc. = LC_X28_Y31_N7; Fanout = 2; REG Node = 'coin_reference:inst2\|CNT\[15\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 462 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.219 ns ( 21.53 % ) " "Info: Total cell delay = 2.219 ns ( 21.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.086 ns ( 78.47 % ) " "Info: Total interconnect delay = 8.086 ns ( 78.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.305 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.305 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[15] {} } { 0.000ns 0.000ns 3.406ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.305 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.305 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 3.406ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.305 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.305 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[15] {} } { 0.000ns 0.000ns 3.406ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 462 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 203 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { coin_reference:inst2|CNT[15] coin_reference:inst2|Equal1~9 coin_reference:inst2|Equal1~10 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.954 ns" { coin_reference:inst2|CNT[15] {} coin_reference:inst2|Equal1~9 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.905ns 0.845ns 2.058ns } { 0.000ns 0.454ns 0.454ns 0.238ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.305 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|STOP_DLO } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.305 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|STOP_DLO {} } { 0.000ns 0.000ns 3.406ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.305 ns" { PULSE[2] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|CNT[15] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.305 ns" { PULSE[2] {} PULSE[2]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|CNT[15] {} } { 0.000ns 0.000ns 3.406ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.454ns 0.088ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PULSE\[0\] " "Info: No valid register-to-register data paths exist for clock \"PULSE\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PULSE\[1\] " "Info: No valid register-to-register data paths exist for clock \"PULSE\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 register GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\] register GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\] 662 ps " "Info: Minimum slack time is 662 ps for clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" between source register \"GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\]\" and destination register \"GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\] 1 REG LC_X29_Y30_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y30_N2; Fanout = 1; REG Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\] 2 REG LC_X29_Y30_N4 1 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X29_Y30_N4; Fanout = 1; REG Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.630 ns " "Info: + Latch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.630 ns " "Info: - Launch edge is -1.630 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk0 4.708 ns -1.630 ns  50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" is 4.708 ns with  offset of -1.630 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 destination 2.043 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to destination register is 2.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4402 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4402; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.547 ns) 2.043 ns GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\] 2 REG LC_X29_Y30_N4 1 " "Info: 2: + IC(1.496 ns) + CELL(0.547 ns) = 2.043 ns; Loc. = LC_X29_Y30_N4; Fanout = 1; REG Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst5\|inst17\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 26.77 % ) " "Info: Total cell delay = 0.547 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 73.23 % ) " "Info: Total interconnect delay = 1.496 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.496ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk0 source 2.043 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk0\" to source register is 2.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk0 1 CLK PLL_2 4402 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4402; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.547 ns) 2.043 ns GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\] 2 REG LC_X29_Y30_N2 1 " "Info: 2: + IC(1.496 ns) + CELL(0.547 ns) = 2.043 ns; Loc. = LC_X29_Y30_N2; Fanout = 1; REG Node = 'GRP32ch:L1_0\|GRP4ch:L2_1\|OutPipe1a:inst3\|inst17\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "OutPipe1a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 26.77 % ) " "Info: Total cell delay = 0.547 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 73.23 % ) " "Info: Total interconnect delay = 1.496 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} } { 0.000ns 1.496ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.496ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} } { 0.000ns 1.496ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "OutPipe1a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "OutPipe1a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/OutPipe1a.bdf" { { 152 1088 1152 232 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.496ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} } { 0.000ns 1.496ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|inst17[4] {} } { 0.000ns 1.496ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.043 ns" { altpll0:inst7|altpll:altpll_component|_clk0 {} GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|inst17[4] {} } { 0.000ns 1.496ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 register GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3 register GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14 3.016 ns " "Info: Minimum slack time is 3.016 ns for clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" between source register \"GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3\" and destination register \"GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3 1 REG LC_X57_Y22_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y22_N9; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X57_Y22_N7 4 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X57_Y22_N7; Fanout = 4; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.515 ns - Smallest register register " "Info: - Smallest register to register requirement is -2.515 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.354 ns + " "Info: + Hold relationship between source and destination is -2.354 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -0.453 ns " "Info: + Latch edge is -0.453 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns -0.453 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with  offset of -0.453 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.901 ns " "Info: - Launch edge is 1.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst7\|altpll:altpll_component\|_clk1 4.708 ns 1.901 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" is 4.708 ns with inverted offset of 1.901 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 destination 1.968 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to destination register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14 2 REG LC_X57_Y22_N7 4 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X57_Y22_N7; Fanout = 4; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|inst14'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst7\|altpll:altpll_component\|_clk1 source 1.968 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst7\|altpll:altpll_component\|_clk1\" to source register is 1.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst7\|altpll:altpll_component\|_clk1 1 CLK PLL_2 288 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 288; CLK Node = 'altpll0:inst7\|altpll:altpll_component\|_clk1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst7|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.547 ns) 1.968 ns GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3 2 REG LC_X57_Y22_N9 1 " "Info: 2: + IC(1.421 ns) + CELL(0.547 ns) = 1.968 ns; Loc. = LC_X57_Y22_N9; Fanout = 1; REG Node = 'GRP32ch:L1_2\|GRP4ch:L2_3\|Smaple4sh16a:L3_3\|L4_3'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 27.79 % ) " "Info: Total cell delay = 0.547 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 72.21 % ) " "Info: Total interconnect delay = 1.421 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 400 464 424 "L4_3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "Smaple4sh16a.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/Smaple4sh16a.bdf" { { 344 576 640 424 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|inst14 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "1.968 ns" { altpll0:inst7|altpll:altpll_component|_clk1 {} GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|L4_3 {} } { 0.000ns 1.421ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GLB1 register GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst97\[1\] register GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst92\[1\] 662 ps " "Info: Minimum slack time is 662 ps for clock \"GLB1\" between source register \"GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst97\[1\]\" and destination register \"GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst92\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst97\[1\] 1 REG LC_X66_Y20_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X66_Y20_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst97\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.089 ns) 0.501 ns GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst92\[1\] 2 REG LC_X66_Y20_N6 4 " "Info: 2: + IC(0.412 ns) + CELL(0.089 ns) = 0.501 ns; Loc. = LC_X66_Y20_N6; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst92\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.76 % ) " "Info: Total cell delay = 0.089 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 82.24 % ) " "Info: Total interconnect delay = 0.412 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GLB1 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GLB1\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 destination 3.344 ns + Longest register " "Info: + Longest clock path from clock \"GLB1\" to destination register is 3.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N4 5653 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N4; Fanout = 5653; CLK Node = 'GLB1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.797 ns) + CELL(0.547 ns) 3.344 ns GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst92\[1\] 2 REG LC_X66_Y20_N6 4 " "Info: 2: + IC(2.797 ns) + CELL(0.547 ns) = 3.344 ns; Loc. = LC_X66_Y20_N6; Fanout = 4; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst92\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.36 % ) " "Info: Total cell delay = 0.547 ns ( 16.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.797 ns ( 83.64 % ) " "Info: Total interconnect delay = 2.797 ns ( 83.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] {} } { 0.000ns 2.797ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GLB1 source 3.344 ns - Shortest register " "Info: - Shortest clock path from clock \"GLB1\" to source register is 3.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GLB1 1 CLK LC_X8_Y16_N4 5653 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y16_N4; Fanout = 5653; CLK Node = 'GLB1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GLB1 } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1584 3016 3080 1664 "GLB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.797 ns) + CELL(0.547 ns) 3.344 ns GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst97\[1\] 2 REG LC_X66_Y20_N9 1 " "Info: 2: + IC(2.797 ns) + CELL(0.547 ns) = 3.344 ns; Loc. = LC_X66_Y20_N9; Fanout = 1; REG Node = 'GRP32ch:L1_1\|GRP4ch:L2_3\|ChTK16nsB:inst31\|inst97\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] } "NODE_NAME" } } { "ChTK16nsB.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.547 ns ( 16.36 % ) " "Info: Total cell delay = 0.547 ns ( 16.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.797 ns ( 83.64 % ) " "Info: Total interconnect delay = 2.797 ns ( 83.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] {} } { 0.000ns 2.797ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] {} } { 0.000ns 2.797ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] {} } { 0.000ns 2.797ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 504 544 608 584 "inst97" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "ChTK16nsB.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/ChTK16nsB.bdf" { { 496 992 1056 576 "inst92" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] {} } { 0.000ns 2.797ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] {} } { 0.000ns 2.797ns } { 0.000ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] {} } { 0.000ns 0.412ns } { 0.000ns 0.089ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst92[1] {} } { 0.000ns 2.797ns } { 0.000ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.344 ns" { GLB1 GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.344 ns" { GLB1 {} GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|inst97[1] {} } { 0.000ns 2.797ns } { 0.000ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "LCLK 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"LCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "coin_reference:inst2\|GATEWIDTH\[5\] coin_reference:inst2\|DLO_PULSEOUT LCLK 3.913 ns " "Info: Found hold time violation between source  pin or register \"coin_reference:inst2\|GATEWIDTH\[5\]\" and destination pin or register \"coin_reference:inst2\|DLO_PULSEOUT\" for clock \"LCLK\" (Hold time is 3.913 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.236 ns + Largest " "Info: + Largest clock skew is 6.236 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 8.706 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 8.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 637 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 637; CLK Node = 'LCLK'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } { 576 4592 4736 592 "LCLK" "" } { 584 4000 4064 600 "LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.720 ns) 2.644 ns coin_reference:inst2\|MODE\[0\] 2 REG LC_X13_Y26_N3 6 " "Info: 2: + IC(0.794 ns) + CELL(0.720 ns) = 2.644 ns; Loc. = LC_X13_Y26_N3; Fanout = 6; REG Node = 'coin_reference:inst2\|MODE\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { LCLK coin_reference:inst2|MODE[0] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.340 ns) 3.391 ns coin_reference:inst2\|Mux4~0 3 COMB LC_X13_Y26_N4 1 " "Info: 3: + IC(0.407 ns) + CELL(0.340 ns) = 3.391 ns; Loc. = LC_X13_Y26_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.088 ns) 5.331 ns coin_reference:inst2\|Mux4 4 COMB LC_X8_Y16_N2 18 " "Info: 4: + IC(1.852 ns) + CELL(0.088 ns) = 5.331 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 8.706 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X27_Y32_N7 1 " "Info: 5: + IC(2.828 ns) + CELL(0.547 ns) = 8.706 ns; Loc. = LC_X27_Y32_N7; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.825 ns ( 32.45 % ) " "Info: Total cell delay = 2.825 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.881 ns ( 67.55 % ) " "Info: Total interconnect delay = 5.881 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.706 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.706 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.794ns 0.407ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK source 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 637 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 637; CLK Node = 'LCLK'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } { 576 4592 4736 592 "LCLK" "" } { 584 4000 4064 600 "LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|GATEWIDTH\[5\] 2 REG LC_X27_Y32_N5 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X27_Y32_N5; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[5\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.706 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.706 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.794ns 0.407ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.088ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.162 ns - Shortest register register " "Info: - Shortest register to register delay is 2.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|GATEWIDTH\[5\] 1 REG LC_X27_Y32_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y32_N5; Fanout = 1; REG Node = 'coin_reference:inst2\|GATEWIDTH\[5\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns coin_reference:inst2\|Equal1~2 2 COMB LC_X27_Y32_N5 1 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X27_Y32_N5; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~2'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.340 ns) 0.943 ns coin_reference:inst2\|Equal1~4 3 COMB LC_X27_Y32_N4 1 " "Info: 3: + IC(0.312 ns) + CELL(0.340 ns) = 0.943 ns; Loc. = LC_X27_Y32_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Equal1~4'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.340 ns) 1.599 ns coin_reference:inst2\|Equal1~10 4 COMB LC_X27_Y32_N3 2 " "Info: 4: + IC(0.316 ns) + CELL(0.340 ns) = 1.599 ns; Loc. = LC_X27_Y32_N3; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal1~10'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.238 ns) 2.162 ns coin_reference:inst2\|DLO_PULSEOUT 5 REG LC_X27_Y32_N7 1 " "Info: 5: + IC(0.325 ns) + CELL(0.238 ns) = 2.162 ns; Loc. = LC_X27_Y32_N7; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 55.92 % ) " "Info: Total cell delay = 1.209 ns ( 55.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 44.08 % ) " "Info: Total interconnect delay = 0.953 ns ( 44.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.162 ns" { coin_reference:inst2|GATEWIDTH[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.312ns 0.316ns 0.325ns } { 0.000ns 0.291ns 0.340ns 0.340ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 207 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.706 ns" { LCLK coin_reference:inst2|MODE[0] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.706 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|MODE[0] {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.794ns 0.407ns 1.852ns 2.828ns } { 0.000ns 1.130ns 0.720ns 0.340ns 0.088ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|GATEWIDTH[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|GATEWIDTH[5] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { coin_reference:inst2|GATEWIDTH[5] coin_reference:inst2|Equal1~2 coin_reference:inst2|Equal1~4 coin_reference:inst2|Equal1~10 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.162 ns" { coin_reference:inst2|GATEWIDTH[5] {} coin_reference:inst2|Equal1~2 {} coin_reference:inst2|Equal1~4 {} coin_reference:inst2|Equal1~10 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 0.312ns 0.316ns 0.325ns } { 0.000ns 0.291ns 0.340ns 0.340ns 0.238ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "coin_reference:inst2\|REG_DOUT\[12\] nADS LCLK 16.755 ns register " "Info: tsu for register \"coin_reference:inst2\|REG_DOUT\[12\]\" (data pin = \"nADS\", clock pin = \"LCLK\") is 16.755 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.196 ns + Longest pin register " "Info: + Longest pin to register delay is 19.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns nADS 1 PIN PIN_A10 22 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_A10; Fanout = 22; PIN Node = 'nADS'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nADS } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1296 2272 2440 1312 "nADS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.801 ns) + CELL(0.454 ns) 7.390 ns v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_10 2 COMB LC_X21_Y26_N2 9 " "Info: 2: + IC(5.801 ns) + CELL(0.454 ns) = 7.390 ns; Loc. = LC_X21_Y26_N2; Fanout = 9; COMB Node = 'v1495usr_hal:inst3\|localbusif:I1\|REG_ADDR_i_m2_x_10'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 6262 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.088 ns) 8.574 ns coin_reference:inst2\|Equal15~1 3 COMB LC_X21_Y24_N3 2 " "Info: 3: + IC(1.096 ns) + CELL(0.088 ns) = 8.574 ns; Loc. = LC_X21_Y24_N3; Fanout = 2; COMB Node = 'coin_reference:inst2\|Equal15~1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 coin_reference:inst2|Equal15~1 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 635 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.454 ns) 9.981 ns coin_reference:inst2\|Equal15~3 4 COMB LC_X21_Y25_N5 10 " "Info: 4: + IC(0.953 ns) + CELL(0.454 ns) = 9.981 ns; Loc. = LC_X21_Y25_N5; Fanout = 10; COMB Node = 'coin_reference:inst2\|Equal15~3'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.407 ns" { coin_reference:inst2|Equal15~1 coin_reference:inst2|Equal15~3 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 635 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.088 ns) 11.121 ns coin_reference:inst2\|Equal26~0 5 COMB LC_X22_Y23_N9 8 " "Info: 5: + IC(1.052 ns) + CELL(0.088 ns) = 11.121 ns; Loc. = LC_X22_Y23_N9; Fanout = 8; COMB Node = 'coin_reference:inst2\|Equal26~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal26~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.454 ns) 13.216 ns coin_reference:inst2\|Equal26~1 6 COMB LC_X25_Y17_N3 16 " "Info: 6: + IC(1.641 ns) + CELL(0.454 ns) = 13.216 ns; Loc. = LC_X25_Y17_N3; Fanout = 16; COMB Node = 'coin_reference:inst2\|Equal26~1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { coin_reference:inst2|Equal26~0 coin_reference:inst2|Equal26~1 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 646 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.537 ns) + CELL(0.225 ns) 15.978 ns coin_reference:inst2\|Selector3~8 7 COMB LC_X18_Y20_N9 1 " "Info: 7: + IC(2.537 ns) + CELL(0.225 ns) = 15.978 ns; Loc. = LC_X18_Y20_N9; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector3~8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { coin_reference:inst2|Equal26~1 coin_reference:inst2|Selector3~8 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 632 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.225 ns) 17.502 ns coin_reference:inst2\|Selector3~9 8 COMB LC_X21_Y19_N8 1 " "Info: 8: + IC(1.299 ns) + CELL(0.225 ns) = 17.502 ns; Loc. = LC_X21_Y19_N8; Fanout = 1; COMB Node = 'coin_reference:inst2\|Selector3~9'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { coin_reference:inst2|Selector3~8 coin_reference:inst2|Selector3~9 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 632 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.467 ns) 19.196 ns coin_reference:inst2\|REG_DOUT\[12\] 9 REG LC_X23_Y21_N9 1 " "Info: 9: + IC(1.227 ns) + CELL(0.467 ns) = 19.196 ns; Loc. = LC_X23_Y21_N9; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[12\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { coin_reference:inst2|Selector3~9 coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 628 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.590 ns ( 18.70 % ) " "Info: Total cell delay = 3.590 ns ( 18.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.606 ns ( 81.30 % ) " "Info: Total interconnect delay = 15.606 ns ( 81.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.196 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 coin_reference:inst2|Equal15~1 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal26~0 coin_reference:inst2|Equal26~1 coin_reference:inst2|Selector3~8 coin_reference:inst2|Selector3~9 coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "19.196 ns" { nADS {} nADS~out0 {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 {} coin_reference:inst2|Equal15~1 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal26~0 {} coin_reference:inst2|Equal26~1 {} coin_reference:inst2|Selector3~8 {} coin_reference:inst2|Selector3~9 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 5.801ns 1.096ns 0.953ns 1.052ns 1.641ns 2.537ns 1.299ns 1.227ns } { 0.000ns 1.135ns 0.454ns 0.088ns 0.454ns 0.088ns 0.454ns 0.225ns 0.225ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 628 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"LCLK\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 637 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 637; CLK Node = 'LCLK'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } { 576 4592 4736 592 "LCLK" "" } { 584 4000 4064 600 "LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns coin_reference:inst2\|REG_DOUT\[12\] 2 REG LC_X23_Y21_N9 1 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X23_Y21_N9; Fanout = 1; REG Node = 'coin_reference:inst2\|REG_DOUT\[12\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { LCLK coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 628 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.196 ns" { nADS v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 coin_reference:inst2|Equal15~1 coin_reference:inst2|Equal15~3 coin_reference:inst2|Equal26~0 coin_reference:inst2|Equal26~1 coin_reference:inst2|Selector3~8 coin_reference:inst2|Selector3~9 coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "19.196 ns" { nADS {} nADS~out0 {} v1495usr_hal:inst3|localbusif:I1|REG_ADDR_i_m2_x_10 {} coin_reference:inst2|Equal15~1 {} coin_reference:inst2|Equal15~3 {} coin_reference:inst2|Equal26~0 {} coin_reference:inst2|Equal26~1 {} coin_reference:inst2|Selector3~8 {} coin_reference:inst2|Selector3~9 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 5.801ns 1.096ns 0.953ns 1.052ns 1.641ns 2.537ns 1.299ns 1.227ns } { 0.000ns 1.135ns 0.454ns 0.088ns 0.454ns 0.088ns 0.454ns 0.225ns 0.225ns 0.467ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { LCLK coin_reference:inst2|REG_DOUT[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|REG_DOUT[12] {} } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PULSE\[3\] GOUT\[1\] coin_reference:inst2\|DLO_PULSEOUT 23.440 ns register " "Info: tco from clock \"PULSE\[3\]\" to destination pin \"GOUT\[1\]\" through register \"coin_reference:inst2\|DLO_PULSEOUT\" is 23.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE\[3\] source 11.027 ns + Longest register " "Info: + Longest clock path from clock \"PULSE\[3\]\" to source register is 11.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns PULSE\[3\] 1 CLK PIN_C15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C15; Fanout = 1; CLK Node = 'PULSE\[3\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE[3] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1232 2272 2440 1248 "PULSE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.489 ns) + CELL(0.088 ns) 5.712 ns coin_reference:inst2\|Mux4~0 2 COMB LC_X13_Y26_N4 1 " "Info: 2: + IC(4.489 ns) + CELL(0.088 ns) = 5.712 ns; Loc. = LC_X13_Y26_N4; Fanout = 1; COMB Node = 'coin_reference:inst2\|Mux4~0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.577 ns" { PULSE[3] coin_reference:inst2|Mux4~0 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.088 ns) 7.652 ns coin_reference:inst2\|Mux4 3 COMB LC_X8_Y16_N2 18 " "Info: 3: + IC(1.852 ns) + CELL(0.088 ns) = 7.652 ns; Loc. = LC_X8_Y16_N2; Fanout = 18; COMB Node = 'coin_reference:inst2\|Mux4'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.940 ns" { coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.828 ns) + CELL(0.547 ns) 11.027 ns coin_reference:inst2\|DLO_PULSEOUT 4 REG LC_X27_Y32_N7 1 " "Info: 4: + IC(2.828 ns) + CELL(0.547 ns) = 11.027 ns; Loc. = LC_X27_Y32_N7; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.858 ns ( 16.85 % ) " "Info: Total cell delay = 1.858 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.169 ns ( 83.15 % ) " "Info: Total interconnect delay = 9.169 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 4.489ns 1.852ns 2.828ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 207 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.240 ns + Longest register pin " "Info: + Longest register to pin delay is 12.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns coin_reference:inst2\|DLO_PULSEOUT 1 REG LC_X27_Y32_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y32_N7; Fanout = 1; REG Node = 'coin_reference:inst2\|DLO_PULSEOUT'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.375 ns) + CELL(0.225 ns) 2.600 ns coin_reference:inst2\|GREEN_PULSE~1 2 COMB LC_X13_Y26_N8 2 " "Info: 2: + IC(2.375 ns) + CELL(0.225 ns) = 2.600 ns; Loc. = LC_X13_Y26_N8; Fanout = 2; COMB Node = 'coin_reference:inst2\|GREEN_PULSE~1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~1 } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.013 ns) + CELL(2.627 ns) 12.240 ns GOUT\[1\] 3 PIN PIN_L13 0 " "Info: 3: + IC(7.013 ns) + CELL(2.627 ns) = 12.240 ns; Loc. = PIN_L13; Fanout = 0; PIN Node = 'GOUT\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.640 ns" { coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1024 3000 3176 1040 "GOUT\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 23.30 % ) " "Info: Total cell delay = 2.852 ns ( 23.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.388 ns ( 76.70 % ) " "Info: Total interconnect delay = 9.388 ns ( 76.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.240 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "12.240 ns" { coin_reference:inst2|DLO_PULSEOUT {} coin_reference:inst2|GREEN_PULSE~1 {} GOUT[1] {} } { 0.000ns 2.375ns 7.013ns } { 0.000ns 0.225ns 2.627ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.027 ns" { PULSE[3] coin_reference:inst2|Mux4~0 coin_reference:inst2|Mux4 coin_reference:inst2|DLO_PULSEOUT } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.027 ns" { PULSE[3] {} PULSE[3]~out0 {} coin_reference:inst2|Mux4~0 {} coin_reference:inst2|Mux4 {} coin_reference:inst2|DLO_PULSEOUT {} } { 0.000ns 0.000ns 4.489ns 1.852ns 2.828ns } { 0.000ns 1.135ns 0.088ns 0.088ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.240 ns" { coin_reference:inst2|DLO_PULSEOUT coin_reference:inst2|GREEN_PULSE~1 GOUT[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "12.240 ns" { coin_reference:inst2|DLO_PULSEOUT {} coin_reference:inst2|GREEN_PULSE~1 {} GOUT[1] {} } { 0.000ns 2.375ns 7.013ns } { 0.000ns 0.225ns 2.627ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IDD\[2\] D\[12\] 18.651 ns Longest " "Info: Longest tpd from source pin \"IDD\[2\]\" to destination pin \"D\[12\]\" is 18.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns IDD\[2\] 1 PIN PIN_C17 52 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C17; Fanout = 52; PIN Node = 'IDD\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { IDD[2] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1056 2272 2440 1072 "IDD\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.225 ns) 9.560 ns v1495usr_hal:inst3\|a395x_if:I2\|DIR_i 2 COMB LC_X24_Y18_N9 24 " "Info: 2: + IC(8.200 ns) + CELL(0.225 ns) = 9.560 ns; Loc. = LC_X24_Y18_N9; Fanout = 24; COMB Node = 'v1495usr_hal:inst3\|a395x_if:I2\|DIR_i'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.425 ns" { IDD[2] v1495usr_hal:inst3|a395x_if:I2|DIR_i } "NODE_NAME" } } { "v1495usr_hal.vqm" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/v1495usr_hal.vqm" 292 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.502 ns) + CELL(2.589 ns) 18.651 ns D\[12\] 3 PIN PIN_C19 0 " "Info: 3: + IC(6.502 ns) + CELL(2.589 ns) = 18.651 ns; Loc. = PIN_C19; Fanout = 0; PIN Node = 'D\[12\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.091 ns" { v1495usr_hal:inst3|a395x_if:I2|DIR_i D[12] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1272 4984 5160 1288 "D\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.949 ns ( 21.17 % ) " "Info: Total cell delay = 3.949 ns ( 21.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.702 ns ( 78.83 % ) " "Info: Total interconnect delay = 14.702 ns ( 78.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.651 ns" { IDD[2] v1495usr_hal:inst3|a395x_if:I2|DIR_i D[12] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "18.651 ns" { IDD[2] {} IDD[2]~out0 {} v1495usr_hal:inst3|a395x_if:I2|DIR_i {} D[12] {} } { 0.000ns 0.000ns 8.200ns 6.502ns } { 0.000ns 1.135ns 0.225ns 2.589ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "coin_reference:inst2\|D_DATA\[7\] LAD\[7\] LCLK -0.128 ns register " "Info: th for register \"coin_reference:inst2\|D_DATA\[7\]\" (data pin = \"LAD\[7\]\", clock pin = \"LCLK\") is -0.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LCLK destination 2.471 ns + Longest register " "Info: + Longest clock path from clock \"LCLK\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns LCLK 1 CLK PIN_K5 637 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K5; Fanout = 637; CLK Node = 'LCLK'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCLK } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1120 2272 2440 1136 "LCLK" "" } { 1408 3904 3968 1424 "LCLK" "" } { 2192 4312 4872 2208 "A_DIN_L\[15..0\],REG_ADDR\[12..6\],REG_DIN\[1..0\],REG_DOUT\[3..0\],REG_WREN,REG_RDEN,LCLK" "" } { 576 4592 4736 592 "LCLK" "" } { 584 4000 4064 600 "LCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.547 ns) 2.471 ns coin_reference:inst2\|D_DATA\[7\] 2 REG LC_X32_Y26_N4 2 " "Info: 2: + IC(0.794 ns) + CELL(0.547 ns) = 2.471 ns; Loc. = LC_X32_Y26_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|D_DATA\[7\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { LCLK coin_reference:inst2|D_DATA[7] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.87 % ) " "Info: Total cell delay = 1.677 ns ( 67.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.794 ns ( 32.13 % ) " "Info: Total interconnect delay = 0.794 ns ( 32.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LCLK coin_reference:inst2|D_DATA[7] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|D_DATA[7] {} } { 0.000ns 0.000ns 0.794ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.611 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LAD\[7\] 1 PIN PIN_B10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B10; Fanout = 2; PIN Node = 'LAD\[7\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LAD[7] } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1336 4984 5160 1352 "LAD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns LAD~8 2 COMB IOC_X32_Y33_N2 26 " "Info: 2: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = IOC_X32_Y33_N2; Fanout = 26; COMB Node = 'LAD~8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { LAD[7] LAD~8 } "NODE_NAME" } } { "SeaQuestTrig2.bdf" "" { Schematic "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/SeaQuestTrig2.bdf" { { 1336 4984 5160 1352 "LAD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.089 ns) 2.611 ns coin_reference:inst2\|D_DATA\[7\] 3 REG LC_X32_Y26_N4 2 " "Info: 3: + IC(1.387 ns) + CELL(0.089 ns) = 2.611 ns; Loc. = LC_X32_Y26_N4; Fanout = 2; REG Node = 'coin_reference:inst2\|D_DATA\[7\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { LAD~8 coin_reference:inst2|D_DATA[7] } "NODE_NAME" } } { "coin_reference.vhd" "" { Text "D:/WorkSpace/FermiLab/FPGA/QuatusII/seaquest-trigger/quartus/RF_Clocked/470-2016/V1495_USER_DEMO/FIT/coin_reference.vhd" 567 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.224 ns ( 46.88 % ) " "Info: Total cell delay = 1.224 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.387 ns ( 53.12 % ) " "Info: Total interconnect delay = 1.387 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { LAD[7] LAD~8 coin_reference:inst2|D_DATA[7] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { LAD[7] {} LAD~8 {} coin_reference:inst2|D_DATA[7] {} } { 0.000ns 0.000ns 1.387ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { LCLK coin_reference:inst2|D_DATA[7] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { LCLK {} LCLK~out0 {} coin_reference:inst2|D_DATA[7] {} } { 0.000ns 0.000ns 0.794ns } { 0.000ns 1.130ns 0.547ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { LAD[7] LAD~8 coin_reference:inst2|D_DATA[7] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { LAD[7] {} LAD~8 {} coin_reference:inst2|D_DATA[7] {} } { 0.000ns 0.000ns 1.387ns } { 0.000ns 1.135ns 0.089ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 13:50:33 2017 " "Info: Processing ended: Fri Jan 20 13:50:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
