# 13.1 Architecture des FPGA

---

## Introduction

Cette section dÃ©taille l'**architecture interne des FPGA**, leurs composants fondamentaux, et comment ils permettent la rÃ©alisation de circuits logiques complexes et parallÃ¨les.

---

## Vue d'Ensemble de l'Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Architecture GÃ©nÃ©rale FPGA                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚              I/O Blocks (IOB)                            â”‚  â”‚
â”‚  â”‚  Pins d'entrÃ©e/sortie configurÃ©s                        â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚         Configurable Logic Blocks (CLB)                  â”‚  â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”                  â”‚  â”‚
â”‚  â”‚  â”‚ CLB  â”‚ â”‚ CLB  â”‚ â”‚ CLB  â”‚ â”‚ CLB  â”‚  ...              â”‚  â”‚
â”‚  â”‚  â””â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”€â”˜ â””â”€â”€â”¬â”€â”€â”€â”˜                  â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚        â”‚        â”‚        â”‚        â”‚                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚              Routing Resources                            â”‚  â”‚
â”‚  â”‚  Interconnexions programmables (switches, wires)         â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚         Block RAM (BRAM)                                 â”‚  â”‚
â”‚  â”‚  MÃ©moires distribuÃ©es pour stockage                      â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚         DSP Slices                                        â”‚  â”‚
â”‚  â”‚  Multiplicateurs-accumulateurs hardwired                 â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Configurable Logic Blocks (CLB)

### Structure d'un CLB

```python
class CLBArchitecture:
    """
    Architecture dÃ©taillÃ©e d'un Configurable Logic Block
    """
    
    def __init__(self):
        self.components = {
            'LUT': {
                'name': 'Look-Up Table',
                'inputs': '4 ou 6 inputs typiquement',
                'outputs': '1 output',
                'function': 'ImplÃ©mente toute fonction boolÃ©enne de N variables',
                'size': '2^N entrÃ©es de mÃ©moire'
            },
            'FF': {
                'name': 'Flip-Flop',
                'type': 'D-type register',
                'function': 'Stockage synchrone de donnÃ©es',
                'clock': 'SynchronisÃ© par horloge globale'
            },
            'MUX': {
                'name': 'Multiplexer',
                'function': 'SÃ©lection de signaux',
                'configurable': 'Vrai'
            },
            'Carry_Chain': {
                'name': 'Carry Logic',
                'function': 'Propagation rapide de retenue pour addition',
                'optimization': 'ArithmÃ©tique haute performance'
            }
        }
    
    def display_architecture(self):
        """Affiche l'architecture d'un CLB"""
        print("="*60)
        print("Configurable Logic Block (CLB) Architecture")
        print("="*60)
        
        for comp_name, comp_info in self.components.items():
            print(f"\n{comp_info['name']} ({comp_name}):")
            for key, value in comp_info.items():
                if key != 'name':
                    print(f"  {key}: {value}")

# Illustration ASCII
CLB_ASCII = """
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚            CLB Structure            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚   LUT (6in)  â”‚â”€â”€â”‚  MUX 2:1    â”‚ â”‚
â”‚  â”‚              â”‚  â”‚             â”‚â”€â”€â”¼â”€ Output
â”‚  â”‚  2^6 = 64    â”‚  â”‚             â”‚ â”‚
â”‚  â”‚   entries    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚         â”‚                          â”‚
â”‚         â–¼                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚
â”‚  â”‚  Flip-Flop   â”‚                  â”‚
â”‚  â”‚    (FF)      â”‚                  â”‚
â”‚  â”‚   Clock â”€â”€â–º  â”‚                  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                  â”‚
â”‚         â”‚                          â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â”‚                                     â”‚
â”‚  Carry Chain (horizontal)          â”‚
â”‚                                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
"""

print(CLB_ASCII)
clb = CLBArchitecture()
clb.display_architecture()
```

---

## Look-Up Tables (LUT)

### Fonctionnement d'une LUT

```python
import numpy as np

class LUT:
    """
    ImplÃ©mentation pÃ©dagogique d'une Look-Up Table
    """
    
    def __init__(self, num_inputs=4):
        """
        Args:
            num_inputs: Nombre d'entrÃ©es de la LUT (4 ou 6 typiquement)
        """
        self.num_inputs = num_inputs
        self.size = 2 ** num_inputs
        # Table de vÃ©ritÃ©: chaque entrÃ©e peut Ãªtre 0 ou 1
        self.truth_table = np.zeros(self.size, dtype=int)
    
    def configure(self, function):
        """
        Configure la LUT pour implÃ©menter une fonction boolÃ©enne
        
        Args:
            function: Fonction boolÃ©enne ou table de vÃ©ritÃ©
        """
        if callable(function):
            # Si c'est une fonction, gÃ©nÃ¨re la table de vÃ©ritÃ©
            for i in range(self.size):
                # Convertit i en binaire pour les inputs
                inputs = [(i >> j) & 1 for j in range(self.num_inputs)]
                self.truth_table[i] = int(function(*inputs))
        else:
            # Si c'est directement une table de vÃ©ritÃ©
            self.truth_table = np.array(function)
    
    def evaluate(self, *inputs):
        """
        Ã‰value la LUT pour des inputs donnÃ©s
        
        Args:
            *inputs: Valeurs d'entrÃ©e (0 ou 1)
        
        Returns:
            Valeur de sortie (0 ou 1)
        """
        if len(inputs) != self.num_inputs:
            raise ValueError(f"Expected {self.num_inputs} inputs, got {len(inputs)}")
        
        # Convertit les inputs en index
        index = 0
        for i, inp in enumerate(inputs):
            index |= (int(inp) << i)
        
        return self.truth_table[index]
    
    def implement_and(self):
        """Configure la LUT pour implÃ©menter une porte AND"""
        def and_function(*inputs):
            return all(inputs)
        self.configure(and_function)
    
    def implement_xor(self):
        """Configure la LUT pour implÃ©menter XOR"""
        def xor_function(*inputs):
            result = inputs[0]
            for inp in inputs[1:]:
                result ^= inp
            return result
        self.configure(xor_function)

# Exemple d'utilisation
print("\n" + "="*60)
print("Exemple: LUT 4-input implÃ©mentant AND")
print("="*60)

lut = LUT(num_inputs=4)
lut.implement_and()

print("\nTable de vÃ©ritÃ©:")
for i in range(lut.size):
    inputs = [(i >> j) & 1 for j in range(4)]
    output = lut.evaluate(*inputs)
    inputs_str = "".join(str(x) for x in inputs)
    print(f"  {inputs_str} â†’ {output}")

# Test
print(f"\nTest: lut(1, 1, 1, 1) = {lut.evaluate(1, 1, 1, 1)}")
print(f"Test: lut(1, 0, 1, 1) = {lut.evaluate(1, 0, 1, 1)}")
```

---

## Routing Resources

### Architecture de Routage

```python
class RoutingArchitecture:
    """
    Architecture des ressources de routage dans un FPGA
    """
    
    def __init__(self):
        self.routing_types = {
            'local': {
                'length': 'Court',
                'purpose': 'Connexions entre CLB adjacents',
                'delay': 'Faible (~100ps)',
                'example': 'CLB â†’ CLB voisin'
            },
            'intermediate': {
                'length': 'Moyen',
                'purpose': 'Connexions moyennes distances',
                'delay': 'Moyen (~500ps)',
                'example': 'CLB â†’ CLB distant (mÃªme tile)'
            },
            'long': {
                'length': 'Long',
                'purpose': 'Connexions globales',
                'delay': 'Ã‰levÃ© (~2ns)',
                'example': 'CLB â†’ CLB opposÃ© du chip'
            },
            'clock': {
                'length': 'Global',
                'purpose': 'Distribution d\'horloge',
                'delay': 'ContrÃ´lÃ© (skew minimal)',
                'example': 'Clock network â†’ tous les CLB'
            }
        }
        
        self.switch_boxes = {
            'function': 'Connexion programmable de fils',
            'configurable': True,
            'types': ['6-way', '8-way', 'complex']
        }
    
    def display_routing(self):
        """Affiche l'architecture de routage"""
        print("\n" + "="*60)
        print("Routing Resources")
        print("="*60)
        
        for rtype, info in self.routing_types.items():
            print(f"\n{rtype.upper()}:")
            for key, value in info.items():
                print(f"  {key}: {value}")

# Diagramme ASCII du routage
ROUTING_ASCII = """
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Routing Architecture                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”  Local    â”Œâ”€â”€â”€â”€â”€â”€â”                       â”‚
â”‚  â”‚ CLB1 â”‚ â†â”€â”€â”€â”€â”€â”€â†’  â”‚ CLB2 â”‚                       â”‚
â”‚  â””â”€â”€â”¬â”€â”€â”€â”˜           â””â”€â”€â”¬â”€â”€â”€â”˜                       â”‚
â”‚     â”‚                  â”‚                            â”‚
â”‚     â”‚ Intermediate     â”‚                            â”‚
â”‚     â”‚                  â”‚                            â”‚
â”‚     â”‚                  â”‚                            â”‚
â”‚  â”Œâ”€â”€â–¼â”€â”€â”€â”          â”Œâ”€â”€â–¼â”€â”€â”€â”                        â”‚
â”‚  â”‚ CLB3 â”‚          â”‚ CLB4 â”‚                        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚     â”‚                  â”‚                            â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€ Long â”€â”€â”€â”€â”€â”€â”˜                            â”‚
â”‚                                                      â”‚
â”‚  Switch Box:                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚  Wire1 â”€â”€â”                              â”‚        â”‚
â”‚  â”‚  Wire2 â”€â”€â”¼â”€â”€â†’ Configurable Switch â”€â”€â–º   â”‚        â”‚
â”‚  â”‚  Wire3 â”€â”€â”˜                              â”‚        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
"""

print(ROUTING_ASCII)
routing = RoutingArchitecture()
routing.display_routing()
```

---

## Block RAM (BRAM)

### Architecture BRAM

```python
class BlockRAM:
    """
    Block RAM dans un FPGA
    """
    
    def __init__(self, depth=1024, width=36):
        """
        Args:
            depth: Profondeur de la mÃ©moire (nombre d'emplacements)
            width: Largeur en bits (18 ou 36 typiquement)
        """
        self.depth = depth
        self.width = width
        self.size_kb = (depth * width) / (8 * 1024)
        self.memory = np.zeros((depth, width), dtype=int)
    
    def write(self, address, data):
        """
        Ã‰crit des donnÃ©es Ã  une adresse
        
        Args:
            address: Adresse (0 Ã  depth-1)
            data: DonnÃ©es Ã  Ã©crire (longueur width bits)
        """
        if address >= self.depth:
            raise ValueError(f"Address {address} >= depth {self.depth}")
        
        self.memory[address] = data
    
    def read(self, address):
        """
        Lit des donnÃ©es Ã  une adresse
        
        Args:
            address: Adresse Ã  lire
        
        Returns:
            DonnÃ©es lues
        """
        if address >= self.depth:
            raise ValueError(f"Address {address} >= depth {self.depth}")
        
        return self.memory[address].copy()
    
    def get_capacity(self):
        """Retourne la capacitÃ© en bits et KB"""
        total_bits = self.depth * self.width
        total_kb = total_bits / (8 * 1024)
        return {
            'total_bits': total_bits,
            'total_kb': total_kb,
            'depth': self.depth,
            'width': self.width
        }

# Exemple BRAM
print("\n" + "="*60)
print("Block RAM Example")
print("="*60)

bram = BlockRAM(depth=2048, width=18)
print(f"\nBRAM Configuration:")
print(f"  Depth: {bram.depth}")
print(f"  Width: {bram.width} bits")
print(f"  Total: {bram.size_kb:.2f} KB")

# OpÃ©rations
bram.write(0, [1]*18)
bram.write(1, [0, 1]*9)
print(f"\nRead address 0: {bram.read(0)}")
print(f"Read address 1: {bram.read(1)}")
```

---

## DSP Slices

### Architecture DSP

```python
class DSPSlice:
    """
    DSP Slice pour opÃ©rations arithmÃ©tiques
    """
    
    def __init__(self):
        self.capabilities = {
            'multiply': 'Multiplicateur 18x18 ou 25x18',
            'multiply_accumulate': 'MAC operations',
            'pipeline': 'Registres pipeline pour haute frÃ©quence',
            'precision': 'PrÃ©cision configurable'
        }
        
        self.registers = {
            'A': 'Input register A',
            'B': 'Input register B',
            'C': 'Input register C (accumulator)',
            'P': 'Output register P'
        }
    
    def multiply(self, a, b):
        """OpÃ©ration de multiplication"""
        return a * b
    
    def mac(self, a, b, c):
        """
        Multiply-Accumulate
        
        Returns: a * b + c
        """
        return a * b + c

# Diagramme DSP
DSP_ASCII = """
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           DSP Slice                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”            â”‚
â”‚  â”‚  A   â”‚ â”€â”€â–º â”Œâ”€â”€â”€â”¤      â”‚            â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”˜     â”‚   â”‚  Ã—   â”‚            â”‚
â”‚               â”‚   â”‚      â”‚            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â” â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”˜            â”‚
â”‚  â”‚  B   â”‚             â”‚                â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”˜             â–¼                â”‚
â”‚                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”        â”‚    +    â”‚           â”‚
â”‚  â”‚  C   â”‚ â”€â”€â”€â”€â”€â”€â–ºâ”‚ (accum) â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜           â”‚
â”‚                       â”‚                â”‚
â”‚                       â–¼                â”‚
â”‚                  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚                  â”‚    P    â”‚           â”‚
â”‚                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
"""

print(DSP_ASCII)

dsp = DSPSlice()
print("\nDSP Capabilities:")
for capability, desc in dsp.capabilities.items():
    print(f"  {capability}: {desc}")

# Exemple d'utilisation
result_mult = dsp.multiply(25, 18)
result_mac = dsp.mac(10, 20, 5)

print(f"\nExamples:")
print(f"  Multiply(25, 18) = {result_mult}")
print(f"  MAC(10, 20, 5) = {result_mac}")
```

---

## Architecture Globale: Exemple Xilinx/Zynq

```python
class XilinxFPGAArchitecture:
    """
    Architecture typique d'un FPGA Xilinx (ex: Zynq-7000, UltraScale+)
    """
    
    def __init__(self, model='Zynq-7000'):
        self.model = model
        self.resources = {
            'CLB': {
                'name': 'Configurable Logic Blocks',
                'count': '53,200 (varie selon modÃ¨le)',
                'luts': '6-input LUTs',
                'ffs': '2 FFs par LUT'
            },
            'BRAM': {
                'name': 'Block RAM',
                'count': '560 blocks',
                'size_per_block': '36 KB',
                'total': '~20 MB'
            },
            'DSP': {
                'name': 'DSP Slices',
                'count': '1,200 slices',
                'capability': '48-bit MAC operations'
            },
            'IO': {
                'name': 'I/O Pins',
                'count': '500+ pins',
                'standards': 'LVDS, LVCMOS, etc.'
            }
        }
    
    def display_resources(self):
        """Affiche les ressources du FPGA"""
        print(f"\n{'='*60}")
        print(f"{self.model} FPGA Resources")
        print(f"{'='*60}")
        
        for resource, info in self.resources.items():
            print(f"\n{info['name']} ({resource}):")
            for key, value in info.items():
                if key != 'name':
                    print(f"  {key}: {value}")

fpga = XilinxFPGAArchitecture()
fpga.display_resources()
```

---

## Exercices

### Exercice 13.1.1
ImplÃ©mentez une LUT 6-input et configurez-la pour implÃ©menter une fonction personnalisÃ©e (ex: addition binaire 3+3 bits).

### Exercice 13.1.2
Calculez la capacitÃ© totale en bits d'un FPGA ayant 1000 CLB, chacun contenant 8 LUTs 6-input.

---

## Points ClÃ©s Ã  Retenir

> ğŸ“Œ **CLB = LUT + Flip-Flops + Routage local**

> ğŸ“Œ **LUT permet d'implÃ©menter toute fonction boolÃ©enne**

> ğŸ“Œ **Routage programmable connecte les CLB entre eux**

> ğŸ“Œ **BRAM fournit mÃ©moire distribuÃ©e sur le chip**

> ğŸ“Œ **DSP Slices optimisÃ©s pour arithmÃ©tique**

---

*Section suivante : [13.2 Flux de Conception FPGA](./13_02_Flux.md)*

