INTSTYLE=ise
INFILE=D:\Gul Bahar Data\FPGAs\XILINX ISE\New folder\updated kit7seg\KIT7_SEG_TOP.ncd
OUTFILE=D:\Gul Bahar Data\FPGAs\XILINX ISE\New folder\updated kit7seg\KIT7_SEG_TOP.bit
FAMILY=Spartan6
PART=xc6slx9-2tqg144
WORKINGDIR=D:\Gul Bahar Data\FPGAs\XILINX ISE\New folder\updated kit7seg
LICENSE=WebPack
USER_INFO=__0_0_0
