

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            solution1
Device target:       xc7k160tfbg484-1
Report date:         Tue Jul 24 11:54:59 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:            5
LUT:             15
FF:               0
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.573
CP achieved post-implementation:    NA
No Sequential Path
