Command: /home/russk/platforms/ibex/vendor/google_riscv-dv/./out_2019-06-14/vcs_simv +UVM_TESTNAME=riscv_instr_base_test +asm_file_name=./out_2019-06-14/asm_tests/riscv_instr_base_test +ntb_random_seed=1560551145 -l ./out_2019-06-14/sim_riscv_instr_base_test.log +num_of_tests=1
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12_Full64; Runtime version N-2017.12_Full64;  Jun 14 15:25 2019
UVM_INFO /wv/hlstools/vcs/N-2017.12/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test riscv_instr_base_test...
UVM_INFO ./src/riscv_instr_gen_config.sv(253) @ 0: reporter [cfg] riscv_instr_pkg::supported_privileged_mode = 1
UVM_INFO ./src/riscv_instr_gen_config.sv(253) @ 0: reporter [cfg] riscv_instr_pkg::supported_privileged_mode = 1
UVM_INFO ./test/riscv_instr_base_test.sv(107) @ 0: uvm_test_top [uvm_test_top] riscv_instr_gen_config is randomized:
-------------------------------------------------------------
Name                      Type                    Size  Value
-------------------------------------------------------------
cfg                       riscv_instr_gen_config  -     @364 
  main_program_instr_cnt  integral                32    'h1b 
  sub_program_instr_cnt   sa(integral)            5     -    
    [0]                   integral                32    'h20 
    [1]                   integral                32    'h24 
    [2]                   integral                32    'h15 
    [3]                   integral                32    'h23 
    [4]                   integral                32    'h31 
-------------------------------------------------------------

UVM_INFO ./test/riscv_instr_base_test.sv(99) @ 0: uvm_test_top [uvm_test_top] All directed instruction is applied
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@sub_1 [sub_1] Start generating 32 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@sub_1 [sub_1] Finishing instruction generation
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@sub_2 [sub_2] Start generating 36 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@sub_2 [sub_2] Finishing instruction generation
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@sub_3 [sub_3] Start generating 21 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@sub_3 [sub_3] Finishing instruction generation
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@sub_4 [sub_4] Start generating 35 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@sub_4 [sub_4] Finishing instruction generation
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@sub_5 [sub_5] Start generating 49 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@sub_5 [sub_5] Finishing instruction generation
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@main_program [main_program] Start generating 27 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@main_program [main_program] Finishing instruction generation
UVM_INFO ./src/riscv_asm_program_gen.sv(128) @ 0: reporter [asm_gen] Randomizing call stack
UVM_INFO ./src/riscv_asm_program_gen.sv(430) @ 0: reporter [asm_gen] Generating privileged mode routing for MACHINE_MODE
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@smode_accessible_umode_program [smode_accessible_umode_program] Start generating 400 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@smode_accessible_umode_program [smode_accessible_umode_program] Finishing instruction generation
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@smode_program [smode_program] Start generating 400 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@smode_program [smode_program] Finishing instruction generation
UVM_INFO ./src/riscv_instr_sequence.sv(77) @ 0: reporter@@smode_ls_umem_program [smode_ls_umem_program] Start generating 400 instruction
UVM_INFO ./src/riscv_instr_sequence.sv(86) @ 0: reporter@@smode_ls_umem_program [smode_ls_umem_program] Finishing instruction generation
UVM_INFO ./src/riscv_asm_program_gen.sv(792) @ 0: reporter [asm_gen] ./out_2019-06-14/asm_tests/riscv_instr_base_test.0.S is generated
UVM_INFO ./test/riscv_instr_base_test.sv(58) @ 0: uvm_test_top [] TEST PASSED
UVM_INFO /wv/hlstools/vcs/N-2017.12/etc/uvm-1.2/base/uvm_report_server.svh(894) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   28
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[]     1
[RNTST]     1
[UVM/RELNOTES]     1
[asm_gen]     3
[cfg]     2
[main_program]     2
[smode_accessible_umode_program]     2
[smode_ls_umem_program]     2
[smode_program]     2
[sub_1]     2
[sub_2]     2
[sub_3]     2
[sub_4]     2
[sub_5]     2
[uvm_test_top]     2

$finish called from file "/wv/hlstools/vcs/N-2017.12/etc/uvm-1.2/base/uvm_root.svh", line 527.
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 00 ps
CPU Time:      2.150 seconds;       Data structure size:   0.3Mb
Fri Jun 14 15:25:58 2019
