$date
	Thu Nov 20 20:57:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10us
$end
$scope module ALU_tb $end
$var wire 64 ! result [63:0] $end
$var reg 64 " A [63:0] $end
$var reg 4 # ALUop [3:0] $end
$var reg 64 $ B [63:0] $end
$scope module dut $end
$var wire 64 % A [63:0] $end
$var wire 4 & ALUop [3:0] $end
$var wire 64 ' B [63:0] $end
$var reg 64 ( result [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b111100001111000011110000111100001111000011110000111100001111 '
b0 &
b1111000011110000111100001111000011110000111100001111000011110000 %
b111100001111000011110000111100001111000011110000111100001111 $
b0 #
b1111000011110000111100001111000011110000111100001111000011110000 "
b0 !
$end
#100
b1111111111111111111111111111111111111111111111111111111111111111 !
b1111111111111111111111111111111111111111111111111111111111111111 (
b1 #
b1 &
#200
b1001000011 !
b1001000011 (
b10 #
b10 &
b111001000 $
b111001000 '
b1111011 "
b1111011 %
#300
b1111100111 !
b1111100111 (
b110 #
b110 &
b1 $
b1 '
b1111101000 "
b1111101000 %
#400
b1 !
b1 (
b111 #
b111 &
b11 $
b11 '
b1111111111111111111111111111111111111111111111111111111111111011 "
b1111111111111111111111111111111111111111111111111111111111111011 %
#500
