

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.131 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_B_tile_bk_l_bj  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      129|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       25|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       25|      201|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln666_1_fu_253_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln666_fu_265_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln667_fu_352_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln669_1_fu_337_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln669_fu_327_p2        |         +|   0|  0|  16|           9|           9|
    |sub_ln669_fu_317_p2        |         -|   0|  0|  17|          11|          11|
    |ap_condition_152           |       and|   0|  0|   2|           1|           1|
    |icmp_ln666_fu_247_p2       |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln667_fu_271_p2       |      icmp|   0|  0|  12|           4|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln666_1_fu_285_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln666_fu_277_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 129|          62|          56|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_bj_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_bk_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |bj_fu_82                              |   9|          2|    4|          8|
    |bk_fu_86                              |   9|          2|    4|          8|
    |indvar_flatten_fu_90                  |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |bj_fu_82                 |  4|   0|    4|          0|
    |bk_fu_86                 |  4|   0|    4|          0|
    |indvar_flatten_fu_90     |  7|   0|    7|          0|
    |select_ln666_1_reg_420   |  4|   0|    4|          0|
    |trunc_ln667_reg_430      |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   25|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc|  return value|
|local_B_address0       |  out|    3|   ap_memory|                                             local_B|         array|
|local_B_ce0            |  out|    1|   ap_memory|                                             local_B|         array|
|local_B_we0            |  out|    1|   ap_memory|                                             local_B|         array|
|local_B_d0             |  out|   32|   ap_memory|                                             local_B|         array|
|local_B_1_address0     |  out|    3|   ap_memory|                                           local_B_1|         array|
|local_B_1_ce0          |  out|    1|   ap_memory|                                           local_B_1|         array|
|local_B_1_we0          |  out|    1|   ap_memory|                                           local_B_1|         array|
|local_B_1_d0           |  out|   32|   ap_memory|                                           local_B_1|         array|
|local_B_2_address0     |  out|    3|   ap_memory|                                           local_B_2|         array|
|local_B_2_ce0          |  out|    1|   ap_memory|                                           local_B_2|         array|
|local_B_2_we0          |  out|    1|   ap_memory|                                           local_B_2|         array|
|local_B_2_d0           |  out|   32|   ap_memory|                                           local_B_2|         array|
|local_B_3_address0     |  out|    3|   ap_memory|                                           local_B_3|         array|
|local_B_3_ce0          |  out|    1|   ap_memory|                                           local_B_3|         array|
|local_B_3_we0          |  out|    1|   ap_memory|                                           local_B_3|         array|
|local_B_3_d0           |  out|   32|   ap_memory|                                           local_B_3|         array|
|local_B_3_19_address0  |  out|    3|   ap_memory|                                        local_B_3_19|         array|
|local_B_3_19_ce0       |  out|    1|   ap_memory|                                        local_B_3_19|         array|
|local_B_3_19_we0       |  out|    1|   ap_memory|                                        local_B_3_19|         array|
|local_B_3_19_d0        |  out|   32|   ap_memory|                                        local_B_3_19|         array|
|local_B_2_18_address0  |  out|    3|   ap_memory|                                        local_B_2_18|         array|
|local_B_2_18_ce0       |  out|    1|   ap_memory|                                        local_B_2_18|         array|
|local_B_2_18_we0       |  out|    1|   ap_memory|                                        local_B_2_18|         array|
|local_B_2_18_d0        |  out|   32|   ap_memory|                                        local_B_2_18|         array|
|local_B_1_17_address0  |  out|    3|   ap_memory|                                        local_B_1_17|         array|
|local_B_1_17_ce0       |  out|    1|   ap_memory|                                        local_B_1_17|         array|
|local_B_1_17_we0       |  out|    1|   ap_memory|                                        local_B_1_17|         array|
|local_B_1_17_d0        |  out|   32|   ap_memory|                                        local_B_1_17|         array|
|local_B_4_address0     |  out|    3|   ap_memory|                                           local_B_4|         array|
|local_B_4_ce0          |  out|    1|   ap_memory|                                           local_B_4|         array|
|local_B_4_we0          |  out|    1|   ap_memory|                                           local_B_4|         array|
|local_B_4_d0           |  out|   32|   ap_memory|                                           local_B_4|         array|
|indvars_iv26           |   in|    5|     ap_none|                                        indvars_iv26|        scalar|
|v218_address0          |  out|   11|   ap_memory|                                                v218|         array|
|v218_ce0               |  out|    1|   ap_memory|                                                v218|         array|
|v218_q0                |   in|   32|   ap_memory|                                                v218|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bj = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 5 'alloca' 'bj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bk = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 6 'alloca' 'bk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvars_iv26_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv26"   --->   Operation 9 'read' 'indvars_iv26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %indvars_iv26_read, i3 0"   --->   Operation 10 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i8 %tmp" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 11 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln666 = store i4 0, i4 %bk" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 13 'store' 'store_ln666' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln667 = store i4 0, i4 %bj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 14 'store' 'store_ln667' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc39.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%icmp_ln666 = icmp_eq  i7 %indvar_flatten_load, i7 64" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 17 'icmp' 'icmp_ln666' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln666_1 = add i7 %indvar_flatten_load, i7 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 18 'add' 'add_ln666_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln666 = br i1 %icmp_ln666, void %for.inc42.i, void %dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc.exit" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 19 'br' 'br_ln666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bj_load = load i4 %bj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 20 'load' 'bj_load' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bk_load = load i4 %bk" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 21 'load' 'bk_load' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln666 = add i4 %bk_load, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 22 'add' 'add_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%icmp_ln667 = icmp_eq  i4 %bj_load, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 23 'icmp' 'icmp_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.35ns)   --->   "%select_ln666 = select i1 %icmp_ln667, i4 0, i4 %bj_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 24 'select' 'select_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.35ns)   --->   "%select_ln666_1 = select i1 %icmp_ln667, i4 %add_ln666, i4 %bk_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 25 'select' 'select_ln666_1' <Predicate = (!icmp_ln666)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln666 = trunc i4 %select_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 26 'trunc' 'trunc_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln666, i8 0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln666_1, i6 0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 28 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln669 = zext i10 %tmp_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 29 'zext' 'zext_ln669' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln669 = sub i11 %tmp_1, i11 %zext_ln669" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 30 'sub' 'sub_ln669' <Predicate = (!icmp_ln666)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln667 = zext i4 %select_ln666" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 31 'zext' 'zext_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln669 = add i9 %zext_ln666, i9 %zext_ln667" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 32 'add' 'add_ln669' <Predicate = (!icmp_ln666)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln669_1 = zext i9 %add_ln669" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 33 'zext' 'zext_ln669_1' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln669_1 = add i11 %sub_ln669, i11 %zext_ln669_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 34 'add' 'add_ln669_1' <Predicate = (!icmp_ln666)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln669_2 = zext i11 %add_ln669_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 35 'zext' 'zext_ln669_2' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v218_addr = getelementptr i32 %v218, i64 0, i64 %zext_ln669_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 36 'getelementptr' 'v218_addr' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%v218_load = load i11 %v218_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 37 'load' 'v218_load' <Predicate = (!icmp_ln666)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln667 = trunc i4 %select_ln666" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 38 'trunc' 'trunc_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%switch_ln670 = switch i3 %trunc_ln667, void %arrayidx384.case.7.i, i3 0, void %arrayidx384.case.0.i, i3 1, void %arrayidx384.case.1.i, i3 2, void %arrayidx384.case.2.i, i3 3, void %arrayidx384.case.3.i, i3 4, void %arrayidx384.case.4.i, i3 5, void %arrayidx384.case.5.i, i3 6, void %arrayidx384.case.6.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 39 'switch' 'switch_ln670' <Predicate = (!icmp_ln666)> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln667 = add i4 %select_ln666, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 40 'add' 'add_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln666 = store i7 %add_ln666_1, i7 %indvar_flatten" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 41 'store' 'store_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln666 = store i4 %select_ln666_1, i4 %bk" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 42 'store' 'store_ln666' <Predicate = (!icmp_ln666)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln667 = store i4 %add_ln667, i4 %bj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 43 'store' 'store_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln667 = br void %for.inc39.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667]   --->   Operation 44 'br' 'br_ln667' <Predicate = (!icmp_ln666)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln666)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.90>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_load_B_tile_bk_l_bj_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i4 %select_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 47 'zext' 'zext_ln666_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%local_B_4_addr = getelementptr i32 %local_B_4, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 48 'getelementptr' 'local_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%local_B_1_addr = getelementptr i32 %local_B_1_17, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 49 'getelementptr' 'local_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%local_B_2_addr = getelementptr i32 %local_B_2_18, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 50 'getelementptr' 'local_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%local_B_3_addr = getelementptr i32 %local_B_3_19, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 51 'getelementptr' 'local_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_3_addr_46 = getelementptr i32 %local_B_3, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 52 'getelementptr' 'local_B_3_addr_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_2_addr_47 = getelementptr i32 %local_B_2, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 53 'getelementptr' 'local_B_2_addr_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%local_B_1_addr_48 = getelementptr i32 %local_B_1, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 54 'getelementptr' 'local_B_1_addr_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_addr = getelementptr i32 %local_B, i64 0, i64 %zext_ln666_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666]   --->   Operation 55 'getelementptr' 'local_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln668 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:668]   --->   Operation 56 'specpipeline' 'specpipeline_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (1.20ns)   --->   "%v218_load = load i11 %v218_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 57 'load' 'v218_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v232 = bitcast i32 %v218_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669]   --->   Operation 58 'bitcast' 'v232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_1_addr_48" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 59 'store' 'store_ln670' <Predicate = (trunc_ln667 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 60 'br' 'br_ln670' <Predicate = (trunc_ln667 == 6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_2_addr_47" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 61 'store' 'store_ln670' <Predicate = (trunc_ln667 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 62 'br' 'br_ln670' <Predicate = (trunc_ln667 == 5)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_3_addr_46" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 63 'store' 'store_ln670' <Predicate = (trunc_ln667 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 64 'br' 'br_ln670' <Predicate = (trunc_ln667 == 4)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_3_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 65 'store' 'store_ln670' <Predicate = (trunc_ln667 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 66 'br' 'br_ln670' <Predicate = (trunc_ln667 == 3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_2_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 67 'store' 'store_ln670' <Predicate = (trunc_ln667 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 68 'br' 'br_ln670' <Predicate = (trunc_ln667 == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_1_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 69 'store' 'store_ln670' <Predicate = (trunc_ln667 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 70 'br' 'br_ln670' <Predicate = (trunc_ln667 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_4_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 71 'store' 'store_ln670' <Predicate = (trunc_ln667 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 72 'br' 'br_ln670' <Predicate = (trunc_ln667 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln670 = store i32 %v232, i3 %local_B_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 73 'store' 'store_ln670' <Predicate = (trunc_ln667 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln670 = br void %arrayidx384.exit.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:670]   --->   Operation 74 'br' 'br_ln670' <Predicate = (trunc_ln667 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_3_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_2_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_1_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ indvars_iv26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v218]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bj                    (alloca           ) [ 010]
bk                    (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
indvars_iv26_read     (read             ) [ 000]
tmp                   (bitconcatenate   ) [ 000]
zext_ln666            (zext             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln666           (store            ) [ 000]
store_ln667           (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln666            (icmp             ) [ 010]
add_ln666_1           (add              ) [ 000]
br_ln666              (br               ) [ 000]
bj_load               (load             ) [ 000]
bk_load               (load             ) [ 000]
add_ln666             (add              ) [ 000]
icmp_ln667            (icmp             ) [ 000]
select_ln666          (select           ) [ 000]
select_ln666_1        (select           ) [ 011]
trunc_ln666           (trunc            ) [ 000]
tmp_1                 (bitconcatenate   ) [ 000]
tmp_2                 (bitconcatenate   ) [ 000]
zext_ln669            (zext             ) [ 000]
sub_ln669             (sub              ) [ 000]
zext_ln667            (zext             ) [ 000]
add_ln669             (add              ) [ 000]
zext_ln669_1          (zext             ) [ 000]
add_ln669_1           (add              ) [ 000]
zext_ln669_2          (zext             ) [ 000]
v218_addr             (getelementptr    ) [ 011]
trunc_ln667           (trunc            ) [ 011]
switch_ln670          (switch           ) [ 000]
add_ln667             (add              ) [ 000]
store_ln666           (store            ) [ 000]
store_ln666           (store            ) [ 000]
store_ln667           (store            ) [ 000]
br_ln667              (br               ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
zext_ln666_1          (zext             ) [ 000]
local_B_4_addr        (getelementptr    ) [ 000]
local_B_1_addr        (getelementptr    ) [ 000]
local_B_2_addr        (getelementptr    ) [ 000]
local_B_3_addr        (getelementptr    ) [ 000]
local_B_3_addr_46     (getelementptr    ) [ 000]
local_B_2_addr_47     (getelementptr    ) [ 000]
local_B_1_addr_48     (getelementptr    ) [ 000]
local_B_addr          (getelementptr    ) [ 000]
specpipeline_ln668    (specpipeline     ) [ 000]
v218_load             (load             ) [ 000]
v232                  (bitcast          ) [ 000]
store_ln670           (store            ) [ 000]
br_ln670              (br               ) [ 000]
store_ln670           (store            ) [ 000]
br_ln670              (br               ) [ 000]
store_ln670           (store            ) [ 000]
br_ln670              (br               ) [ 000]
store_ln670           (store            ) [ 000]
br_ln670              (br               ) [ 000]
store_ln670           (store            ) [ 000]
br_ln670              (br               ) [ 000]
store_ln670           (store            ) [ 000]
br_ln670              (br               ) [ 000]
store_ln670           (store            ) [ 000]
br_ln670              (br               ) [ 000]
store_ln670           (store            ) [ 000]
br_ln670              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_B_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_B_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_B_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_B_3_19">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_3_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_B_2_18">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_2_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_B_1_17">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_1_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="local_B_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="indvars_iv26">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv26"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v218">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v218"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_load_B_tile_bk_l_bj_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="bj_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bj/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bk_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bk/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvars_iv26_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv26_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v218_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v218_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v218_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="local_B_4_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_4_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="local_B_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_1_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="local_B_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_2_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="local_B_3_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_3_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="local_B_3_addr_46_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_3_addr_46/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="local_B_2_addr_47_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_2_addr_47/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="local_B_1_addr_48_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_1_addr_48/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="local_B_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln670_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln670_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln670_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln670_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln670_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln670_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln670_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln670_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln670/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln666_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln0_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln666_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln666/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln667_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln667/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln666_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln666/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln666_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bj_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bj_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bk_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bk_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln666_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln666/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln667_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln667/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln666_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln666_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln666_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln666_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="0"/>
<pin id="295" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln666/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln669_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln669/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub_ln669_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="10" slack="0"/>
<pin id="320" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln669/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln667_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln667/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln669_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln669/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln669_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln669_1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln669_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln669_1/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln669_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln669_2/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln667_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln667/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln667_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln667/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln666_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="0" index="1" bw="7" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln666/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln666_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln666/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln667_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln667/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln666_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln666_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="v232_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v232/2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="bj_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bj "/>
</bind>
</comp>

<comp id="403" class="1005" name="bk_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bk "/>
</bind>
</comp>

<comp id="410" class="1005" name="indvar_flatten_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="420" class="1005" name="select_ln666_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="1"/>
<pin id="422" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln666_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="v218_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="11" slack="1"/>
<pin id="427" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v218_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="trunc_ln667_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="1"/>
<pin id="432" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln667 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="155" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="148" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="141" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="134" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="127" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="120" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="113" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="162" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="94" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="259" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="259" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="271" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="265" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="262" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="285" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="297" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="277" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="225" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="317" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="351"><net_src comp="277" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="277" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="253" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="285" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="352" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="373" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="387"><net_src comp="107" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="395"><net_src comp="384" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="399"><net_src comp="82" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="406"><net_src comp="86" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="413"><net_src comp="90" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="423"><net_src comp="285" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="428"><net_src comp="100" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="433"><net_src comp="348" pin="1"/><net_sink comp="430" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B | {2 }
	Port: local_B_1 | {2 }
	Port: local_B_2 | {2 }
	Port: local_B_3 | {2 }
	Port: local_B_3_19 | {2 }
	Port: local_B_2_18 | {2 }
	Port: local_B_1_17 | {2 }
	Port: local_B_4 | {2 }
	Port: v218 | {}
 - Input state : 
	Port: dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc : indvars_iv26 | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc : v218 | {1 2 }
  - Chain level:
	State 1
		zext_ln666 : 1
		store_ln0 : 1
		store_ln666 : 1
		store_ln667 : 1
		indvar_flatten_load : 1
		icmp_ln666 : 2
		add_ln666_1 : 2
		br_ln666 : 3
		bj_load : 1
		bk_load : 1
		add_ln666 : 2
		icmp_ln667 : 2
		select_ln666 : 3
		select_ln666_1 : 3
		trunc_ln666 : 4
		tmp_1 : 5
		tmp_2 : 4
		zext_ln669 : 5
		sub_ln669 : 6
		zext_ln667 : 4
		add_ln669 : 5
		zext_ln669_1 : 6
		add_ln669_1 : 7
		zext_ln669_2 : 8
		v218_addr : 9
		v218_load : 10
		trunc_ln667 : 4
		switch_ln670 : 5
		add_ln667 : 4
		store_ln666 : 3
		store_ln666 : 4
		store_ln667 : 5
	State 2
		local_B_4_addr : 1
		local_B_1_addr : 1
		local_B_2_addr : 1
		local_B_3_addr : 1
		local_B_3_addr_46 : 1
		local_B_2_addr_47 : 1
		local_B_1_addr_48 : 1
		local_B_addr : 1
		v232 : 1
		store_ln670 : 2
		store_ln670 : 2
		store_ln670 : 2
		store_ln670 : 2
		store_ln670 : 2
		store_ln670 : 2
		store_ln670 : 2
		store_ln670 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |      add_ln666_1_fu_253      |    0    |    14   |
|          |       add_ln666_fu_265       |    0    |    12   |
|    add   |       add_ln669_fu_327       |    0    |    15   |
|          |      add_ln669_1_fu_337      |    0    |    17   |
|          |       add_ln667_fu_352       |    0    |    12   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln666_fu_247      |    0    |    14   |
|          |       icmp_ln667_fu_271      |    0    |    12   |
|----------|------------------------------|---------|---------|
|    sub   |       sub_ln669_fu_317       |    0    |    17   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln666_fu_277     |    0    |    4    |
|          |     select_ln666_1_fu_285    |    0    |    4    |
|----------|------------------------------|---------|---------|
|   read   | indvars_iv26_read_read_fu_94 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_217          |    0    |    0    |
|bitconcatenate|         tmp_1_fu_297         |    0    |    0    |
|          |         tmp_2_fu_305         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln666_fu_225      |    0    |    0    |
|          |       zext_ln669_fu_313      |    0    |    0    |
|   zext   |       zext_ln667_fu_323      |    0    |    0    |
|          |      zext_ln669_1_fu_333     |    0    |    0    |
|          |      zext_ln669_2_fu_343     |    0    |    0    |
|          |      zext_ln666_1_fu_373     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln666_fu_293      |    0    |    0    |
|          |      trunc_ln667_fu_348      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   121   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      bj_reg_396      |    4   |
|      bk_reg_403      |    4   |
|indvar_flatten_reg_410|    7   |
|select_ln666_1_reg_420|    4   |
|  trunc_ln667_reg_430 |    3   |
|   v218_addr_reg_425  |   11   |
+----------------------+--------+
|         Total        |   33   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   121  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   33   |   130  |
+-----------+--------+--------+--------+
