vio_dpram.vhd,vhdl,xil_defaultlib,../../../../final_project-v2018.srcs/sources_1/ip/vio_dpram/sim/vio_dpram.vhd,incdir="../../../../final_project-v2018.srcs/sources_1/ip/vio_dpram/hdl/verilog"incdir="../../../../final_project-v2018.srcs/sources_1/ip/vio_dpram/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
