$date
	Thu Jun 12 04:20:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module wire_decl_tb $end
$var wire 1 ! expected $end
$var wire 1 " expected_n $end
$var wire 1 # w1 $end
$var wire 1 $ w2 $end
$var wire 1 % w3 $end
$var wire 1 & out_n $end
$var wire 1 ' out $end
$var wire 1 ( d $end
$var wire 1 ) c $end
$var wire 1 * b $end
$var wire 1 + a $end
$var reg 5 , in [4:0] $end
$scope module dut $end
$var wire 1 + a $end
$var wire 1 * b $end
$var wire 1 ) c $end
$var wire 1 ( d $end
$var wire 1 ' out $end
$var wire 1 & out_n $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
0+
0*
0)
0(
0'
1&
0%
0$
0#
1"
0!
$end
#10000
1+
b1 ,
#20000
0+
1*
b10 ,
#30000
0&
0"
1'
1!
1%
1#
1+
b11 ,
#40000
1&
1"
0'
0!
0%
0#
0+
0*
1)
b100 ,
#50000
1+
b101 ,
#60000
0+
1*
b110 ,
#70000
0&
0"
1'
1!
1%
1#
1+
b111 ,
#80000
1&
1"
0'
0!
0%
0#
0+
0*
0)
1(
b1000 ,
#90000
1+
b1001 ,
#100000
0+
1*
b1010 ,
#110000
0&
0"
1'
1!
1%
1#
1+
b1011 ,
#120000
0#
1$
0+
0*
1)
b1100 ,
#130000
1+
b1101 ,
#140000
0+
1*
b1110 ,
#150000
1#
1+
b1111 ,
#160000
1&
1"
0'
0!
0%
0#
0$
0+
0*
0)
0(
b10000 ,
