(pcb "/home/solidhal/Documents/Computers/GitProjects/servo-v2-breakout-board/servo-v2-breakout-board/servo-v2-breakout-board.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~87~ubuntu19.10.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  143764 -121158  124968 -121158  124968 -13208  143764 -13208
            143764 -121158)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_1x25_P2.54mm_Vertical
      (place EVEN1 136906 -57150 front 0 (PN Conn_01x25_Male))
      (place ODD1 129540 -57150 front 0 (PN Conn_01x25_Male))
    )
    (component "eec:Panasonic_Corporation-AXK850145WG-0"
      (place J1 133350 -17780 front 0 (PN AXK850145WG))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_1x25_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -62750  1800 1800))
      (outline (path signal 50  -1800 -62750  1800 -62750))
      (outline (path signal 50  -1800 1800  -1800 -62750))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -62290))
      (outline (path signal 120  -1330 -1270  -1330 -62290))
      (outline (path signal 120  -1330 -62290  1330 -62290))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -62230  -1270 635))
      (outline (path signal 100  1270 -62230  -1270 -62230))
      (outline (path signal 100  1270 1270  1270 -62230))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 25 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "eec:Panasonic_Corporation-AXK850145WG-0"
      (outline (path signal 150  -5550 -1330  -5550 1330))
      (outline (path signal 150  -5550 1330  5550 1330))
      (outline (path signal 150  5550 1330  5550 -1330))
      (outline (path signal 150  5550 -1330  -5550 -1330))
      (outline (path signal 150  -5550 -1105  -5550 1105))
      (outline (path signal 150  -5550 1105  5550 1105))
      (outline (path signal 150  5550 1105  5550 -1105))
      (outline (path signal 150  5550 -1105  -5550 -1105))
      (outline (path signal 250  -4760 -2850  -4822.5 -2958.25  -4947.5 -2958.25  -5010 -2850
            -4947.5 -2741.75  -4822.5 -2741.75  -4760 -2850))
      (outline (path signal 150  5675 2305  5675 2305))
      (outline (path signal 150  5675 2305  -5675 2305))
      (outline (path signal 150  -5675 2305  -5675 -2305))
      (outline (path signal 150  -5675 -2305  5675 -2305))
      (outline (path signal 150  5675 -2305  5675 2305))
      (pin Rect[T]Pad_400x800_um 50 4885 1880)
      (pin Rect[T]Pad_230x800_um 48 4400 1880)
      (pin Rect[T]Pad_230x800_um 46 4000 1880)
      (pin Rect[T]Pad_230x800_um 44 3600 1880)
      (pin Rect[T]Pad_230x800_um 42 3200 1880)
      (pin Rect[T]Pad_230x800_um 40 2800 1880)
      (pin Rect[T]Pad_230x800_um 38 2400 1880)
      (pin Rect[T]Pad_230x800_um 36 2000 1880)
      (pin Rect[T]Pad_230x800_um 34 1600 1880)
      (pin Rect[T]Pad_230x800_um 32 1200 1880)
      (pin Rect[T]Pad_230x800_um 30 800 1880)
      (pin Rect[T]Pad_230x800_um 28 400 1880)
      (pin Rect[T]Pad_230x800_um 26 0 1880)
      (pin Rect[T]Pad_230x800_um 24 -400 1880)
      (pin Rect[T]Pad_230x800_um 22 -800 1880)
      (pin Rect[T]Pad_230x800_um 20 -1200 1880)
      (pin Rect[T]Pad_230x800_um 18 -1600 1880)
      (pin Rect[T]Pad_230x800_um 16 -2000 1880)
      (pin Rect[T]Pad_230x800_um 14 -2400 1880)
      (pin Rect[T]Pad_230x800_um 12 -2800 1880)
      (pin Rect[T]Pad_230x800_um 10 -3200 1880)
      (pin Rect[T]Pad_230x800_um 8 -3600 1880)
      (pin Rect[T]Pad_230x800_um 6 -4000 1880)
      (pin Rect[T]Pad_230x800_um 4 -4400 1880)
      (pin Rect[T]Pad_400x800_um 2 -4885 1880)
      (pin Rect[T]Pad_400x800_um 49 4885 -1880)
      (pin Rect[T]Pad_230x800_um 47 4400 -1880)
      (pin Rect[T]Pad_230x800_um 45 4000 -1880)
      (pin Rect[T]Pad_230x800_um 43 3600 -1880)
      (pin Rect[T]Pad_230x800_um 41 3200 -1880)
      (pin Rect[T]Pad_230x800_um 39 2800 -1880)
      (pin Rect[T]Pad_230x800_um 37 2400 -1880)
      (pin Rect[T]Pad_230x800_um 35 2000 -1880)
      (pin Rect[T]Pad_230x800_um 33 1600 -1880)
      (pin Rect[T]Pad_230x800_um 31 1200 -1880)
      (pin Rect[T]Pad_230x800_um 29 800 -1880)
      (pin Rect[T]Pad_230x800_um 27 400 -1880)
      (pin Rect[T]Pad_230x800_um 25 0 -1880)
      (pin Rect[T]Pad_230x800_um 23 -400 -1880)
      (pin Rect[T]Pad_230x800_um 21 -800 -1880)
      (pin Rect[T]Pad_230x800_um 19 -1200 -1880)
      (pin Rect[T]Pad_230x800_um 17 -1600 -1880)
      (pin Rect[T]Pad_230x800_um 15 -2000 -1880)
      (pin Rect[T]Pad_230x800_um 13 -2400 -1880)
      (pin Rect[T]Pad_230x800_um 11 -2800 -1880)
      (pin Rect[T]Pad_230x800_um 9 -3200 -1880)
      (pin Rect[T]Pad_230x800_um 7 -3600 -1880)
      (pin Rect[T]Pad_230x800_um 5 -4000 -1880)
      (pin Rect[T]Pad_230x800_um 3 -4400 -1880)
      (pin Rect[T]Pad_400x800_um 1 -4885 -1880)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_230x800_um
      (shape (rect F.Cu -115 -400 115 400))
      (attach off)
    )
    (padstack Rect[T]Pad_400x800_um
      (shape (rect F.Cu -200 -400 200 400))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(EVEN1-Pad25)"
      (pins EVEN1-25 J1-50)
    )
    (net "Net-(EVEN1-Pad24)"
      (pins EVEN1-24 J1-48)
    )
    (net "Net-(EVEN1-Pad23)"
      (pins EVEN1-23 J1-46)
    )
    (net "Net-(EVEN1-Pad22)"
      (pins EVEN1-22 J1-44)
    )
    (net "Net-(EVEN1-Pad21)"
      (pins EVEN1-21 J1-42)
    )
    (net "Net-(EVEN1-Pad20)"
      (pins EVEN1-20 J1-40)
    )
    (net "Net-(EVEN1-Pad19)"
      (pins EVEN1-19 J1-38)
    )
    (net "Net-(EVEN1-Pad18)"
      (pins EVEN1-18 J1-36)
    )
    (net "Net-(EVEN1-Pad17)"
      (pins EVEN1-17 J1-34)
    )
    (net "Net-(EVEN1-Pad16)"
      (pins EVEN1-16 J1-32)
    )
    (net "Net-(EVEN1-Pad15)"
      (pins EVEN1-15 J1-30)
    )
    (net "Net-(EVEN1-Pad14)"
      (pins EVEN1-14 J1-28)
    )
    (net "Net-(EVEN1-Pad13)"
      (pins EVEN1-13 J1-26)
    )
    (net "Net-(EVEN1-Pad12)"
      (pins EVEN1-12 J1-24)
    )
    (net "Net-(EVEN1-Pad11)"
      (pins EVEN1-11 J1-22)
    )
    (net "Net-(EVEN1-Pad10)"
      (pins EVEN1-10 J1-20)
    )
    (net "Net-(EVEN1-Pad9)"
      (pins EVEN1-9 J1-18)
    )
    (net "Net-(EVEN1-Pad8)"
      (pins EVEN1-8 J1-16)
    )
    (net "Net-(EVEN1-Pad7)"
      (pins EVEN1-7 J1-14)
    )
    (net "Net-(EVEN1-Pad6)"
      (pins EVEN1-6 J1-12)
    )
    (net "Net-(EVEN1-Pad5)"
      (pins EVEN1-5 J1-10)
    )
    (net "Net-(EVEN1-Pad4)"
      (pins EVEN1-4 J1-8)
    )
    (net "Net-(EVEN1-Pad3)"
      (pins EVEN1-3 J1-6)
    )
    (net "Net-(EVEN1-Pad2)"
      (pins EVEN1-2 J1-4)
    )
    (net "Net-(EVEN1-Pad1)"
      (pins EVEN1-1 J1-2)
    )
    (net "Net-(J1-Pad49)"
      (pins ODD1-25 J1-49)
    )
    (net "Net-(J1-Pad47)"
      (pins ODD1-24 J1-47)
    )
    (net "Net-(J1-Pad45)"
      (pins ODD1-23 J1-45)
    )
    (net "Net-(J1-Pad43)"
      (pins ODD1-22 J1-43)
    )
    (net "Net-(J1-Pad41)"
      (pins ODD1-21 J1-41)
    )
    (net "Net-(J1-Pad39)"
      (pins ODD1-20 J1-39)
    )
    (net "Net-(J1-Pad37)"
      (pins ODD1-19 J1-37)
    )
    (net "Net-(J1-Pad35)"
      (pins ODD1-18 J1-35)
    )
    (net "Net-(J1-Pad33)"
      (pins ODD1-17 J1-33)
    )
    (net "Net-(J1-Pad31)"
      (pins ODD1-16 J1-31)
    )
    (net "Net-(J1-Pad29)"
      (pins ODD1-15 J1-29)
    )
    (net "Net-(J1-Pad27)"
      (pins ODD1-14 J1-27)
    )
    (net "Net-(J1-Pad25)"
      (pins ODD1-13 J1-25)
    )
    (net "Net-(J1-Pad23)"
      (pins ODD1-12 J1-23)
    )
    (net "Net-(J1-Pad21)"
      (pins ODD1-11 J1-21)
    )
    (net "Net-(J1-Pad19)"
      (pins ODD1-10 J1-19)
    )
    (net "Net-(J1-Pad17)"
      (pins ODD1-9 J1-17)
    )
    (net "Net-(J1-Pad15)"
      (pins ODD1-8 J1-15)
    )
    (net "Net-(J1-Pad13)"
      (pins ODD1-7 J1-13)
    )
    (net "Net-(J1-Pad11)"
      (pins ODD1-6 J1-11)
    )
    (net "Net-(J1-Pad9)"
      (pins ODD1-5 J1-9)
    )
    (net "Net-(J1-Pad7)"
      (pins ODD1-4 J1-7)
    )
    (net "Net-(J1-Pad5)"
      (pins ODD1-3 J1-5)
    )
    (net "Net-(J1-Pad3)"
      (pins ODD1-2 J1-3)
    )
    (net "Net-(J1-Pad1)"
      (pins ODD1-1 J1-1)
    )
    (class kicad_default "" "Net-(EVEN1-Pad1)" "Net-(EVEN1-Pad10)" "Net-(EVEN1-Pad11)"
      "Net-(EVEN1-Pad12)" "Net-(EVEN1-Pad13)" "Net-(EVEN1-Pad14)" "Net-(EVEN1-Pad15)"
      "Net-(EVEN1-Pad16)" "Net-(EVEN1-Pad17)" "Net-(EVEN1-Pad18)" "Net-(EVEN1-Pad19)"
      "Net-(EVEN1-Pad2)" "Net-(EVEN1-Pad20)" "Net-(EVEN1-Pad21)" "Net-(EVEN1-Pad22)"
      "Net-(EVEN1-Pad23)" "Net-(EVEN1-Pad24)" "Net-(EVEN1-Pad25)" "Net-(EVEN1-Pad3)"
      "Net-(EVEN1-Pad4)" "Net-(EVEN1-Pad5)" "Net-(EVEN1-Pad6)" "Net-(EVEN1-Pad7)"
      "Net-(EVEN1-Pad8)" "Net-(EVEN1-Pad9)" "Net-(J1-Pad1)" "Net-(J1-Pad11)"
      "Net-(J1-Pad13)" "Net-(J1-Pad15)" "Net-(J1-Pad17)" "Net-(J1-Pad19)"
      "Net-(J1-Pad21)" "Net-(J1-Pad23)" "Net-(J1-Pad25)" "Net-(J1-Pad27)"
      "Net-(J1-Pad29)" "Net-(J1-Pad3)" "Net-(J1-Pad31)" "Net-(J1-Pad33)" "Net-(J1-Pad35)"
      "Net-(J1-Pad37)" "Net-(J1-Pad39)" "Net-(J1-Pad41)" "Net-(J1-Pad43)"
      "Net-(J1-Pad45)" "Net-(J1-Pad47)" "Net-(J1-Pad49)" "Net-(J1-Pad5)" "Net-(J1-Pad7)"
      "Net-(J1-Pad9)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
