Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb  4 13:06:37 2025
| Host         : GF-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cronometro_on_board_timing_summary_routed.rpt -pb cronometro_on_board_timing_summary_routed.pb -rpx cronometro_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_on_board
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.444        0.000                      0                  207        0.103        0.000                      0                  207        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.444        0.000                      0                  207        0.103        0.000                      0                  207        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 crono/minuti/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/ore/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.966ns (18.259%)  route 4.324ns (81.741%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.527ns = ( 15.527 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X31Y47         FDRE                                         r  crono/minuti/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.419     6.570 r  crono/minuti/counter_reg[5]/Q
                         net (fo=18, routed)          1.516     8.086    crono/minuti/m[5]
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.299     8.385 r  crono/minuti/counter[4]_i_7/O
                         net (fo=1, routed)           0.500     8.885    crono/secondi/counter_reg[4]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  crono/secondi/counter[4]_i_4/O
                         net (fo=1, routed)           0.473     9.482    crono/secondi/counter[4]_i_4_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.124     9.606 r  crono/secondi/counter[4]_i_1__1/O
                         net (fo=5, routed)           1.835    11.441    crono/ore/E[0]
    SLICE_X32Y49         FDRE                                         r  crono/ore/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.834    13.252    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    13.352 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.638    13.990    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.081 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.446    15.527    crono/ore/CLK
    SLICE_X32Y49         FDRE                                         r  crono/ore/counter_reg[1]/C
                         clock pessimism              0.599    16.126    
                         clock uncertainty           -0.035    16.091    
    SLICE_X32Y49         FDRE (Setup_fdre_C_CE)      -0.205    15.886    crono/ore/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 crono/minuti/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/ore/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.966ns (18.259%)  route 4.324ns (81.741%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.527ns = ( 15.527 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X31Y47         FDRE                                         r  crono/minuti/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.419     6.570 r  crono/minuti/counter_reg[5]/Q
                         net (fo=18, routed)          1.516     8.086    crono/minuti/m[5]
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.299     8.385 r  crono/minuti/counter[4]_i_7/O
                         net (fo=1, routed)           0.500     8.885    crono/secondi/counter_reg[4]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  crono/secondi/counter[4]_i_4/O
                         net (fo=1, routed)           0.473     9.482    crono/secondi/counter[4]_i_4_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.124     9.606 r  crono/secondi/counter[4]_i_1__1/O
                         net (fo=5, routed)           1.835    11.441    crono/ore/E[0]
    SLICE_X32Y49         FDRE                                         r  crono/ore/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.834    13.252    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    13.352 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.638    13.990    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.081 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.446    15.527    crono/ore/CLK
    SLICE_X32Y49         FDRE                                         r  crono/ore/counter_reg[2]/C
                         clock pessimism              0.599    16.126    
                         clock uncertainty           -0.035    16.091    
    SLICE_X32Y49         FDRE (Setup_fdre_C_CE)      -0.205    15.886    crono/ore/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 crono/minuti/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/ore/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 0.966ns (19.362%)  route 4.023ns (80.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 15.517 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X31Y47         FDRE                                         r  crono/minuti/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.419     6.570 r  crono/minuti/counter_reg[5]/Q
                         net (fo=18, routed)          1.516     8.086    crono/minuti/m[5]
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.299     8.385 r  crono/minuti/counter[4]_i_7/O
                         net (fo=1, routed)           0.500     8.885    crono/secondi/counter_reg[4]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  crono/secondi/counter[4]_i_4/O
                         net (fo=1, routed)           0.473     9.482    crono/secondi/counter[4]_i_4_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.124     9.606 r  crono/secondi/counter[4]_i_1__1/O
                         net (fo=5, routed)           1.534    11.140    crono/ore/E[0]
    SLICE_X33Y50         FDRE                                         r  crono/ore/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.834    13.252    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    13.352 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.638    13.990    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.081 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.436    15.517    crono/ore/CLK
    SLICE_X33Y50         FDRE                                         r  crono/ore/counter_reg[0]/C
                         clock pessimism              0.504    16.020    
                         clock uncertainty           -0.035    15.985    
    SLICE_X33Y50         FDRE (Setup_fdre_C_CE)      -0.205    15.780    crono/ore/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 crono/minuti/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/ore/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.966ns (19.435%)  route 4.004ns (80.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 15.517 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X31Y47         FDRE                                         r  crono/minuti/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.419     6.570 r  crono/minuti/counter_reg[5]/Q
                         net (fo=18, routed)          1.516     8.086    crono/minuti/m[5]
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.299     8.385 r  crono/minuti/counter[4]_i_7/O
                         net (fo=1, routed)           0.500     8.885    crono/secondi/counter_reg[4]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  crono/secondi/counter[4]_i_4/O
                         net (fo=1, routed)           0.473     9.482    crono/secondi/counter[4]_i_4_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.124     9.606 r  crono/secondi/counter[4]_i_1__1/O
                         net (fo=5, routed)           1.515    11.121    crono/ore/E[0]
    SLICE_X32Y51         FDRE                                         r  crono/ore/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.834    13.252    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    13.352 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.638    13.990    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.081 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.436    15.517    crono/ore/CLK
    SLICE_X32Y51         FDRE                                         r  crono/ore/counter_reg[3]/C
                         clock pessimism              0.504    16.020    
                         clock uncertainty           -0.035    15.985    
    SLICE_X32Y51         FDRE (Setup_fdre_C_CE)      -0.205    15.780    crono/ore/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 crono/minuti/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/ore/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.966ns (19.435%)  route 4.004ns (80.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 15.517 - 10.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X31Y47         FDRE                                         r  crono/minuti/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.419     6.570 r  crono/minuti/counter_reg[5]/Q
                         net (fo=18, routed)          1.516     8.086    crono/minuti/m[5]
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.299     8.385 r  crono/minuti/counter[4]_i_7/O
                         net (fo=1, routed)           0.500     8.885    crono/secondi/counter_reg[4]_0
    SLICE_X33Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  crono/secondi/counter[4]_i_4/O
                         net (fo=1, routed)           0.473     9.482    crono/secondi/counter[4]_i_4_n_0
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.124     9.606 r  crono/secondi/counter[4]_i_1__1/O
                         net (fo=5, routed)           1.515    11.121    crono/ore/E[0]
    SLICE_X32Y51         FDRE                                         r  crono/ore/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.834    13.252    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    13.352 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.638    13.990    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.081 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.436    15.517    crono/ore/CLK
    SLICE_X32Y51         FDRE                                         r  crono/ore/counter_reg[4]/C
                         clock pessimism              0.504    16.020    
                         clock uncertainty           -0.035    15.985    
    SLICE_X32Y51         FDRE (Setup_fdre_C_CE)      -0.205    15.780    crono/ore/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 cu/SET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono/secondi/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 0.745ns (13.957%)  route 4.593ns (86.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.527ns = ( 15.527 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.568     5.120    cu/CLK
    SLICE_X33Y49         FDRE                                         r  cu/SET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  cu/SET_reg/Q
                         net (fo=20, routed)          2.984     8.523    reg_m_s/set_CU
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.326     8.849 r  reg_m_s/counter[0]_i_1/O
                         net (fo=1, routed)           1.609    10.458    crono/secondi/counter_reg[5]_4[0]
    SLICE_X32Y48         FDRE                                         r  crono/secondi/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.834    13.252    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    13.352 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.638    13.990    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.081 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.446    15.527    crono/secondi/CLK
    SLICE_X32Y48         FDRE                                         r  crono/secondi/counter_reg[0]/C
                         clock pessimism              0.071    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)       -0.284    15.279    crono/secondi/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 btn_dbnc/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.118ns (24.701%)  route 3.408ns (75.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.551     5.102    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  btn_dbnc/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.430    btn_dbnc/deb.count_reg_n_0_[28]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  btn_dbnc/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.645     7.198    btn_dbnc/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.150     7.348 f  btn_dbnc/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.080     8.429    btn_dbnc/deb.count[31]_i_5_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.326     8.755 r  btn_dbnc/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.874     9.629    btn_dbnc/deb.count[31]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.432    14.803    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[25]/C
                         clock pessimism              0.299    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.543    btn_dbnc/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 btn_dbnc/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.118ns (24.701%)  route 3.408ns (75.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.551     5.102    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  btn_dbnc/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.430    btn_dbnc/deb.count_reg_n_0_[28]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  btn_dbnc/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.645     7.198    btn_dbnc/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.150     7.348 f  btn_dbnc/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.080     8.429    btn_dbnc/deb.count[31]_i_5_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.326     8.755 r  btn_dbnc/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.874     9.629    btn_dbnc/deb.count[31]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.432    14.803    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[26]/C
                         clock pessimism              0.299    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.543    btn_dbnc/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 btn_dbnc/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.118ns (24.701%)  route 3.408ns (75.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.551     5.102    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  btn_dbnc/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.430    btn_dbnc/deb.count_reg_n_0_[28]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  btn_dbnc/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.645     7.198    btn_dbnc/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.150     7.348 f  btn_dbnc/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.080     8.429    btn_dbnc/deb.count[31]_i_5_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.326     8.755 r  btn_dbnc/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.874     9.629    btn_dbnc/deb.count[31]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.432    14.803    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[27]/C
                         clock pessimism              0.299    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.543    btn_dbnc/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 btn_dbnc/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.118ns (24.701%)  route 3.408ns (75.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.551     5.102    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.620 f  btn_dbnc/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.430    btn_dbnc/deb.count_reg_n_0_[28]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.554 f  btn_dbnc/FSM_sequential_BTN_state[1]_i_8/O
                         net (fo=2, routed)           0.645     7.198    btn_dbnc/FSM_sequential_BTN_state[1]_i_8_n_0
    SLICE_X35Y51         LUT5 (Prop_lut5_I4_O)        0.150     7.348 f  btn_dbnc/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.080     8.429    btn_dbnc/deb.count[31]_i_5_n_0
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.326     8.755 r  btn_dbnc/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.874     9.629    btn_dbnc/deb.count[31]_i_1_n_0
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.432    14.803    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[28]/C
                         clock pessimism              0.299    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.543    btn_dbnc/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 btn_dbnc/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.478    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  btn_dbnc/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  btn_dbnc/deb.count_reg[19]/Q
                         net (fo=3, routed)           0.126     1.768    btn_dbnc/deb.count_reg_n_0_[19]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  btn_dbnc/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.925    btn_dbnc/deb.count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.978 r  btn_dbnc/deb.count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.978    btn_dbnc/deb.count_reg[24]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  btn_dbnc/deb.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.986    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  btn_dbnc/deb.count_reg[21]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.875    btn_dbnc/deb.count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cu/en_h_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_h/temp_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.979%)  route 0.187ns (57.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.479    cu/CLK
    SLICE_X33Y49         FDRE                                         r  cu/en_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cu/en_h_reg/Q
                         net (fo=5, routed)           0.187     1.807    reg_h/E[0]
    SLICE_X31Y50         FDRE                                         r  reg_h/temp_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.828     1.987    reg_h/CLK
    SLICE_X31Y50         FDRE                                         r  reg_h/temp_b_reg[4]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X31Y50         FDRE (Hold_fdre_C_CE)       -0.039     1.703    reg_h/temp_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 btn_dbnc/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.478    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  btn_dbnc/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  btn_dbnc/deb.count_reg[19]/Q
                         net (fo=3, routed)           0.126     1.768    btn_dbnc/deb.count_reg_n_0_[19]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  btn_dbnc/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.925    btn_dbnc/deb.count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.991 r  btn_dbnc/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    btn_dbnc/deb.count_reg[24]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  btn_dbnc/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.986    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  btn_dbnc/deb.count_reg[23]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.875    btn_dbnc/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cu/en_h_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_h/temp_b_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.100%)  route 0.202ns (58.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.566     1.479    cu/CLK
    SLICE_X33Y49         FDRE                                         r  cu/en_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cu/en_h_reg/Q
                         net (fo=5, routed)           0.202     1.822    reg_h/E[0]
    SLICE_X33Y51         FDRE                                         r  reg_h/temp_b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.828     1.987    reg_h/CLK
    SLICE_X33Y51         FDRE                                         r  reg_h/temp_b_reg[0]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X33Y51         FDRE (Hold_fdre_C_CE)       -0.039     1.703    reg_h/temp_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dss/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dss/counter_instance/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.183ns (37.020%)  route 0.311ns (62.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.478    dss/clk_filter/CLK
    SLICE_X31Y44         FDRE                                         r  dss/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dss/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.311     1.931    dss/counter_instance/clock_out
    SLICE_X29Y51         LUT5 (Prop_lut5_I4_O)        0.042     1.973 r  dss/counter_instance/c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.973    dss/counter_instance/c[2]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.988    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[2]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.107     1.850    dss/counter_instance/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 btn_dbnc/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.478    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  btn_dbnc/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  btn_dbnc/deb.count_reg[19]/Q
                         net (fo=3, routed)           0.126     1.768    btn_dbnc/deb.count_reg_n_0_[19]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  btn_dbnc/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.925    btn_dbnc/deb.count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.014 r  btn_dbnc/deb.count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.014    btn_dbnc/deb.count_reg[24]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  btn_dbnc/deb.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.986    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  btn_dbnc/deb.count_reg[22]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.875    btn_dbnc/deb.count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 btn_dbnc/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.478    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  btn_dbnc/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  btn_dbnc/deb.count_reg[19]/Q
                         net (fo=3, routed)           0.126     1.768    btn_dbnc/deb.count_reg_n_0_[19]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  btn_dbnc/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.925    btn_dbnc/deb.count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.016 r  btn_dbnc/deb.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    btn_dbnc/deb.count_reg[24]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  btn_dbnc/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.986    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  btn_dbnc/deb.count_reg[24]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.875    btn_dbnc/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dss/clk_filter/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dss/counter_instance/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.400%)  route 0.311ns (62.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.478    dss/clk_filter/CLK
    SLICE_X31Y44         FDRE                                         r  dss/clk_filter/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dss/clk_filter/clockfx_reg/Q
                         net (fo=3, routed)           0.311     1.931    dss/counter_instance/clock_out
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.976 r  dss/counter_instance/c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.976    dss/counter_instance/c[1]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.988    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[1]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.091     1.834    dss/counter_instance/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 btn_dbnc/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.478    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  btn_dbnc/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  btn_dbnc/deb.count_reg[19]/Q
                         net (fo=3, routed)           0.126     1.768    btn_dbnc/deb.count_reg_n_0_[19]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  btn_dbnc/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.925    btn_dbnc/deb.count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  btn_dbnc/deb.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    btn_dbnc/deb.count_reg[24]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.018 r  btn_dbnc/deb.count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.018    btn_dbnc/deb.count_reg[28]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.986    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[25]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.875    btn_dbnc/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 btn_dbnc/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_dbnc/deb.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.096%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.565     1.478    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  btn_dbnc/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  btn_dbnc/deb.count_reg[19]/Q
                         net (fo=3, routed)           0.126     1.768    btn_dbnc/deb.count_reg_n_0_[19]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  btn_dbnc/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.925    btn_dbnc/deb.count_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.965 r  btn_dbnc/deb.count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    btn_dbnc/deb.count_reg[24]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.031 r  btn_dbnc/deb.count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.031    btn_dbnc/deb.count_reg[28]_i_1_n_5
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.827     1.986    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  btn_dbnc/deb.count_reg[27]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.875    btn_dbnc/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   counter_reg[4]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47    btn_dbnc/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46    btn_dbnc/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47    btn_dbnc/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47    btn_dbnc/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47    btn_dbnc/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48    btn_dbnc/deb.count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    btn_dbnc/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    btn_dbnc/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    btn_dbnc/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    btn_dbnc/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47    btn_dbnc/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    btn_dbnc/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46    btn_dbnc/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    btn_dbnc/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47    btn_dbnc/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crono/secondi/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.647ns  (logic 4.367ns (37.499%)  route 7.279ns (62.501%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/secondi/CLK
    SLICE_X31Y48         FDRE                                         r  crono/secondi/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  crono/secondi/counter_reg[3]/Q
                         net (fo=19, routed)          1.492     8.099    crono/secondi/sec_6bit[3]
    SLICE_X31Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.223 r  crono/secondi/cathodes_out_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.886     9.109    crono/minuti/cathodes_out_OBUF[0]_inst_i_1
    SLICE_X30Y51         LUT6 (Prop_lut6_I3_O)        0.124     9.233 r  crono/minuti/cathodes_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.943    10.176    crono/ore/cathodes_out[0]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.124    10.300 r  crono/ore/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.959    14.258    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    17.798 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.798    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/minuti/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.854ns  (logic 4.627ns (42.626%)  route 6.227ns (57.374%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X33Y48         FDRE                                         r  crono/minuti/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  crono/minuti/counter_reg[0]/Q
                         net (fo=14, routed)          1.681     8.288    crono/minuti/Q[0]
    SLICE_X28Y51         LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  crono/minuti/cathodes_out_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     8.412    crono/minuti/cathodes_out_OBUF[1]_inst_i_5_n_0
    SLICE_X28Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     8.624 r  crono/minuti/cathodes_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.466     9.090    crono/ore/cathodes_out[1]
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.299     9.389 r  crono/ore/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.081    13.469    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    17.005 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.005    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/secondi/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.770ns (44.653%)  route 5.913ns (55.347%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/secondi/CLK
    SLICE_X31Y48         FDRE                                         r  crono/secondi/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.419     6.570 r  crono/secondi/counter_reg[4]/Q
                         net (fo=19, routed)          1.512     8.082    crono/secondi/sec_6bit[4]
    SLICE_X32Y51         LUT5 (Prop_lut5_I3_O)        0.299     8.381 r  crono/secondi/cathodes_out_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.381    crono/secondi/cathodes_out_OBUF[5]_inst_i_8_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     8.598 r  crono/secondi/cathodes_out_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.809     9.407    crono/ore/cathodes_out[5]_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.299     9.706 r  crono/ore/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.592    13.298    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    16.834 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.834    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/minuti/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.726ns  (logic 4.364ns (44.865%)  route 5.362ns (55.135%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X31Y47         FDRE                                         r  crono/minuti/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  crono/minuti/counter_reg[3]/Q
                         net (fo=18, routed)          1.717     8.324    crono/minuti/m[3]
    SLICE_X29Y51         LUT6 (Prop_lut6_I3_O)        0.124     8.448 r  crono/minuti/cathodes_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.518     8.966    crono/minuti/cathodes_out_OBUF[3]_inst_i_5_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.090 r  crono/minuti/cathodes_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.302     9.393    crono/ore/cathodes_out[3]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.124     9.517 r  crono/ore/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.824    12.341    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    15.877 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.877    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/minuti/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.369ns  (logic 4.609ns (49.192%)  route 4.760ns (50.808%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X33Y48         FDRE                                         r  crono/minuti/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     6.607 r  crono/minuti/counter_reg[0]/Q
                         net (fo=14, routed)          1.203     7.810    crono/minuti/Q[0]
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.934 r  crono/minuti/cathodes_out_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.934    crono/minuti/cathodes_out_OBUF[4]_inst_i_5_n_0
    SLICE_X31Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     8.146 r  crono/minuti/cathodes_out_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.436     8.582    crono/ore/cathodes_out[4]_1
    SLICE_X30Y48         LUT5 (Prop_lut5_I2_O)        0.299     8.881 r  crono/ore/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.121    12.002    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    15.520 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.520    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/minuti/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.190ns  (logic 4.504ns (49.015%)  route 4.685ns (50.985%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X31Y47         FDRE                                         r  crono/minuti/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.419     6.570 r  crono/minuti/counter_reg[5]/Q
                         net (fo=18, routed)          1.200     7.770    crono/minuti/m[5]
    SLICE_X31Y49         LUT6 (Prop_lut6_I5_O)        0.299     8.069 r  crono/minuti/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.292     8.361    crono/minuti/cathodes_out_OBUF[6]_inst_i_5_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.485 r  crono/minuti/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.878     9.363    crono/ore/cathodes_out[6]
    SLICE_X30Y48         LUT5 (Prop_lut5_I2_O)        0.124     9.487 r  crono/ore/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.315    11.802    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    15.341 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.341    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crono/minuti/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.062ns  (logic 4.602ns (50.781%)  route 4.460ns (49.219%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           2.156     3.644    cu/clock_in_IBUF
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.768 r  cu/counter[4]_i_6/O
                         net (fo=1, routed)           0.720     4.489    cu_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.585 r  counter_reg[4]_i_3/O
                         net (fo=45, routed)          1.566     6.151    crono/minuti/CLK
    SLICE_X32Y47         FDRE                                         r  crono/minuti/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     6.607 f  crono/minuti/counter_reg[1]/Q
                         net (fo=18, routed)          1.474     8.081    crono/minuti/m[1]
    SLICE_X28Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.205 r  crono/minuti/cathodes_out_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.205    crono/minuti/cathodes_out_OBUF[2]_inst_i_6_n_0
    SLICE_X28Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     8.422 r  crono/minuti/cathodes_out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.677     9.098    crono/ore/cathodes_out[2]
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.299     9.397 r  crono/ore/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.310    11.707    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    15.213 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.213    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.308ns  (logic 4.115ns (44.204%)  route 5.194ns (55.796%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.553     5.104    dss/counter_instance/CLK
    SLICE_X28Y50         FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     5.560 f  dss/counter_instance/c_reg[0]/Q
                         net (fo=30, routed)          1.273     6.833    dss/counter_instance/c_reg[0]_0
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.957 r  dss/counter_instance/anodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.921    10.878    anodes_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535    14.413 r  anodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.413    anodes_out[7]
    U13                                                               r  anodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.182ns  (logic 4.264ns (46.441%)  route 4.918ns (53.559%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.553     5.104    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.419     5.523 r  dss/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          1.130     6.653    dss/counter_instance/c_reg[2]_0
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.299     6.952 r  dss/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.788    10.740    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.286 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.286    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 4.117ns (48.327%)  route 4.402ns (51.673%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.553     5.104    dss/counter_instance/CLK
    SLICE_X28Y50         FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.456     5.560 f  dss/counter_instance/c_reg[0]/Q
                         net (fo=30, routed)          1.086     6.646    dss/counter_instance/c_reg[0]_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.770 r  dss/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.316    10.087    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.537    13.624 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.624    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dss/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.434ns (59.264%)  route 0.985ns (40.736%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dss/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.335     1.936    crono/ore/cathodes_out[4]
    SLICE_X30Y50         LUT5 (Prop_lut5_I1_O)        0.099     2.035 r  crono/ore/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.686    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.893 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.893    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.497ns (61.459%)  route 0.939ns (38.541%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dss/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.281     1.896    dss/counter_instance/c_reg[1]_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.042     1.938 r  dss/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.595    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.314     3.910 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.910    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.509ns (61.860%)  route 0.930ns (38.140%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X28Y50         FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  dss/counter_instance/c_reg[0]/Q
                         net (fo=30, routed)          0.256     1.870    dss/counter_instance/c_reg[0]_0
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.915 r  dss/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.674     2.590    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.323     3.913 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.913    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.433ns (58.239%)  route 1.027ns (41.761%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  dss/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.284     1.899    dss/counter_instance/c_reg[1]_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.944 r  dss/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.743     2.687    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.933 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.933    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.466ns (59.198%)  route 1.011ns (40.802%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dss/counter_instance/c_reg[2]/Q
                         net (fo=16, routed)          0.361     1.962    crono/ore/cathodes_out[4]
    SLICE_X30Y48         LUT5 (Prop_lut5_I1_O)        0.099     2.061 r  crono/ore/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.650     2.711    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.950 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.950    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.422ns (57.216%)  route 1.064ns (42.784%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  dss/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.205     1.820    crono/ore/cathodes_out[4]_0
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.865 r  crono/ore/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.858     2.723    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.960 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.960    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.484ns (54.102%)  route 1.259ns (45.898%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dss/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.284     1.899    dss/counter_instance/c_reg[1]_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I0_O)        0.042     1.941 r  dss/counter_instance/anodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.975     2.915    anodes_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.301     4.216 r  anodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.216    anodes_out[4]
    P14                                                               r  anodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.475ns (52.437%)  route 1.338ns (47.563%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X28Y50         FDRE                                         r  dss/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dss/counter_instance/c_reg[0]/Q
                         net (fo=30, routed)          0.451     2.066    dss/counter_instance/c_reg[0]_0
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.043     2.109 r  dss/counter_instance/anodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.995    anodes_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.291     4.286 r  anodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.286    anodes_out[6]
    K2                                                                r  anodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.424ns (49.609%)  route 1.446ns (50.391%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dss/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.281     1.896    dss/counter_instance/c_reg[1]_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.941 r  dss/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.165     3.106    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     4.344 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.344    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dss/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.423ns (49.129%)  route 1.474ns (50.871%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.473    dss/counter_instance/CLK
    SLICE_X29Y51         FDRE                                         r  dss/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dss/counter_instance/c_reg[1]/Q
                         net (fo=19, routed)          0.162     1.777    crono/ore/cathodes_out[4]_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.822 r  crono/ore/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.312     3.133    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.237     4.371 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.371    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           179 Endpoints
Min Delay           179 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.869ns  (logic 1.630ns (23.727%)  route 5.239ns (76.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          2.242     6.869    dss/clk_filter/SR[0]
    SLICE_X31Y41         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.447     4.819    dss/clk_filter/CLK
    SLICE_X31Y41         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[4]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.720ns  (logic 1.630ns (24.254%)  route 5.090ns (75.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          2.093     6.720    dss/clk_filter/SR[0]
    SLICE_X33Y41         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.447     4.819    dss/clk_filter/CLK
    SLICE_X33Y41         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.720ns  (logic 1.630ns (24.254%)  route 5.090ns (75.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          2.093     6.720    dss/clk_filter/SR[0]
    SLICE_X33Y41         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.447     4.819    dss/clk_filter/CLK
    SLICE_X33Y41         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[2]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.720ns  (logic 1.630ns (24.254%)  route 5.090ns (75.746%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          2.093     6.720    dss/clk_filter/SR[0]
    SLICE_X33Y41         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.447     4.819    dss/clk_filter/CLK
    SLICE_X33Y41         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[3]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.718ns  (logic 1.630ns (24.259%)  route 5.089ns (75.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          2.092     6.718    dss/clk_filter/SR[0]
    SLICE_X31Y42         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.447     4.819    dss/clk_filter/CLK
    SLICE_X31Y42         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.630ns (24.736%)  route 4.959ns (75.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          1.962     6.589    dss/clk_filter/SR[0]
    SLICE_X33Y42         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.447     4.819    dss/clk_filter/CLK
    SLICE_X33Y42         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[5]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.630ns (24.736%)  route 4.959ns (75.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          1.962     6.589    dss/clk_filter/SR[0]
    SLICE_X33Y42         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.447     4.819    dss/clk_filter/CLK
    SLICE_X33Y42         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[7]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.589ns  (logic 1.630ns (24.736%)  route 4.959ns (75.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          1.962     6.589    dss/clk_filter/SR[0]
    SLICE_X33Y42         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.447     4.819    dss/clk_filter/CLK
    SLICE_X33Y42         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[8]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.438ns  (logic 1.630ns (25.315%)  route 4.808ns (74.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          1.811     6.438    dss/clk_filter/SR[0]
    SLICE_X33Y43         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.448     4.820    dss/clk_filter/CLK
    SLICE_X33Y43         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[10]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            dss/clk_filter/count_for_division.counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.438ns  (logic 1.630ns (25.315%)  route 4.808ns (74.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_in_IBUF_inst/O
                         net (fo=7, routed)           2.997     4.503    crono/clk_div/reset_in_IBUF
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.627 r  crono/clk_div/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=93, routed)          1.811     6.438    dss/clk_filter/SR[0]
    SLICE_X33Y43         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.448     4.820    dss/clk_filter/CLK
    SLICE_X33Y43         FDRE                                         r  dss/clk_filter/count_for_division.counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            reg_h/temp_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.259ns (26.787%)  route 0.707ns (73.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.707     0.965    reg_h/temp_b_reg[4]_0[0]
    SLICE_X33Y51         FDRE                                         r  reg_h/temp_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.828     1.987    reg_h/CLK
    SLICE_X33Y51         FDRE                                         r  reg_h/temp_b_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            reg_m_s/temp_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.259ns (23.324%)  route 0.850ns (76.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.850     1.109    reg_m_s/D[0]
    SLICE_X35Y48         FDRE                                         r  reg_m_s/temp_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.834     1.992    reg_m_s/CLK
    SLICE_X35Y48         FDRE                                         r  reg_m_s/temp_b_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            reg_m_s/temp_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.238ns (20.539%)  route 0.921ns (79.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.921     1.159    reg_m_s/D[2]
    SLICE_X30Y48         FDRE                                         r  reg_m_s/temp_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.835     1.993    reg_m_s/CLK
    SLICE_X30Y48         FDRE                                         r  reg_m_s/temp_b_reg[2]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            reg_m_s/temp_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.253ns (21.633%)  route 0.917ns (78.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.917     1.170    reg_m_s/D[7]
    SLICE_X30Y47         FDRE                                         r  reg_m_s/temp_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.835     1.993    reg_m_s/CLK
    SLICE_X30Y47         FDRE                                         r  reg_m_s/temp_b_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            reg_h/temp_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.252ns (20.693%)  route 0.966ns (79.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.966     1.218    reg_h/temp_b_reg[4]_0[1]
    SLICE_X31Y49         FDRE                                         r  reg_h/temp_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.835     1.993    reg_h/CLK
    SLICE_X31Y49         FDRE                                         r  reg_h/temp_b_reg[1]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            reg_m_s/temp_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.259ns (20.959%)  route 0.976ns (79.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.976     1.235    reg_m_s/D[5]
    SLICE_X30Y47         FDRE                                         r  reg_m_s/temp_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.835     1.993    reg_m_s/CLK
    SLICE_X30Y47         FDRE                                         r  reg_m_s/temp_b_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            reg_m_s/temp_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.252ns (19.971%)  route 1.010ns (80.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.010     1.262    reg_m_s/D[1]
    SLICE_X30Y50         FDRE                                         r  reg_m_s/temp_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.828     1.987    reg_m_s/CLK
    SLICE_X30Y50         FDRE                                         r  reg_m_s/temp_b_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            reg_h/temp_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.238ns (18.791%)  route 1.028ns (81.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           1.028     1.266    reg_h/temp_b_reg[4]_0[2]
    SLICE_X31Y49         FDRE                                         r  reg_h/temp_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.835     1.993    reg_h/CLK
    SLICE_X31Y49         FDRE                                         r  reg_h/temp_b_reg[2]/C

Slack:                    inf
  Source:                 set
                            (input port)
  Destination:            btn_dbnc/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.283ns (21.655%)  route 1.025ns (78.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  set (IN)
                         net (fo=0)                   0.000     0.000    set
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  set_IBUF_inst/O
                         net (fo=3, routed)           1.025     1.263    btn_dbnc/set_IBUF
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.308 r  btn_dbnc/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.308    btn_dbnc/BTN_state__0[1]
    SLICE_X35Y47         FDRE                                         r  btn_dbnc/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.834     1.992    btn_dbnc/clock_in_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  btn_dbnc/FSM_sequential_BTN_state_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            reg_m_s/temp_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.242ns (18.054%)  route 1.098ns (81.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           1.098     1.340    reg_m_s/D[4]
    SLICE_X30Y48         FDRE                                         r  reg_m_s/temp_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.835     1.993    reg_m_s/CLK
    SLICE_X30Y48         FDRE                                         r  reg_m_s/temp_b_reg[4]/C





