# Tiny Tapeout project information
project:
  title:        "8-bit Programmable Binary Counter"
  author:       "Krish Patel"
  discord:      ""
  description:  "ECE298a: 8-bit Programmable Binary Counter With Asynchronous Reset, Synchronous Load and Tri-state Outputs"
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     100000 

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_krisphy_binary_counter"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "binary_counter.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "load_en - Load enable signal (synchronous load)"
  ui[1]: "count_en - Count enable signal (synchronous)"
  ui[2]: "output_en - Output enable (tri-state control, asynchronous)"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "count[0] - Counter bit 0 (LSB)"
  uo[1]: "count[1] - Counter bit 1"
  uo[2]: "count[2] - Counter bit 2"
  uo[3]: "count[3] - Counter bit 3"
  uo[4]: "count[4] - Counter bit 4"
  uo[5]: "count[5] - Counter bit 5"
  uo[6]: "count[6] - Counter bit 6"
  uo[7]: "count[7] - Counter bit 7 (MSB)"

  # Bidirectional pins
  uio[0]: "load_data[0] - Load data bit 0 (LSB)"
  uio[1]: "load_data[1] - Load data bit 1"
  uio[2]: "load_data[2] - Load data bit 2"
  uio[3]: "load_data[3] - Load data bit 3"
  uio[4]: "load_data[4] - Load data bit 4"
  uio[5]: "load_data[5] - Load data bit 5"
  uio[6]: "load_data[6] - Load data bit 6"
  uio[7]: "load_data[7] - Load data bit 7 (MSB)"

# Do not change!
yaml_version: 6
