fast efficient algorithm multiplierless realisation linear dsp 
	 transform 
 fast algorithm pseudopolynomial run time memory requirement 
	 bad case develop generate multiplierless architecture 
	 wordlength constant multiplication linear dsp transform 
	 emphasise indefinitely reduce operator 
	 multiplierless architecture sufficient reduce final chip 
	 area major reduction technique like resource folding 
	 use simple technique improve result present 
