-- Do not edit!
-- Generated from nut/include/arch/cm3/stm/vendor/stm32*.h

nutarch_cm3_stm32h7 =
{
   {
   name = "nutarch_cm3_stm32h7_family",
   options =
      {
         {
            macro = "STM32H743xx",
            requires = {"HW_MCU_STM32H743xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_450",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_AVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_FDCAN1_IT0_STM32",
               "HW_FDCAN2_IT0_STM32",
               "HW_FDCAN1_IT1_STM32",
               "HW_FDCAN2_IT1_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_STM32",
               "HW_TIM1_UP_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_FDCAN_CAL_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_OTG_FS_EP1_OUT_STM32",
               "HW_OTG_FS_EP1_IN_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_HRTIM1_MASTER_STM32",
               "HW_HRTIM1_TIMA_STM32",
               "HW_HRTIM1_TIMB_STM32",
               "HW_HRTIM1_TIMC_STM32",
               "HW_HRTIM1_TIMD_STM32",
               "HW_HRTIM1_TIME_STM32",
               "HW_HRTIM1_FLT_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_SAI3_STM32",
               "HW_SWPMI1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_MDIOS_WKUP_STM32",
               "HW_MDIOS_STM32",
               "HW_JPEG_STM32",
               "HW_MDMA_STM32",
               "HW_SDMMC2_STM32",
               "HW_HSEM1_STM32",
               "HW_ADC3_STM32",
               "HW_DMAMUX2_OVR_STM32",
               "HW_BDMA_CHANNEL0_STM32",
               "HW_BDMA_CHANNEL1_STM32",
               "HW_BDMA_CHANNEL2_STM32",
               "HW_BDMA_CHANNEL3_STM32",
               "HW_BDMA_CHANNEL4_STM32",
               "HW_BDMA_CHANNEL5_STM32",
               "HW_BDMA_CHANNEL6_STM32",
               "HW_BDMA_CHANNEL7_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM2_STM32",
               "HW_LPTIM3_STM32",
               "HW_LPTIM4_STM32",
               "HW_LPTIM5_STM32",
               "HW_LPUART1_STM32",
               "HW_CRS_STM32",
               "HW_SAI4_STM32",
               "HW_WAKEUP_PIN_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=150",
               "HWDEF += -DSTM32DIE=450",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32h743xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32h747_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32h753_dma.h>\"",
            },
         },
         {
            macro = "STM32H750xx",
            requires = {"HW_MCU_STM32H750xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_450",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_AVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_FDCAN1_IT0_STM32",
               "HW_FDCAN2_IT0_STM32",
               "HW_FDCAN1_IT1_STM32",
               "HW_FDCAN2_IT1_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_STM32",
               "HW_TIM1_UP_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_FDCAN_CAL_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_OTG_FS_EP1_OUT_STM32",
               "HW_OTG_FS_EP1_IN_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_HRTIM1_MASTER_STM32",
               "HW_HRTIM1_TIMA_STM32",
               "HW_HRTIM1_TIMB_STM32",
               "HW_HRTIM1_TIMC_STM32",
               "HW_HRTIM1_TIMD_STM32",
               "HW_HRTIM1_TIME_STM32",
               "HW_HRTIM1_FLT_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_SAI3_STM32",
               "HW_SWPMI1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_MDIOS_WKUP_STM32",
               "HW_MDIOS_STM32",
               "HW_JPEG_STM32",
               "HW_MDMA_STM32",
               "HW_SDMMC2_STM32",
               "HW_HSEM1_STM32",
               "HW_ADC3_STM32",
               "HW_DMAMUX2_OVR_STM32",
               "HW_BDMA_CHANNEL0_STM32",
               "HW_BDMA_CHANNEL1_STM32",
               "HW_BDMA_CHANNEL2_STM32",
               "HW_BDMA_CHANNEL3_STM32",
               "HW_BDMA_CHANNEL4_STM32",
               "HW_BDMA_CHANNEL5_STM32",
               "HW_BDMA_CHANNEL6_STM32",
               "HW_BDMA_CHANNEL7_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM2_STM32",
               "HW_LPTIM3_STM32",
               "HW_LPTIM4_STM32",
               "HW_LPTIM5_STM32",
               "HW_LPUART1_STM32",
               "HW_CRS_STM32",
               "HW_SAI4_STM32",
               "HW_WAKEUP_PIN_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=150",
               "HWDEF += -DSTM32DIE=450",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32h750xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32h747_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32h753_dma.h>\"",
            },
         },
         {
            macro = "STM32H753xx",
            requires = {"HW_MCU_STM32H753xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_450",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_AVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_FDCAN1_IT0_STM32",
               "HW_FDCAN2_IT0_STM32",
               "HW_FDCAN1_IT1_STM32",
               "HW_FDCAN2_IT1_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM1_BRK_STM32",
               "HW_TIM1_UP_STM32",
               "HW_TIM1_TRG_COM_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_FDCAN_CAL_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_OTG_FS_EP1_OUT_STM32",
               "HW_OTG_FS_EP1_IN_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMAMUX1_OVR_STM32",
               "HW_HRTIM1_MASTER_STM32",
               "HW_HRTIM1_TIMA_STM32",
               "HW_HRTIM1_TIMB_STM32",
               "HW_HRTIM1_TIMC_STM32",
               "HW_HRTIM1_TIMD_STM32",
               "HW_HRTIM1_TIME_STM32",
               "HW_HRTIM1_FLT_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_SAI3_STM32",
               "HW_SWPMI1_STM32",
               "HW_TIM15_STM32",
               "HW_TIM16_STM32",
               "HW_TIM17_STM32",
               "HW_MDIOS_WKUP_STM32",
               "HW_MDIOS_STM32",
               "HW_JPEG_STM32",
               "HW_MDMA_STM32",
               "HW_SDMMC2_STM32",
               "HW_HSEM1_STM32",
               "HW_ADC3_STM32",
               "HW_DMAMUX2_OVR_STM32",
               "HW_BDMA_CHANNEL0_STM32",
               "HW_BDMA_CHANNEL1_STM32",
               "HW_BDMA_CHANNEL2_STM32",
               "HW_BDMA_CHANNEL3_STM32",
               "HW_BDMA_CHANNEL4_STM32",
               "HW_BDMA_CHANNEL5_STM32",
               "HW_BDMA_CHANNEL6_STM32",
               "HW_BDMA_CHANNEL7_STM32",
               "HW_COMP_STM32",
               "HW_LPTIM2_STM32",
               "HW_LPTIM3_STM32",
               "HW_LPTIM4_STM32",
               "HW_LPTIM5_STM32",
               "HW_LPUART1_STM32",
               "HW_CRS_STM32",
               "HW_SAI4_STM32",
               "HW_WAKEUP_PIN_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=150",
               "HWDEF += -DSTM32DIE=450",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32h753xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32h747_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32h753_dma.h>\"",
            },
         },
      }
   }
}
