
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003682                       # Number of seconds simulated
sim_ticks                                  3682352694                       # Number of ticks simulated
final_tick                               533253696948                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124087                       # Simulator instruction rate (inst/s)
host_op_rate                                   157280                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 225835                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888296                       # Number of bytes of host memory used
host_seconds                                 16305.51                       # Real time elapsed on the host
sim_insts                                  2023295260                       # Number of instructions simulated
sim_ops                                    2564529729                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       406784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       242432                       # Number of bytes read from this memory
system.physmem.bytes_read::total               660096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       214912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            214912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3178                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1894                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5157                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1679                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1679                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1494697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110468506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1459936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65836171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               179259309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1494697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1459936                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2954633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58362688                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58362688                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58362688                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1494697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110468506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1459936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65836171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              237621997                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8830583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084836                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533249                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206386                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1257522                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194067                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300346                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8800                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16783563                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084836                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494413                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038898                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        829935                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633139                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8573881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.402186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.310407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4978892     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354234      4.13%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336291      3.92%     66.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315599      3.68%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261842      3.05%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187243      2.18%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134709      1.57%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209964      2.45%     79.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795107     20.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8573881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349335                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.900618                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474482                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       796147                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435937                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41826                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825486                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       495839                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3873                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19958304                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10462                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825486                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3656101                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         422574                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        91787                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289380                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288550                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19365488                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156996                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81586                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26847902                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90216295                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90216295                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795126                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10052729                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3642                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702796                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23660                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       423439                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18050678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14606660                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23334                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17489617                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8573881                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.703623                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3092547     36.07%     36.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1710712     19.95%     56.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1360964     15.87%     71.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814930      9.50%     81.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       832489      9.71%     91.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381309      4.45%     95.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243807      2.84%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67097      0.78%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70026      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8573881                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63965     58.38%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21037     19.20%     77.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24568     22.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012297     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200528      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544497     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847744      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14606660                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.654099                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109570                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007501                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37920104                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23773324                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14716230                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45871                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668977                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233609                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825486                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         333839                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14340                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84714                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901338                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015581                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1894                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9686                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1429                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116508                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238685                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14366389                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466452                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240270                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301017                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018717                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834565                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.626890                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245960                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235384                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203602                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24909488                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.612055                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369482                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5815819                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205548                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7748395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579577                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.110244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3160681     40.79%     40.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047455     26.42%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849561     10.96%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430655      5.56%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449892      5.81%     89.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226439      2.92%     92.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155562      2.01%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89687      1.16%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338463      4.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7748395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014332                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232361                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009332                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338463                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25464785                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36936084                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 256702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883058                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883058                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.132428                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.132428                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64939414                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19478802                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18720422                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8830583                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3141093                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2557327                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210651                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1295491                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1216178                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331697                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9335                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3134711                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17341681                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3141093                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1547875                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3817719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1131213                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        714615                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1534723                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89017                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8583765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.499662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4766046     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          335758      3.91%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          271716      3.17%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          655159      7.63%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174059      2.03%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          236559      2.76%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163820      1.91%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95288      1.11%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1885360     21.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8583765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355706                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.963821                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3272273                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       700360                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3671537                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23203                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        916390                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534974                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20776077                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1674                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        916390                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3511697                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         115711                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       239269                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3450446                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       350247                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20037577                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          330                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140083                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114072                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     28021378                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93545584                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93545584                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17213693                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10807683                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4216                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2529                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           980188                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1882151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       977755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19639                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       402797                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18926685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4220                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15014664                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30910                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6501965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20050264                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          792                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8583765                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749193                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.890551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3035777     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1809023     21.07%     56.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1222111     14.24%     70.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       881095     10.26%     80.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       755788      8.80%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400129      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       338216      3.94%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67967      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73659      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8583765                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88804     69.89%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19345     15.22%     85.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18910     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12483473     83.14%     83.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209665      1.40%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1678      0.01%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1500778     10.00%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       819070      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15014664                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.700303                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127061                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008462                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38771064                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25433051                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14633659                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15141725                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57769                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       741872                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246630                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        916390                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          65337                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8235                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18930909                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44228                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1882151                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       977755                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2511                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6627                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127130                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120319                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247449                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14780759                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1406521                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       233905                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2206578                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2083981                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            800057                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.673815                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14643572                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14633659                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9516174                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27031107                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.657157                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352045                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10087408                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12398534                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6532487                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214060                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7667375                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.617051                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3014370     39.31%     39.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2105253     27.46%     66.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       847585     11.05%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       489885      6.39%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       391989      5.11%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165713      2.16%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       196598      2.56%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95509      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       360473      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7667375                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10087408                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12398534                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1871404                       # Number of memory references committed
system.switch_cpus1.commit.loads              1140279                       # Number of loads committed
system.switch_cpus1.commit.membars               1704                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1778478                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11174961                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       252795                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       360473                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26237754                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38779061                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 246818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10087408                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12398534                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10087408                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.875407                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.875407                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.142326                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.142326                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66496272                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20212861                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19154519                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3422                       # number of misc regfile writes
system.l20.replacements                          3221                       # number of replacements
system.l20.tagsinuse                      2047.148930                       # Cycle average of tags in use
system.l20.total_refs                          311751                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5269                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.167015                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.421628                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    19.751049                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1113.346007                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           906.630247                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003624                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009644                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.543626                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.442691                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999584                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7252                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7253                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1181                       # number of Writeback hits
system.l20.Writeback_hits::total                 1181                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7300                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7301                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7300                       # number of overall hits
system.l20.overall_hits::total                   7301                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3178                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3178                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3178                       # number of overall misses
system.l20.overall_misses::total                 3221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6090155                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    307704613                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      313794768                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6090155                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    307704613                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       313794768                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6090155                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    307704613                       # number of overall miss cycles
system.l20.overall_miss_latency::total      313794768                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10430                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10474                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1181                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1181                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10478                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10522                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10478                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10522                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304698                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307523                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.303302                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.306121                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.303302                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.306121                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 141631.511628                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96823.352108                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97421.536169                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 141631.511628                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96823.352108                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97421.536169                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 141631.511628                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96823.352108                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97421.536169                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 595                       # number of writebacks
system.l20.writebacks::total                      595                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3178                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3178                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3178                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5771764                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    284129632                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    289901396                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5771764                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    284129632                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    289901396                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5771764                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    284129632                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    289901396                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304698                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307523                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.303302                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.306121                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.303302                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.306121                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134227.069767                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89405.170548                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90003.538032                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134227.069767                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89405.170548                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90003.538032                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134227.069767                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89405.170548                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90003.538032                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1938                       # number of replacements
system.l21.tagsinuse                      2046.389186                       # Cycle average of tags in use
system.l21.total_refs                          185233                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3984                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.494227                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           36.443642                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.883522                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   879.145765                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1102.916256                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017795                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013615                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.429270                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.538533                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999213                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3690                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3691                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2083                       # number of Writeback hits
system.l21.Writeback_hits::total                 2083                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3742                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3743                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3742                       # number of overall hits
system.l21.overall_hits::total                   3743                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1892                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1934                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1894                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1936                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1894                       # number of overall misses
system.l21.overall_misses::total                 1936                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5649631                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    162785149                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      168434780                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       163166                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       163166                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5649631                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    162948315                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       168597946                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5649631                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    162948315                       # number of overall miss cycles
system.l21.overall_miss_latency::total      168597946                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5582                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5625                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2083                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2083                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5636                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5679                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5636                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5679                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.338947                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.343822                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.336054                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.340905                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.336054                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.340905                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 134515.023810                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86038.662262                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87091.406412                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        81583                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        81583                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 134515.023810                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86033.957233                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87085.715909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 134515.023810                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86033.957233                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87085.715909                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1084                       # number of writebacks
system.l21.writebacks::total                     1084                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1892                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1934                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1894                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1936                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1894                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1936                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5325572                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    148021223                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    153346795                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       147756                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       147756                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5325572                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    148168979                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    153494551                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5325572                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    148168979                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    153494551                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.338947                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.343822                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.336054                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.340905                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.336054                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.340905                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126799.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78235.318710                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79289.966391                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        73878                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        73878                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126799.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78230.717529                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79284.375517                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126799.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78230.717529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79284.375517                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.862697                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641762                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712208.140171                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.900290                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.962408                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063943                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862119                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926062                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633068                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633068                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633068                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633068                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633068                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633068                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9373848                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9373848                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9373848                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9373848                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9373848                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9373848                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633139                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633139                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633139                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633139                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633139                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633139                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 132026.028169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 132026.028169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 132026.028169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 132026.028169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 132026.028169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 132026.028169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           27                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           27                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6271385                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6271385                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6271385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6271385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6271385                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6271385                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142531.477273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142531.477273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142531.477273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142531.477273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142531.477273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142531.477273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10478                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374440                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10734                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16245.056829                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.318101                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.681899                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899680                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100320                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129671                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129671                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1625                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908152                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908152                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908152                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908152                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37299                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37299                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37462                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37462                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37462                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37462                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1706641132                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1706641132                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4868321                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4868321                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1711509453                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1711509453                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1711509453                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1711509453                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945614                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945614                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945614                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945614                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031962                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031962                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019255                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019255                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019255                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019255                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45755.680635                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45755.680635                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        29867                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        29867                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45686.547782                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45686.547782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45686.547782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45686.547782                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1181                       # number of writebacks
system.cpu0.dcache.writebacks::total             1181                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26869                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26869                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26984                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26984                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10430                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10478                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10478                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10478                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    372656967                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    372656967                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       920942                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       920942                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    373577909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    373577909                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    373577909                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    373577909                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008938                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008938                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005385                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005385                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005385                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005385                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35729.335283                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35729.335283                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19186.291667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19186.291667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 35653.551155                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35653.551155                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 35653.551155                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35653.551155                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.788639                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004751326                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1943426.162476                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.788639                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062161                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1534662                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1534662                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1534662                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1534662                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1534662                       # number of overall hits
system.cpu1.icache.overall_hits::total        1534662                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total           61                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7481464                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7481464                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7481464                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7481464                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7481464                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7481464                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1534723                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1534723                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1534723                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1534723                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1534723                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1534723                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 122646.950820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 122646.950820                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 122646.950820                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 122646.950820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 122646.950820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 122646.950820                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5778448                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5778448                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5778448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5778448                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5778448                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5778448                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134382.511628                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 134382.511628                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 134382.511628                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 134382.511628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 134382.511628                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 134382.511628                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5636                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158211882                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5892                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26851.982688                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.785545                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.214455                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.881975                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.118025                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1067624                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1067624                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       727067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        727067                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1879                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1879                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1711                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1711                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1794691                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1794691                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1794691                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1794691                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14187                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          461                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          461                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14648                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14648                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14648                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14648                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    787752718                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    787752718                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     35876648                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35876648                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    823629366                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    823629366                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    823629366                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    823629366                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1081811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1081811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       727528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       727528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1711                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1711                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1809339                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1809339                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1809339                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1809339                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013114                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013114                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000634                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000634                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008096                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008096                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008096                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008096                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55526.377529                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55526.377529                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77823.531453                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77823.531453                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56228.110732                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56228.110732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56228.110732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56228.110732                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        77436                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        77436                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2083                       # number of writebacks
system.cpu1.dcache.writebacks::total             2083                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8605                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9012                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9012                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9012                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5582                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5582                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5636                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5636                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5636                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    196889106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    196889106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1244771                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1244771                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    198133877                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    198133877                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    198133877                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    198133877                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005160                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003115                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003115                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003115                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003115                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35272.143676                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35272.143676                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23051.314815                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23051.314815                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35155.052697                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35155.052697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35155.052697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35155.052697                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
