$date
	Sat Dec 18 16:02:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % selection $end
$scope module mux_instance $end
$var wire 32 & A [31:0] $end
$var wire 32 ' B [31:0] $end
$var wire 1 % selection $end
$var wire 32 ( out [31:0] $end
$upscope $end
$scope task display $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
x%
0$
bx #
bx "
bx !
$end
#5
0%
b0 !
b0 (
b10010001101000101011001111000 #
b10010001101000101011001111000 '
b0 "
b0 &
1$
#10
0$
#15
b10010001101000101011001111000 !
b10010001101000101011001111000 (
1%
1$
#20
0$
#25
0%
b0 !
b0 (
b10000111011001010100001100100001 #
b10000111011001010100001100100001 '
1$
#30
0$
#35
b10000111011001010100001100100001 !
b10000111011001010100001100100001 (
1%
1$
#40
0$
#45
0%
b10001000100010010001000100010 !
b10001000100010010001000100010 (
b0 #
b0 '
b10001000100010010001000100010 "
b10001000100010010001000100010 &
1$
#50
0$
#55
b0 !
b0 (
1%
1$
#60
0$
#65
b1111010 !
b1111010 (
0%
b1111010 "
b1111010 &
1$
#70
0$
#75
b0 !
b0 (
1%
1$
#80
0$
#85
b11110000 !
b11110000 (
0%
b11110000 "
b11110000 &
1$
#90
0$
#95
b0 !
b0 (
1%
1$
#100
0$
#105
1$
#110
0$
#115
1$
