# SysSystemVerilog_Practice_Code
System Verilog For Functional Verification

Lec1: Format of initial block in TB.sv
https://edaplayground.com/x/Gzv2

Lec2: usage of initial block.sv
https://edaplayground.com/x/UPLZ   

Lec3: Usage of always block.sv
https://edaplayground.com/x/B7RD

Lec4: Alining the edge of generated clock and reference.
https://edaplayground.com/x/DKcC
