# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 17:49:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 17:49:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 17:49:21 on Apr 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
restart -f
run -all
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 17:50:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 17:50:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 17:50:28 on Apr 04,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 55
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 17:50:28 on Apr 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
restart -f
run -all
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU/Operand_X \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU/Operand_Y \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU/Const_K
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:01:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:01:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:01:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:01:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:01:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:01:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:01:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:01:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 18:01:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 18:01:22 on Apr 04,2025, Elapsed time: 0:10:54
# Errors: 21, Warnings: 84
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 18:01:22 on Apr 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:01:58 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:01:58 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:01:58 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:01:58 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:01:58 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:01:58 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:01:58 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:58 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:59 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 18:01:59 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 18:02:00 on Apr 04,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 55
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 18:02:00 on Apr 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
-- Memory File
# invalid command name "--"
-- This is Test Program 1 for von Neumann with
# invalid command name "--"
-- memory mapped I/O-Ps
# invalid command name "--"

WIDTH = 8;
# invalid command name "WIDTH"
DEPTH = 1024;
# invalid command name "DEPTH"

ADDRESS_RADIX = HEX;	% Can be HEX, BIN or DEC %
# invalid command name "ADDRESS_RADIX"
DATA_RADIX = BIN;	% Can be HEX, BIN or DEC %
# invalid command name "DATA_RADIX"

CONTENT BEGIN
# invalid command name "CONTENT"
%		|Op|R|R|	%
# invalid command name "%"
%		|Co|s|s|	%
# invalid command name "%"
%		|de|d| |	%
# invalid command name "%"
0	:	00011010; % SUB R2, R2; R2 = 0x0 %
# invalid command name "0"
1	:	00101001; % INC R2, #1; R2 = 0x1 %
# invalid command name "1"
2	:	01110110; % CPY R1, R2; R1 = 0x1 %
# invalid command name "2"
3	:	00101010; % INC R2, #2; R2 = 0x3 %
# invalid command name "3"
4	:	00000110; % ADD R1, R2; R1 = 0x4 %
# invalid command name "4"
5	:	01111101; % CPY R3, R1; R3 = 0x4 %
# invalid command name "5"
6	:	01101110; % OR  R3, R2; R3 = 0x7 %
# invalid command name "6"
7	:	01001101; % XOR R3, R1; R3 = 0x3 %
# invalid command name "7"
8	:	00111101; % DEC R3, #1; R3 = 0x2 %
# invalid command name "8"
9	:	01010111; % AND R1, R3; R1 = 0x0 %
# invalid command name "9"
A	:	11001110; % ST  R3, R2; DM[R2] = 0x2 %
# ambiguous command name "A": ACTIONTABLE AbstractDataset AbstractDatasetCreate AbstractTreeView ActivateBasedActiveWindowMenu ActiveWindowMenuLabel AddBookMarksMenu AddButtonPassiveUpdate AddCmdToQueue AddEditValueOkButton AddFileNewSourceItems AddFilesToTable AddHelpMenu AddMenu AddMenuCB AddMenuItem AddMenuLabel AddMenuRB AddPopupMenu AddSeparator AddSubMenu AddSystemMenu AddToMenu AddWindowMenu AdjustColumn AllFileTypes AnalysisCreateMainFooter AnalysisDeleteFooter AnalysisHideMainFooter AnalysisMainFooterActivate AnalysisSaveFormat AnyViewcovOpen ArrangeEditPage AskForStdin AsrtChangeViewMode AsrtInitPostSimViewList AsrtNamespaceIsPostsim AsrtNamespaceIsViewSimple AsrtResetPostSimViewList AsrtShowXmlHint AsrtTestAnalysisCommand AsrtViewSimpleReport AssertionBindDND AssertionsAction AssertionsActivate AssertionsDeactivate AssertionsFooter AssertionsToolbar AssertionsUpdateData AutoLoadMap AutoPathInit
B	:	01010101; % ST MAoffset %
# ambiguous command name "B": BATCHMAIN BindingInit ButtonState
C	:	11111100; % PUSH R3; TOS = 0x2 % 
# ambiguous command name "C": CKE_CoverStoreDataFilename CKE_CoverageAnalyze CKE_CoverageData CKE_CoverageExclusions CKE_CoverageInstancedata CKE_CoverageInstdata CKE_CoverageInstdatacount CKE_CoverageReapply CKE_CoverageSortby CKE_GetCodeCovEnabledString CKE_GetTrendDates CKE_GetTrendScopeChildData CKE_IsSourceFileStale CKE_assertion CKE_coverage CKE_fcover CKE_getAssertionData CKE_getCovergroupCoverage CKE_getDirectiveData CKE_isFsm CKE_toggle CRCString CallTrace CallTraceN CallTreeDUProfileHierarchy CallTreeProfileHierarchy CallWhere CalledFrom CanCompile CanDragTreeItems CanUseHierarchyWidget CancelUpdate CaptureScreen CdbgGetHardwarePlatform ChangeMenuItemCmd ChangeMenuItemLabel ChannelInit CheckAccelerator CheckEditParameters CheckIsVoptFlow CheckModifiedUCDBs CheckOneModifiedUcdb CheckOptionalAccelerator CheckQvmanLicense CheckSVVerification CleanWaveMsg CleanupLibdir CleanupLibinfo ClearActiveWindowMenu ClearDatasetTabNameFromModified ClearMenu ClipSelected ClipSelectedInActiveWindow CloseAssertionsWindow CloseDataflowWindow CloseLibDbs CloseRPCClient CloseRPCServer CloseSourceWindow Cmdstack CompareRestartPrep CompilerDialogInitTristate CompilerNormalizeVHDLUse93 ConfirmVerilogFinish ConnectRPCServer ContextChanged ContextIsSim ContextTreeGetColumnsInScope ContextTreeGetFullName ContextTreeGetHandle ContextTreeGetRowFromHandle ContextTreeGetTypeFromFullName ContextView CoverageDataset CoverageDoSave CoverageInitSaveDialogVars CoverageSaveDialog CovergroupUpdateCoverage CreateAssertionsWindow CreateDataflowWindow CreateEditOperationsDialog CreateExportedProcessWindow CreateExportedSignalsWindow CreateMenuBar CreateSourceWindow CreateVcdMapWindow CreateXmlImportHintMenus CurrentContextDu CurrentContextSignals CvgNameBackReplacedColCol CvgNameBackReplacedSplChars CvgNameReplaceColCol CvgNameReplaceSplChars
D	:	11001110; % ST  R3, R2; OP[R2] = 0x2 %
# ambiguous command name "D": DBBind DB_Ptr DBout DNDLeave DND_Drag DND_Drop DND_GetData DND_SameWindow DU_CompilerSwitches DU_Pathname DataflowActivePaneType DataflowCreateMenus DataflowDock DataflowFooter DataflowFullName DataflowToolbars DataflowType DataflowUnDock DatasetAlias DatasetClear DatasetClose DatasetConfig DatasetDump DatasetFileList DatasetFileTypes DatasetFilename DatasetGenerateLogicalName DatasetHasMsgs DatasetInfo DatasetList DatasetNameExists DatasetNewsigClear DatasetOpen DatasetRename DatasetTime DebugArchiveFileTypes DebugDatabaseFileTypes DecodeVisibility DefaultBrowser DefaultINIFilePathname DefaultSystemMenusExist DefaultToolForType DefaultVoptFlow DefineRadix DeleteRadix DescendEnvDialog DesignIsLoaded DestroyFileTable DestroyPostSimContextTree DestroyTrenderUsingPageLabel DisableMenuItem DisableUpdateRunTime DisableVsimButtons DisplayingAllContext DoAnalysisSaveFormat DoCompleteDesignExpand DoEditOperation DoTestplanReimport DockbarInternal_postDeleteCleanup DragDrop_Signals Drag_TreeItems Drag_TreeItemsConfig Drag_VerifyTreeItems DumpSqlVdiStats DumpWinHier
E	:	11111111; % ST MAoffset %
# ambiguous command name "E": EFileTypes EditDialog EditDialogInit ElabInit EmptyWaveWindow Enable0InOptions EnableAnalysisSaveFormatOKButton EnableButtons EnableDisableEditToolbar EnableMenuItem EnableScCompilerPath EnableScLogFile EnableScOptimizeLevel EnableScOptions EnableUpdateRunTime EnableVsimButtons EncodingInit EndDragSelection EndpointCreateVirtualForSigtree EntryButtonPopUp EntryHighlightTo EntryViewRight EnvInit ErrorDialog ExamineInit ExcludeWithCommentDialog ExecuteStartupCmd ExpandDashFileSwitch ExpandEnvVariables ExportFormat ExportHTMLTreeTable External2Utf
F	:	00101110; % INC R3, #2; R3 = 0x4 %
# ambiguous command name "F": FLIAddCommand FcoverSetViewModeText FcoversIsBrowseable FileEventClose FileEventHandler FileMenuPostCmd FilterOutObjType FindDialog FindDoCmd FindDoIt FindHierarchyWidget FindLocationMap FindPath FindPath2 FindPath_getReaderNets FindPath_getReaderProcs FindWidget FindWrapDialog FixExecError FlatMemlist FlushEvents FmtDataflowForProcess FmtDataflowForSignal FmtDataflowSignalPairs FmtDataflowSort FmtPointToPoint ForceTriggerQueue
10	:	10110010; % LD R3, R2; R3 = 0x2 %
# invalid command name "10"
11	:	01010101; % LD MAoffset %
# invalid command name "11"
12	:	10110010; % LD R3, R2; R3 = 0x1F %
# invalid command name "12"
13	:	11111111; % LD MAoffset %
# invalid command name "13"
14	:	11101100; % POP R3; % 
# invalid command name "14"
15	:	01001111; % XOR R3, R3; R3 = 0x0; Z=1 %
# invalid command name "15"
16	:	11010001; % JUMP if Z=1 %
# invalid command name "16"
17	:	11110000; % JUMP JAoffset %
# invalid command name "17"
18	:	0; %  %
# invalid command name "18"
19	:	0; %  %
# invalid command name "19"
1A	:	0; %  %
# invalid command name "1A"
1B	:	0; %  %
# invalid command name "1B"
1C	:	0; %  %
# invalid command name "1C"
1D	:	0; %  %
# invalid command name "1D"
1E	:	0; %  %
# invalid command name "1E"
1F	:	0; %  %
# invalid command name "1F"
[020..3FF]  :   00000000; %Fill the rest of the locations with 0%
# invalid command name "020..3FF"
END;
# invalid command name "END"
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:05:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:05:35 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:05:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:05:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): Illegal target for signal assignment.
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): (vcom-1136) Unknown identifier "RS_S_OS".
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(163): VHDL Compiler exiting
# End time: 18:05:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
restart -f
run -all
# ** Error: (vsim-3170) Could not find 'slsRISC_vhdl_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cycloneive
#             C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work
#             C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:39 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:05:39 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:40 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): Illegal target for signal assignment.
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): (vcom-1136) Unknown identifier "RS_S_OS".
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(163): VHDL Compiler exiting
# End time: 18:05:40 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
restart -f
# No Design Loaded!
run -all
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:07:26 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:26 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:07:27 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:28 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): Illegal target for signal assignment.
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): (vcom-1136) Unknown identifier "RS_S_OS".
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(163): VHDL Compiler exiting
# End time: 18:07:28 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
restart -f
# No Design Loaded!
run -all
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:54 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:07:54 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:54 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:07:54 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:54 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:07:54 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:54 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:07:54 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:54 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:55 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 18:07:55 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:56 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 18:07:56 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:56 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 18:07:56 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:56 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 18:07:56 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 18:02:00 on Apr 04,2025
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./slsRISC_vhdl_run_msim_rtl_vhdl.do PAUSED at line 30
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:08:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:08:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:08:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:08:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:08:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:08:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:08:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:08:07 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:07 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:08:08 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:08 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:08:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:08 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:08:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:08 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:08:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:08 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): Illegal target for signal assignment.
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): (vcom-1136) Unknown identifier "RS_S_OS".
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(163): VHDL Compiler exiting
# End time: 18:08:08 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
restart -f
# No Design Loaded!
run -all
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:19 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:08:19 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:20 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:08:20 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:21 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): Illegal target for signal assignment.
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(96): (vcom-1136) Unknown identifier "RS_S_OS".
# ** Error: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(163): VHDL Compiler exiting
# End time: 18:08:21 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
restart -f
# No Design Loaded!
run -all
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:33 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 18:08:33 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 18:08:34 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:34 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 18:08:35 on Apr 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 18:08:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 18:08:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 18:08:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 18:08:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 18:08:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 18:08:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:35 on Apr 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 18:08:35 on Apr 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 18:02:00 on Apr 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
sim:/slsrisc_vhdl_tb/CUV/DP/IW \
sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
sim:/slsrisc_vhdl_tb/CUV/DP/PC_OUT \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS 
restart -f
run -all
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 18:13:20 on Apr 04,2025, Elapsed time: 0:11:20
# Errors: 77, Warnings: 110
