<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2681977-A1" country="EP" doc-number="2681977" kind="A1" date="20140108" family-id="45992567" file-reference-id="276467" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585630" ucid="EP-2681977-A1"><document-id><country>EP</country><doc-number>2681977</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12715723-A" is-representative="NO"><document-id mxw-id="PAPP154847822" load-source="docdb" format="epo"><country>EP</country><doc-number>12715723</doc-number><kind>A</kind><date>20120228</date><lang>EN</lang></document-id><document-id mxw-id="PAPP188910939" load-source="docdb" format="original"><country>EP</country><doc-number>12715723.8</doc-number><date>20120228</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140553712" ucid="IB-2012050916-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>IB</country><doc-number>2012050916</doc-number><kind>W</kind><date>20120228</date></document-id></priority-claim><priority-claim mxw-id="PPC140548782" ucid="US-201161448819-P" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201161448819</doc-number><kind>P</kind><date>20110303</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989320540" load-source="docdb">H05K   1/18        20060101AFI20120920BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2004747584" load-source="docdb" scheme="CPC">Y02P  70/611       20151101 LA20151103BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2102482811" load-source="docdb" scheme="CPC">Y10T  29/4913      20130101 LA20150123BCEP        </classification-cpc><classification-cpc mxw-id="PCL-2107891319" load-source="docdb" scheme="CPC">H05K2201/10106     20130101 LA20150123BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2107898596" load-source="docdb" scheme="CPC">H01L  33/486       20130101 LI20150122BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2107900231" load-source="docdb" scheme="CPC">H05K   1/181       20130101 LI20150123BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989621406" load-source="docdb" scheme="CPC">H05K  13/00        20130101 LI20131205BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989635096" load-source="docdb" scheme="CPC">F21V  15/04        20130101 FI20131205BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989640688" load-source="docdb" scheme="CPC">F21V  15/00        20130101 LI20131205BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132361523" lang="DE" load-source="patent-office">LEITERPLATTENANORDNUNG</invention-title><invention-title mxw-id="PT132361524" lang="EN" load-source="patent-office">CIRCUIT BOARD ASSEMBLY</invention-title><invention-title mxw-id="PT132361525" lang="FR" load-source="patent-office">ENSEMBLE CARTE DE CIRCUITS IMPRIMÉS</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919519887" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>KONINKL PHILIPS NV</last-name><address><country>NL</country></address></addressbook></applicant><applicant mxw-id="PPAR919530986" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>KONINKLIJKE PHILIPS N.V.</last-name></addressbook></applicant><applicant mxw-id="PPAR919017342" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Koninklijke Philips N.V.</last-name><iid>101385623</iid><address><street>High Tech Campus 5</street><city>5656 AE Eindhoven</city><country>NL</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919535545" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>PAVAO PASCAL</last-name><address><country>NL</country></address></addressbook></inventor><inventor mxw-id="PPAR919518517" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>PAVAO, Pascal</last-name></addressbook></inventor><inventor mxw-id="PPAR919006845" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>PAVAO, Pascal</last-name><address><street>c/o High Tech Campus Building 44</street><city>NL-5656 AE Eindhoven</city><country>NL</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919010014" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Van Eeuwijk, Alexander Henricus Waltherus</last-name><iid>100822969</iid><address><street>Philips Intellectual Property &amp; Standards P.O. Box 220</street><city>5600 AE Eindhoven</city><country>NL</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="IB-2012050916-W"><document-id><country>IB</country><doc-number>2012050916</doc-number><kind>W</kind><date>20120228</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012117345-A1"><document-id><country>WO</country><doc-number>2012117345</doc-number><kind>A1</kind><date>20120907</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549751272" load-source="docdb">AL</country><country mxw-id="DS549911039" load-source="docdb">AT</country><country mxw-id="DS549754069" load-source="docdb">BE</country><country mxw-id="DS549750052" load-source="docdb">BG</country><country mxw-id="DS549822412" load-source="docdb">CH</country><country mxw-id="DS549754070" load-source="docdb">CY</country><country mxw-id="DS549911040" load-source="docdb">CZ</country><country mxw-id="DS549751277" load-source="docdb">DE</country><country mxw-id="DS549754071" load-source="docdb">DK</country><country mxw-id="DS549754072" load-source="docdb">EE</country><country mxw-id="DS549827501" load-source="docdb">ES</country><country mxw-id="DS549750065" load-source="docdb">FI</country><country mxw-id="DS549822413" load-source="docdb">FR</country><country mxw-id="DS549751278" load-source="docdb">GB</country><country mxw-id="DS549754085" load-source="docdb">GR</country><country mxw-id="DS549751279" load-source="docdb">HR</country><country mxw-id="DS549911041" load-source="docdb">HU</country><country mxw-id="DS549822418" load-source="docdb">IE</country><country mxw-id="DS549754086" load-source="docdb">IS</country><country mxw-id="DS549750066" load-source="docdb">IT</country><country mxw-id="DS549754087" load-source="docdb">LI</country><country mxw-id="DS549750067" load-source="docdb">LT</country><country mxw-id="DS549827917" load-source="docdb">LU</country><country mxw-id="DS549750068" load-source="docdb">LV</country><country mxw-id="DS549750073" load-source="docdb">MC</country><country mxw-id="DS549827922" load-source="docdb">MK</country><country mxw-id="DS549827923" load-source="docdb">MT</country><country mxw-id="DS549754088" load-source="docdb">NL</country><country mxw-id="DS549751280" load-source="docdb">NO</country><country mxw-id="DS549754093" load-source="docdb">PL</country><country mxw-id="DS549750074" load-source="docdb">PT</country><country mxw-id="DS549911042" load-source="docdb">RO</country><country mxw-id="DS549750075" load-source="docdb">RS</country><country mxw-id="DS549754094" load-source="docdb">SE</country><country mxw-id="DS549822419" load-source="docdb">SI</country><country mxw-id="DS549751289" load-source="docdb">SK</country><country mxw-id="DS549751290" load-source="docdb">SM</country><country mxw-id="DS549827924" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99835308" ref-ucid="WO-2012117345-A1" lang="EN" load-source="patent-office"><p num="0000">Methods and apparatus related to a circuit board having a dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B)on the top and/or bottom thereof. A circuit board is provided having a core layer (110, 210, 310, 410)and at least one conductive layer (130A/B,132A/B, 230A/B, 232A/B, 330, 430)positioned on a first side of the core layer (110, 210, 310, 410). An outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B)is provided atop an outermost of the at least one conductive layer (130A/B, 132A/B, 230A/B, 232A/B, 330, 430). The dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B)includes a plurality of openings (334A, 336A, 445A) that provide access to at least one of connection pads and vias that are in electrical contact with one or more of the conductive layer(s)(130A/B, 132A/B, 230A/B, 232A/B, 330, 430).</p></abstract><abstract mxw-id="PA100331142" ref-ucid="WO-2012117345-A1" lang="EN" source="national office" load-source="docdb"><p>Methods and apparatus related to a circuit board having a dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B)on the top and/or bottom thereof. A circuit board is provided having a core layer (110, 210, 310, 410)and at least one conductive layer (130A/B,132A/B, 230A/B, 232A/B, 330, 430)positioned on a first side of the core layer (110, 210, 310, 410). An outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B)is provided atop an outermost of the at least one conductive layer (130A/B, 132A/B, 230A/B, 232A/B, 330, 430). The dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B)includes a plurality of openings (334A, 336A, 445A) that provide access to at least one of connection pads and vias that are in electrical contact with one or more of the conductive layer(s)(130A/B, 132A/B, 230A/B, 232A/B, 330, 430).</p></abstract><abstract mxw-id="PA99835309" ref-ucid="WO-2012117345-A1" lang="FR" load-source="patent-office"><p num="0000">L'invention concerne des procédés et des appareils intéressant une carte de circuits imprimés ayant une couche diélectrique (140A/B, 240A/B, 340, 440, 340B, 440B) au-dessus et/ou au-dessous de celle-ci. Une carte de circuits imprimés possède une couche centrale (110, 210, 310, 410) et au moins une couche conductrice (130A/B, 132A/B, 230A/B, 232A/B, 330, 430) placée sur un premier côté de la couche centrale (110, 210, 310, 410). Une couche diélectrique extérieure (140A/B, 240A/B, 340, 440, 340B, 440B) est placée au-dessus de la ladite au moins une couche conductrice (130A/B, 132A/B, 230A/B, 232A/B, 330, 430). La couche diélectrique (140A/B, 240A/B, 340, 440, 340B, 440B) comprend une pluralité d'ouvertures (334A, 336A, 445A) qui donnent accès à au moins l'un de pastilles de connexion et de trous métallisés qui sont en contact électriquement avec une ou plusieurs des couches conductrices (130A/B, 132A/B, 230A/B, 232A/B, 330, 430).</p></abstract><abstract mxw-id="PA100331143" ref-ucid="WO-2012117345-A1" lang="FR" source="national office" load-source="docdb"><p>L'invention concerne des procédés et des appareils intéressant une carte de circuits imprimés ayant une couche diélectrique (140A/B, 240A/B, 340, 440, 340B, 440B) au-dessus et/ou au-dessous de celle-ci. Une carte de circuits imprimés possède une couche centrale (110, 210, 310, 410) et au moins une couche conductrice (130A/B, 132A/B, 230A/B, 232A/B, 330, 430) placée sur un premier côté de la couche centrale (110, 210, 310, 410). Une couche diélectrique extérieure (140A/B, 240A/B, 340, 440, 340B, 440B) est placée au-dessus de la ladite au moins une couche conductrice (130A/B, 132A/B, 230A/B, 232A/B, 330, 430). La couche diélectrique (140A/B, 240A/B, 340, 440, 340B, 440B) comprend une pluralité d'ouvertures (334A, 336A, 445A) qui donnent accès à au moins l'un de pastilles de connexion et de trous métallisés qui sont en contact électriquement avec une ou plusieurs des couches conductrices (130A/B, 132A/B, 230A/B, 232A/B, 330, 430).</p></abstract><description mxw-id="PDES51232949" ref-ucid="WO-2012117345-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001"> CIRCUIT BOARD ASSEMBLY </p><p id="p0002" num="0002">Technical Field </p><p id="p0003" num="0003">[0001] The present invention is directed generally to a circuit board. More particularly, various inventive methods and apparatus disclosed herein relate to a circuit board having a dielectric layer on the top and/or bottom thereof. </p><p id="p0004" num="0004">Background </p><p id="p0005" num="0005">[0002] Circuit boards may be utilized in a variety of electrical apparatus. For example, circuit boards may be utilized in computing devices for supporting and/or electrically connecting a plurality of electrical components such as, for example, processor(s), transistor(s), capacitor(s), and/or inductor(s). Also, circuit boards may be utilized in lighting fixtures for supporting and/or electrically connecting a plurality of electrical components such as, for example, LED(s), processor(s), capacitor(s), and/or inductor(s). In certain implementations, it may be desirable to make circuit boards that are flame-retardant and/or shock-resistant or shock-preventive. </p><p id="p0006" num="0006">[0003] More particularly, it may be desirable to make flame-retardant and/or shock- preventive circuit boards in the field of lighting in order to meet certain safety goals and/or achieve certain safety standards related to lighting fixtures. As an example, standards employed by Underwriter Laboratories (UL) for Class 1 Luminaires require a certain level of flame-retardant, fire enclosure, and/or shock-preventive characteristics from a circuit board of a lighting fixture. Methods utilized in the lighting fixture field to conform to such UL norms (and/or to achieve other safety standards or safety goals) include the use of a flame resistant meta-aramid material between the circuit board and lenses that are provided atop LEDs attached to the circuit board. Utilized methods may additionally or alternatively include the use of a flame-retardant material for the lenses that are provided atop LEDs attached to the circuit board. However, such methodologies have one or more drawbacks such as, for example, increased materials cost, increased labor costs, and/or increased complexity of the lighting fixture design. 
<!-- EPO <DP n="3"/>-->
 [0004] Thus, there is a need in the art to provide a circuit board that provides satisfactory flame-retardant, fire enclosure, and/or shock-preventive characteristics while optionally overcoming one or more drawbacks of previous methods and apparatus. </p><p id="p0007" num="0007">Summary </p><p id="p0008" num="0008">[0005] The present disclosure is directed to inventive methods and apparatus for a circuit board having a dielectric layer on the top and/or bottom thereof that provides at least one of flame-retardant, flame-enclosure, and shock-preventive characteristics. For example, in some implementations, a circuit board is provided having a core layer and at least one conductive layer positioned on a first side of the core layer. An outer dielectric layer is provided atop an outermost of the at least one conductive layer. The dielectric layer includes a plurality of openings that provide access to at least one of connection pads and vias that are in electrical contact with one or more of the conductive layer(s). The outer dielectric layer may be generally exposed and is optionally generally continuous except for the openings. </p><p id="p0009" num="0009">[0006] Generally, in one aspect, a circuit board assembly is provided that includes a core layer and at least one conductive layer positioned on a first side of the core layer. The conductive layer and the core layer are cohesively bonded together and form a circuit board. A plurality of connection pads are in electrical connectivity with the at least one conductive layer. An outer dielectric layer is directly atop an outermost of the at least one conductive layer. The outer dielectric layer includes a plurality of openings each providing electrical access to one of the connection pads. The outer dielectric layer is substantially exposed and is substantially continuous except for the openings. A plurality of LEDs are each electrically connected to a single of the connection pads. The LEDs substantially cover the connection pads when electrically connected thereto. </p><p id="p0010" num="0010">[0007] In some embodiments the core layer is aluminum. In some versions of those embodiments the circuit board assembly further includes a dielectric inner layer immediately atop the core layer on the first side thereof. The core layer may be a pre-preg material. 
<!-- EPO <DP n="4"/>-->
 [0008] In some embodiments a plurality of the conductive layers are provided. In some versions of those embodiments, the circuit board assembly further includes a dielectric inner layer provided between two of the conductive layers. </p><p id="p0011" num="0011"> [0009] In some embodiments, the circuit board assembly further includes a plurality of non- fire rated optical lenses each placed over one of the LEDs. At least some of the connection pads may be cohesively integrally formed with the conductive layer and/or may include solder that is bonded with the conductive layer. </p><p id="p0012" num="0012"> [0010] Generally, in another aspect, a circuit board assembly is provided that includes a core layer, at least one top conductive layer placed on a top side of the core layer, and at least one bottom conductive layer placed on a bottom side of the core layer. The core layer, the top conductive layer, and the bottom conductive layer are cohesively bonded together and form a circuit board. A plurality of at least one of connection pads and vias are in electrical connectivity with at least one of the top conductive layer and the bottom conductive layer. An outer dielectric layer is directly atop an outermost of the at least one top conductive layer. The outer dielectric layer includes a plurality of openings providing electrical access to the at least one of connection pads and vias. The outer dielectric layer is exposed and continuous except for the openings. A plurality of electrical components are each electrically connected to a single of the at least one of connection pads and vias. The electrical components prevent external physical access to the at least one of connection pads and vias when electrically connected thereto. </p><p id="p0013" num="0013"> [0011] In some embodiments, the circuit board assembly further includes a dielectric bottom layer directly below an outermost of the at least one bottom conductive layer. In some versions of those embodiments the dielectric bottom layer is continuous. In some versions of those embodiments the dielectric bottom layer includes a plurality of bottom openings providing electrical access to the at least one of connection pads and vias. </p><p id="p0014" num="0014">[0012] In some embodiments, a plurality of the top conductive layers is provided. In some versions of those embodiments, the circuit board assembly further includes a dielectric inner layer provided between two of the top conductive layers. 
<!-- EPO <DP n="5"/>-->
[0013] In some embodiments, the at least one of connection pads and vias comprise solder bonded to at least one of the top conductive layer and the bottom conductive layer. </p><p id="p0015" num="0015">[0014] Generally, in another aspect, a method of manufacturing a circuit board assembly is provided. The method includes the steps of: positioning an outermost conductive layer on a first side of a core layer, the conductive layer including a plurality of connection pads; </p><p id="p0016" num="0016">positioning an outer dielectric layer directly atop the outermost conductive layer and aligning each of a plurality of openings in the dielectric layer with a single of the connection pads; </p><p id="p0017" num="0017">compressing the core layer, the outermost conductive layer, and the outer dielectric layer together to form a circuit board; and coupling each of a plurality of electrical components to a single of the connection pads, wherein the electrical components prevent external physical access to the connection pads when coupled thereto. </p><p id="p0018" num="0018"> [0015] In some embodiments, the method further includes the step of positioning a dielectric inner layer directly atop the core layer. The electrical components may include LEDs, and the method further includes the step positioning a plurality of non-fire rated optical lenses over the LEDs. The outermost conductive layer may include or consist essentially of copper. </p><p id="p0019" num="0019">[0016] As used herein for purposes of the present disclosure, the term "LED" should be understood to include any electroluminescent diode or other type of carrier injection/junction- based system that is capable of generating radiation in response to an electric signal. Thus, the term LED includes, but is not limited to, various semiconductor-based structures that emit light in response to current, light emitting polymers, organic light emitting diodes (OLEDs), electroluminescent strips, and the like. I n particular, the term LED refers to light emitting diodes of all types (including semi-conductor and organic light emitting diodes) that may be configured to generate radiation in one or more of the infrared spectrum, ultraviolet spectrum, and various portions of the visible spectrum (generally including radiation wavelengths from approximately 400 nanometers to approximately 700 nanometers). . </p><p id="p0020" num="0020">[0017] For example, one implementation of an LED configured to generate essentially white light (e.g., a white LED) may include a number of dies which respectively emit different spectra of electroluminescence that, in combination, mix to form essentially white light. I n another implementation, a white light LED may be associated with a phosphor material that converts 
<!-- EPO <DP n="6"/>-->
 electroluminescence having a first spectrum to a different second spectrum. In one example of this implementation, electroluminescence having a relatively short wavelength and narrow bandwidth spectrum "pumps" the phosphor material, which in turn radiates longer wavelength radiation having a somewhat broader spectrum. </p><p id="p0021" num="0021">[0018] It should also be understood that the term LED does not limit the physical and/or electrical package type of an LED. For example, as discussed above, an LED may refer to a single light emitting device having multiple dies that are configured to respectively emit different spectra of radiation (e.g., that may or may not be individually controllable). Also, an LED may be associated with a phosphor that is considered as an integral part of the LED (e.g., some types of white LEDs). In general, the term LED may refer to packaged LEDs, non-packaged LEDs, surface mount LEDs, chip-on-board LEDs, T-package mount LEDs, radial package LEDs, power package LEDs, LEDs including some type of encasement and/or optical element (e.g., a diffusing lens), etc. </p><p id="p0022" num="0022">[0019] The term "lighting fixture" is used herein to refer to an implementation or arrangement of one or more lighting units in a particular form factor, assembly, or package. The term "lighting unit" is used herein to refer to an apparatus including one or more light sources of same or different types. A given lighting unit may have any one of a variety of mounting arrangements for the light source(s), enclosure/housing arrangements and shapes, and/or electrical and mechanical connection configurations. Additionally, a given lighting unit optionally may be associated with (e.g., include, be coupled to and/or packaged together with) various other components (e.g., control circuitry) relating to the operation of the light source(s). An "LED-based lighting unit" refers to a lighting unit that includes one or more LED- based light sources as discussed above, alone or in combination with other non LED-based light sources. A "multi-channel" lighting unit refers to an LED-based or non LED-based lighting unit that includes at least two light sources configured to respectively generate different spectrums of radiation, wherein each different source spectrum may be referred to as a "channel" of the multi-channel lighting unit. </p><p id="p0023" num="0023">[0020] The term "controller" is used herein generally to describe various apparatus relating to the operation of one or more light sources. A controller can be implemented in numerous 
<!-- EPO <DP n="7"/>-->
 ways (e.g., such as with dedicated hardware) to perform various functions discussed herein. A "processor" is one example of a controller which employs one or more microprocessors that may be programmed using software (e.g., microcode) to perform various functions discussed herein. A controller may be implemented with or without employing a processor, and also may be implemented as a combination of dedicated hardware to perform some functions and a processor (e.g., one or more programmed microprocessors and associated circuitry) to perform other functions. Examples of controller components that may be employed in various embodiments of the present disclosure include, but are not limited to, conventional microprocessors, application specific integrated circuits (ASICs), and field-programmable gate arrays (FPGAs). </p><p id="p0024" num="0024">[0021] It should be appreciated that all combinations of the foregoing concepts and additional concepts discussed in greater detail below (provided such concepts are not mutually inconsistent) are contemplated as being part of the inventive subject matter disclosed herein. In particular, all combinations of claimed subject matter appearing at the end of this disclosure are contemplated as being part of the inventive subject matter disclosed herein. It should also be appreciated that terminology explicitly employed herein that also may appear in any disclosure incorporated by reference should be accorded a meaning most consistent with the particular concepts disclosed herein. </p><p id="p0025" num="0025">Brief Description of the Drawings </p><p id="p0026" num="0026">[0022] In the drawings, like reference characters generally refer to the same parts throughout the different views. Also, the drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of the invention. </p><p id="p0027" num="0027">[0023] FIG. 1 illustrates a section view of a portion of a first embodiment of a circuit board assembly. </p><p id="p0028" num="0028">[0024] FIG. 2 illustrates a section view of a portion of a second embodiment of a circuit board assembly. 
<!-- EPO <DP n="8"/>-->
 [0025] FIG. 3 illustrates an upper perspective view of a third embodiment of a circuit board assembly; three LEDs and three corresponding optical lenses provided over the LEDs are illustrated exploded away from the circuit board and from one another. </p><p id="p0029" num="0029">[0026] FIG. 4 illustrates an upper perspective view of the third embodiment of the circuit board assembly of FIG. 3; an outer dielectric layer is illustrated exploded away from an outer conductive layer of the circuit board; three LEDs and three corresponding optical lenses provided over the LEDs are illustrated exploded away from the circuit board and from one another. </p><p id="p0030" num="0030">[0027] FIG. 5 illustrates a section view of a portion of the third embodiment of the circuit board assembly of FIG. 3. </p><p id="p0031" num="0031">[0028] FIG. 6 illustrates a section view of a portion of a fourth embodiment of a circuit board assembly. </p><p id="p0032" num="0032">Detailed Description </p><p id="p0033" num="0033">[0029] Circuit boards may be utilized in a variety of electrical apparatus such as computing devices and/or lighting fixtures for supporting and/or electrically connecting a plurality of electrical components. In certain implementations it may be desirable to make circuit boards with improved environmental reliability and safety features. For example, it may be desirable to make circuit boards that are flame-retardant and/or shock-preventive in order to meet certain safety goals and/or achieve certain safety standards. Methods utilized in the lighting fixture field to conform to such desires include the use of a flame resistant meta-aramid material between the circuit board and lenses provided atop LEDs attached to the circuit board and/or the use of a flame-retardant material for the lenses. However, such methodologies have one or more drawbacks such as, for example, increased materials cost, increased labor costs, and/or increased complexity of the lighting fixture design. Thus, Applicants have recognized and appreciated that it would be beneficial to provide a circuit board that includes an outer dielectric layer provided atop an outermost conductive layer of the circuit board. The outer dielectric layer may provide flame-retardant, fire enclosure, and/or shock-preventive characteristics and include one or more openings to provide electrical access to the conductive 
<!-- EPO <DP n="9"/>-->
 layer(s) of the circuit board. The circuit board with outer dielectric layer may optionally overcome one or more drawbacks of previous methods and apparatus. For example, when utilized in the lighting fixture field, the circuit board with outer dielectric layer may provide shock-preventive, flame enclosure, and/or flame-retardant characteristics without </p><p id="p0034" num="0034">necessitating the use of flame resistant meta-aramid material and/or flame resistant optical lenses. </p><p id="p0035" num="0035">[0030] More generally, Applicants have recognized and appreciated that it would be beneficial to provide a circuit board that provides satisfactory flame-retardant, fire enclosure, and/or shock-preventive characteristics. In view of the foregoing, various embodiments and implementations of the present invention are directed to methods and apparatus related to a circuit board assembly. </p><p id="p0036" num="0036">[0031] In the following detailed description, for purposes of explanation and not limitation, representative embodiments disclosing specific details are set forth in order to provide a thorough understanding of the claimed invention. However, it will be apparent to one having ordinary skill in the art having had the benefit of the present disclosure that other </p><p id="p0037" num="0037">embodiments according to the present teachings that depart from the specific details disclosed herein remain within the scope of the appended claims. Moreover, descriptions of well-known apparatus and methods may be omitted so as to not obscure the description of the </p><p id="p0038" num="0038">representative embodiments. Such methods and apparatuses are clearly within the scope of the claimed invention. </p><p id="p0039" num="0039">[0032] Referring to FIG. 1, in one embodiment, a metal core circuit board assembly 100 is provided having a metal core 110. In some embodiments, the metal core 110 may include or consist essentially of aluminum or an aluminum alloy. In other embodiments, alternative metal or metal alloy cores may be utilized. A first upper inner dielectric layer 120A is provided on a first side of the metal core 110 and contacts metal core 110. A first lower inner dielectric layer 120B is provided on an opposite second side of the metal core 110 and also contacts the metal core 110. A first upper conductive layer 130A is provided on a first side of the metal core 110 atop the first upper inner dielectric layer 120A. A first lower conductive layer 130B is provided on a second side of the metal core 110 atop the first lower inner dielectric layer 120B. A 
<!-- EPO <DP n="10"/>-->
 second upper inner dielectric layer 122A is provided atop the first upper conductive layer 130A and an outermost upper conductive layer 132A is provided atop the second upper inner dielectric layer 122A. A second lower inner dielectric layer 122B is provided atop the second lower inner dielectric layer 122B and an outermost lower conductive layer 132B is provided atop the second lower inner dielectric layer 122B. </p><p id="p0040" num="0040">[0033] With continued reference to FIG. 1, provided atop the outermost upper conductive layer 132A is an upper outer dielectric layer 140A and provided atop the outermost lower conductive layer 132B is a lower outer dielectric layer 140B. As described in additional detail herein, the dielectric layers 140A and/or 140B may include a plurality of openings that provide electrical and/or thermal access to one or more of conductive layers 130A, 130B, 132A, and/or 132B. For example, in some embodiments, upper outer dielectric layer 140A may include a plurality of openings that provide access to connection pads and/or vias that are in electrical connectivity with all of conductive layers 130A, 130B, 132A, and/or 132B and lower dielectric layer 140B may not include any openings that provide electrical access to conductive layers 130A, 130B, 132A, and/or 132B. Also, for example, in some embodiments, outer dielectric layer 140A may include a plurality of openings that provide electrical access to one or more of conductive layers 130A, 130B, 132A, and/or 132B and lower outer dielectric layer 140B may also include openings that provide electrical access to one or more of conductive layers 130A, 130B, 132A, and/or 132B. </p><p id="p0041" num="0041">[0034] In various embodiments, the conductive layers 130A, 130B, 132A, and 132B are in electrical and/or thermal connectivity with one or more connection pads and/or vias. For example, the outermost upper conductive layer 132A may be provided with a plurality of connection pads and may be in electrical connectivity with a plurality of the conductive layers 130B, 132A, and 132B through one or more vias. Also, for example, a plurality of vias may electrically interconnect one or more of conductive layers 130A, 130B, 132A, and 132B and one or more of the vias may be accessible through openings in outer dielectric layers 140A and/or 140B. Also, for example, the upper outermost conductive layer 132A may constitute a positive voltage layer and have a plurality of voltage connection pads accessible through outer dielectric layer 140A and the upper conductive layer 130A may constitute a neutral layer and have a 
<!-- EPO <DP n="11"/>-->
 plurality of neutral connection pads accessible through outer dielectric layer 140A. The connection pads and/or vias may optionally include solder and/or other fusible metal alloy applied over accessible portions of the conductive layers 130A, 130B, 132A, and/or 132B. </p><p id="p0042" num="0042">[0035] The conductive layers 130A, 130B, 132A, and 132B may optionally include conductor track structure in a desired configuration. For example, one or more of the conductive layers 130A, 130B, 132A, and 132B may include conductor track structure that includes a voltage track and a ground track. Also, one or more of the conductive layers 130A, 130B, 132A, and 132B may include conductor track structure that includes a plurality of control tracks. Also, other track structure may provide connection with other electrical components (surface mount components and/or interior components) and/or may be provided for thermal cooling. The conductive layers 130A, 130B, 132A, and 132B optionally may include one or more passive or active electrical components integrated therein and/or coupled thereto interiorly of the circuit board assembly 100. </p><p id="p0043" num="0043">[0036] In some embodiments, the conductive layers 130A, 130B, 132A, and/or 132B may be copper or a copper alloy. In other embodiments alternative metal or metal alloy conductive layers may additionally or alternatively be utilized. In some embodiments the inner dielectric layers 120A, 120B, 122A, and/or 122B may be, for example, FR-4, Nelco N4000-6, GETEK, BT epoxy glass, cyanate ester, and/or polymide glass. In other embodiments alternative dielectric materials may be utilized. In some embodiments, the outer dielectric layers 140A and 140B may be manufactured from one or more of the aforementioned dielectrics and/or from alternative dielectric materials. </p><p id="p0044" num="0044">[0037] The layers (110, 120A, 120B, 122A, 122B, 130A, 130B, 132A, 132B, 140A, and/or 140B) may be compressed together to form the circuit board assembly 100. In other embodiments other bonding methodologies may be utilized. A silkscreen and/or solder mask may optionally be applied to the outer dielectric layers 140A and/or 140B. For example, a silk screen may be applied to the outer dielectric layer 140A only. Also, for example, a solder mask may be applied to the outer dielectric layer 140A and solder subsequently applied such that solder coats portions of conductive layers 130A, 130B, 132A, and/or 132B accessible through openings in dielectric layer 140A. 
<!-- EPO <DP n="12"/>-->
 [0038] Referring to FIG. 2, in another embodiment, a prepreg core circuit board assembly 200 is provided having a prepreg core 210. In some embodiments the prepreg core 210 may be FR-4. In other embodiments alternative prepreg cores may be utilized such as, for example, FR- 5, FR-6, CEM-3, CEM-4, and CEM-5. A first upper conductive layer 230A is provided on a first side of the prepreg core 210 and contacts the prepreg core 210. A first lower conductive layer 230B is provided on an opposite second side of the prepreg core 210 and also contacts the prepreg core 210. An upper inner dielectric layer 220A is provided on a first side of the prepreg core 210 atop the first upper conductive layer 230A. A lower inner dielectric layer 220B is provided on a second side prepreg core 210 atop the first lower conductive layer 230A. An outermost upper conductive layer 232A is provided atop the upper inner dielectric layer 220A and an outermost lower conductive layer 232B is provided atop the second lower inner dielectric layer 220B. </p><p id="p0045" num="0045">[0039] With continued reference to FIG. 2, provided atop the outermost upper conductive layer 232A is an upper outer dielectric layer 240A and provided atop the outermost lower conductive layer 232B is a lower outer dielectric layer 240B. As described in additional detail herein, the outer dielectric layers 240A and/or 240B may include a plurality of openings that provide electrical and/or thermal access to one or more of conductive layers 230A, 230B, 232A, and/or 232B. For example, in some embodiments upper outer dielectric layer 240A may include a plurality of openings that provide access to connection pads and/or vias that are in electrical connectivity with conductive layers 230A and 232A and lower dielectric layer 240B may include openings that provide electrical access to conductive layers 230B and 232B. </p><p id="p0046" num="0046">[0040] The conductive layers 230A, 230B, 232A, and 232B are in electrical and/or thermal connectivity with one or more connection pads and/or vias. For example, the outermost upper conductive layer 232A may be provided with a plurality of vias in electrical connectivity with a plurality of the conductive layers 230B, 232A, and 232B. The connection pads and/or vias may optionally include solder and/or other fusible metal alloy applied over such portions of the conductive layers 230A, 230B, 232A, and/or 232B. The conductive layers 230A, 230B, 232A, and 232B may optionally include conductor track structure in a desired configuration. For example, one or more of the conductive layers 230A, 230B, 232A, and 232B may include 
<!-- EPO <DP n="13"/>-->
 conductor track structure that includes a voltage track and a ground track. The conductive layers 230A, 230B, 232A, and 232B optionally may include one or more passive or active electrical components integrated therein and/or coupled thereto interiorly of the circuit board assembly 200. </p><p id="p0047" num="0047">[0041] In some embodiments, the conductive layers 230A, 230B, 232A, and/or 232B may be copper, copper alloy, and/or alternative metal or metal alloy. In some embodiments, the dielectric layers 220A, 220B, 240A, and 240 B may be, for example, FR-4, Nelco N4000-6, GETEK, BT epoxy glass, cyanate ester, polymide glass, and/or an alternative dielectric material. </p><p id="p0048" num="0048">[0042] The layers (210, 220A, 220B, 222A, 222B, 230A, 230B, 232A, 232B, 240A, and/or 240B) may be compressed together to form the circuit board assembly 200. In other embodiments, other bonding methodologies may be utilized. A silkscreen and/or solder mask may optionally be applied to the outer dielectric layers 240A and/or 240B. For example, a silk screen may be applied to the outer dielectric layer 240A only. Also, for example, a solder mask may be applied to the outer dielectric layer 240A and solder subsequently applied such that solder coats portions of conductive layers 230A, 230B, 232A, and/or 232B accessible through openings in dielectric layer 240A. </p><p id="p0049" num="0049">[0043] Referring to FIGS. 3-5, in another embodiment, a circuit board assembly 300 is provided. The circuit board assembly 300 includes an outer dielectric layer 340 atop an outermost conductive layer 330. The dielectric layer extends across substantially all of conductive layer 330 and is continuous with the exception of a plurality of opening pairs provided therein for electrical connection of LEDs, as described in additional detail herein. Three LEDs 350A-C and three corresponding optical lenses 360A-C are depicted exploded away from the LED circuit board assembly 300 and from each other. Although only three LEDs 350A- C and three corresponding optical lenses 360A-C are labeled in FIGS. 3 and 4, it is understood that twelve additional optical lenses are depicted and that each of the optical lenses is provided atop a corresponding LED. In some embodiments one or more of the optical lenses may be non flame resistant optical lenses. 
<!-- EPO <DP n="14"/>-->
 [0044] Each of the LEDs 350A-C is electrically coupled to a respective pair of connection pads 334A-C and 336A-C. The connections pads 344A-C and 336A-C are accessible through respective of openings 344A-C and 346A-C in outer dielectric layer 340. For example, connection pad 334A is accessible through opening 344A and connection pad 336A is accessible through opening 346A. In alternative embodiments instead of two separate openings 344A and 346A, more or fewer openings may be provided. For example, in some embodiments a single continuous opening may be provided that enables access to both connection pads 336A and connection pad 344A. Such a single continuous opening may be approximately the same size as the die base of a surface mount LED. Although only three pairs of connection pads 334A-C and 336A-C are labeled in FIGS. 3 and 4, it is understood that twelve additional connection pad pairs are depicted. Also, although only three pairs of openings 344A-C and 346A-C are visible in FIG. 4, it is understood that twelve additional opening pairs are provided, each being in line with a respective of a connection pair pad. </p><p id="p0050" num="0050">[0045] One or more of the openings in the outer dielectric layer 340 may be formed therein prior to compression of the outer dielectric layer 340 in some embodiments. For example, in some embodiments the openings may be formed utilizing drilling, milling, electrical discharge machining, electro chemical machining, electron beam machining, and/or other methods. In some embodiments one or more of the openings in the outer dielectric layer 340 may alternatively be formed therein after compression of the outer dielectric layer 340. For example, in some embodiments the openings may be formed utilizing etching methods such as chemical etching. </p><p id="p0051" num="0051">[0046] The connection pads 344A-C and 336A-C may be portions of conductive track structure from conductive layer 330 and/or may be solder material that is provided atop the conductive layer 330. The connection pads 344A-C are electrically connected to positive voltage track structure 331 (FIG. 5) of conductive layer 330. The connection pads 336A-C are electrically connected to neutral voltage track structure 332 (FIG. 5) of conductive layer 330. In alternative embodiments the polarity of track structures 331 and 332 may be reversed. </p><p id="p0052" num="0052">Although conductive layer 330 is depicted as a solid sheet with connection pads thereon in FIG. 4, it is understood that the connection pads are actually coupled to distinct track structures of 
<!-- EPO <DP n="15"/>-->
 the conductive layer 330. I n particular, connection pads 344A-C are coupled to the positive track structure 331 and connection pads 346A-C are coupled to the neutral track structure 332. The positive track structure 331 and the neutral track structure 332 are electrically isolated from one another. Optionally, the outer dielectric layer 340, an inner dielectric layer 320A, and/or other applied dielectric may extend between the positive track structure 331 and the neutral track structure 332 to aid in isolating the track structures 331 and 332. </p><p id="p0053" num="0053">[0047] One or more electrical connection structures may also be electrically coupled to the track structures 331 and 332 to provide power from an external power source (e.g., an LED driver) to the track structures 331 and 332. For example, one or more additional openings may be provided through outer dielectric layer 340 providing access to track structure 331 and 332. A connection plug or connection member may then be placed over the opening(s) and electrically coupled to connection pads of the track structures 331 and 332. One or more additional electrical components may also optionally be additionally coupled to circuit board assembly 300. For example, a controller may optionally be placed over an opening in outer dielectric layer 340 and electrically coupled to track structures 331 and/or 332 (or other separate track(s) in outermost conductive layer 330 such as a control track structure) to thereby control one or more parameters of the light output of the LEDs. </p><p id="p0054" num="0054">[0048] Referring particularly to FIG. 5, a section view of a portion of the third embodiment of the circuit board assembly 300 is illustrated. The die base 352A of the surface mount LED 350A covers openings 344A and 346A. The die base 352A includes a positive electrical contact that is in electrical connectivity with positive connection pad 334A and a neutral electrical contact that is in electrical connectivity with neutral connection pad 336A. The connection pads 334A and 336A are depicted in FIG. 5 as being separate from LED 350A and conductive layer 330 and extending upwardly from conductive layer 330. However, it is understood that in alternative embodiments the connection pads may be integrally formed with and/or coplanar with conductive layer 330. When all the LEDs of the circuit board assembly 300 are coupled over respective openings and placed in electrical contact with respective connection pads, access to the conductive layer 330 is prohibited by virtue of the LEDs and the outer dielectric layer 340. The optical lens 360A extends over top of LED 350A and alters light that exits 
<!-- EPO <DP n="16"/>-->
 through LED dome 354A and is incident thereon. In some embodiments the optical lens 360A may be a non flame resistant optical lens. In some versions of those embodiments all of the optical lenses may be non flame resistant. A lower outer dielectric layer 340B is visible in FIG. 5. The lower outer dielectric layer 340B may optionally be continuous and be provided over the entirety of metal core 310. In alternative embodiment the lower outer dielectric layer 340B may optionally be omitted. </p><p id="p0055" num="0055">[0049] Although particular LEDs and optical lenses are depicted herein, one of ordinary skill in the art having had the benefit of the present disclosure will recognize and appreciate that other LEDs and/or optical lenses may be utilized in implementations of the circuit board assembly that are configured for utilization with LEDs. For example, LEDs having different surface mount dies may be utilized. Also, for example, LEDs utilizing through hole or other circuit board mounting technology may be utilized. Also, for example, LEDs having a different dome configuration may be utilized. Also, for example, optical lenses that include a collimator and/or a reflector may be utilized. Also, for example, optical lenses that redirect light in an off- axis manner may be utilized. Also, although a particular conductive layer 330 has been depicted and described herein one of ordinary skill in the art having had the benefit of the present disclosure will recognize and appreciate that other conductive layer configurations may be provided and/or multiple conductive layers may be provided. For example, in some embodiments at least two conductive layers may be provided. Optionally, one conductive layer may only include positive track structure and a second conductive layer may only include neutral track structure. Also, for example, in some embodiments a single layer may be dedicated to control of the LEDs and optionally to control of one or more other electrical components (e.g., cooling fan and/or liquid pump for cooling). </p><p id="p0056" num="0056">[0050] FIG . 6 illustrates a section view of a portion of yet another embodiment of a circuit board assembly. The die base 452A of a surface mount LED 450A is positioned in a singular opening 445A through outer dielectric layer 440. The outer dielectric layer 440 has a plurality of singular openings that are sized to surround an LED die base as opposed to opening pairs each sized to allow contacts of the LED base to access a connection pad. The die base 452A includes a positive electrical contact that is in electrical connectivity with positive connection 
<!-- EPO <DP n="17"/>-->
 pad 434A and a neutral electrical contact that is in electrical connectivity with neutral connection pad 436A. The positive connection pad 434A is in electrical contact with positive track structure 432 and the neutral connection pad 436A is in electrical contact with neutral track structure 436. The die base 452A also includes a thermal contact that is in electrical connectivity with a thermal connection pad 435A. The thermal connection pad 435A is in connectivity with thermal track structure 435 of conductive layer 430. The thermal track structure 435 is for thermal management and may optionally be thermally coupled to additional conductive layers in alternative embodiments. The connection pads 434A, 435A, and 436A are depicted in FIG. 6 as being separate from LED 450A and conductive layer 430 and extending upwardly from conductive layer 430. However, it is understood that in alternative embodiments the connection pads may be integrally formed with and/or coplanar with conductive layer 430. </p><p id="p0057" num="0057">[0051] A small gap is present between opening 445A and die base 452A. In some embodiments, the gap is less than a "finger width" as defined by UL, and, in a particular embodiment, the gap is approximately 1 millimeter or less. </p><p id="p0058" num="0058">[0052] When LED 450A is received in the opening 445A and placed in contact with connection pads 434A, 435A, and 436A, physical access to the conductive layer 430 by a user is prohibited by virtue of the LED 450A and the outer dielectric layer 440. Although only a portion of the circuit board assembly is shown it is understood that the circuit board assembly may have additional LEDs and/or other electrical components in addition to the LED 450A depicted in FIG. 6. Such electrical components may similarly be received in an opening through outer dielectric layer 440 and prevent physical access to the conductive layer 430. The optical lens 460A extends over top of LED 450A, is positioned atop the dielectric layer 440, and alters light that exits through LED dome 454A and is incident thereon. In some embodiments the optical lens 460A may be a non flame resistant optical lens. A metal core layer 410, an inner dielectric layer 420, and a lower outer dielectric layer 440B are also visible in FIG. 6. The lower outer dielectric layer 440B may optionally be continuous and be provided over the entirety of metal core 410. In an alternative embodiment, the lower outer dielectric layer 440B may optionally be omitted. One or more conductive layers may be interposed between metal core 410 and 
<!-- EPO <DP n="18"/>-->
 lower outer dielectric layer 440B and a plurality of openings may be provided through lower outer dielectric layer 440B. Optionally, the openings may provide electrical access to conductive layer(s) for electrical components while preventing physical access to such conductive layer(s) by a user. </p><p id="p0059" num="0059">[0053] While several inventive embodiments have been described and illustrated herein, those of ordinary skill in the art will readily envision a variety of other means and/or structures for performing the function and/or obtaining the results and/or one or more of the advantages described herein, and each of such variations and/or modifications is deemed to be within the scope of the inventive embodiments described herein. More generally, those skilled in the art will readily appreciate that all parameters, dimensions, materials, and configurations described herein are meant to be exemplary and that the actual parameters, dimensions, materials, and/or configurations will depend upon the specific application or applications for which the inventive teachings is/are used. Those skilled in the art will recognize, or be able to ascertain using no more than routine experimentation, many equivalents to the specific inventive embodiments described herein. It is, therefore, to be understood that the foregoing embodiments are presented by way of example only and that, within the scope of the appended claims and equivalents thereto, inventive embodiments may be practiced otherwise than as specifically described and claimed. Inventive embodiments of the present disclosure are directed to each individual feature, system, article, material, kit, and/or method described herein. In addition, any combination of two or more such features, systems, articles, materials, kits, and/or methods, if such features, systems, articles, materials, kits, and/or methods are not mutually inconsistent, is included within the inventive scope of the present disclosure. </p><p id="p0060" num="0060">[0054] All definitions, as defined and used herein, should be understood to control over dictionary definitions, definitions in documents incorporated by reference, and/or ordinary meanings of the defined terms. </p><p id="p0061" num="0061">[0055] The indefinite articles "a" and "an," as used herein in the specification and in the claims, unless clearly indicated to the contrary, should be understood to mean "at least one." 
<!-- EPO <DP n="19"/>-->
 [0056] The phrase "and/or," as used herein in the specification and in the claims, should be understood to mean "either or both" of the elements so conjoined, i.e., elements that are conjunctively present in some cases and disjunctively present in other cases. Multiple elements listed with "and/or" should be construed in the same fashion, i.e., "one or more" of the elements so conjoined. Other elements may optionally be present other than the elements specifically identified by the "and/or" clause, whether related or unrelated to those elements specifically identified. </p><p id="p0062" num="0062">[0057] As used herein in the specification and in the claims, "or" should be understood to have the same meaning as "and/or" as defined above. For example, when separating items in a list, "or" or "and/or" shall be interpreted as being inclusive, i.e., the inclusion of at least one, but also including more than one, of a number or list of elements, and, optionally, additional unlisted items. </p><p id="p0063" num="0063">[0058] As used herein in the specification and in the claims, the phrase "at least one," in reference to a list of one or more elements, should be understood to mean at least one element selected from any one or more of the elements in the list of elements, but not necessarily including at least one of each and every element specifically listed within the list of elements and not excluding any combinations of elements in the list of elements. This definition also allows that elements may optionally be present other than the elements specifically identified within the list of elements to which the phrase "at least one" refers, whether related or unrelated to those elements specifically identified. It should also be understood that, unless clearly indicated to the contrary, in any methods claimed herein that include more than one step or act, the order of the steps or acts of the method is not necessarily limited to the order in which the steps or acts of the method are recited. </p><p id="p0064" num="0064">[0059] Reference numerals appearing in the claims between parentheses, if any, are provided merely for convenience and should not be construed as limiting in any way. </p><p id="p0065" num="0065">What is claimed is: 
</p></description><claims mxw-id="PCLM44852114" ref-ucid="WO-2012117345-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="20"/>--> CLAIMS </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A circuit board assembly, comprising: </claim-text><claim-text> a core layer (110, 210, 310, 410); </claim-text><claim-text> at least one conductive layer (120A/B, 122A/B, 220A/B, 222A/B, 320, 420) positioned on a first side of said core layer (110, 210, 310, 410), said conductive layer (120A/B, 122A/B, 220A/B, 222A/B, 320, 420) and said core layer (110, 210, 310, 410) cohesively bonded together and forming a circuit board; </claim-text><claim-text> a plurality of connection pads in electrical connectivity with said at least one conductive layer (120A/B, 122A/B, 220A/B, 222A/B, 320, 420); </claim-text><claim-text> an outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) directly atop an outermost of said at least one conductive layer (120A/B, 122A/B, 220A/B, 222A/B, 320, 420), said outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) including a plurality of openings (334A, 336A, 445A), each of said openings (334A, 336A, 445A) providing electrical access to one of said connection pads; </claim-text><claim-text> wherein said outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) is substantially exposed and is substantially continuous except for said openings (334A, 336A, 445A); and </claim-text><claim-text> a plurality of LEDs (350A, 450A), each of said LEDs (350A, 450A) electrically connected to a single of said connection pads; </claim-text><claim-text> wherein said LEDs (350A, 450A) substantially cover said connection pads when electrically connected thereto. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The circuit board assembly of claim 1, wherein said core layer comprises aluminum. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The circuit board assembly of claim 2, further comprising a dielectric inner layer </claim-text><claim-text> (120A/B, 122A/B, 220A/B, 222A/B, 320, 420) immediately atop said core layer (110, 210, 310, 410) on said first side thereof. <!-- EPO <DP n="21"/>--> </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The circuit board assembly of claim 1, wherein said core layer comprises a pre-preg material. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The circuit board assembly of claim 1, further comprising a plurality of said conductive layers (130A/B, 132A/B, 230A/B, 232A/B, 330, 430). </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The circuit board assembly of claim 5, further comprising a dielectric inner layer </claim-text><claim-text> (120A/B, 122A/B, 220A/B, 222A/B,320, 420) provided between two of said conductive layers (130A/B, 132A/B, 230A/B, 232A/B, 330, 430). </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The circuit board assembly of claim 1, further comprising a plurality of non-fire rated optical lenses (360A, 460A) each placed over one of said LEDs (350A, 450A). </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The circuit board assembly of claim 1, wherein said connection pads are cohesively integrally formed with said conductive layer (130A/B, 132A/B, 230A/B, 232A/B, 330, 430). </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. A circuit board assembly, comprising: </claim-text><claim-text> a core layer (110, 210, 310, 410); </claim-text><claim-text> at least one top conductive layer (130A, 132A, 230A, 232A, 330, 430) placed on a top side of said core layer (110, 210, 310, 410); </claim-text><claim-text> at least one bottom conductive layer (130B, 132B, 230B, 232B, 330, 430) placed on a bottom side of said core layer (110, 210, 310, 410); </claim-text><claim-text> said core layer (110, 210, 310, 410), said top conductive layer (130A, 132A, 230A, 232A, 330, 430), and said bottom conductive layer (130B, 132B, 230B, 232B, 330, 430) cohesively bonded together and forming a circuit board; <!-- EPO <DP n="22"/>--> a plurality of at least one of connection pads and vias in electrical connectivity with at least one of said top conductive layer (130A, 132A, 230A, 232A, 330, 430) and said bottom conductive layer (130B, 132B, 230B, 232B, 330, 430); </claim-text><claim-text> an outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) directly atop an outermost of said at least one top conductive layer (130A, 132A, 230A, 232A, 330, 430), said outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) including a plurality of openings (334A, 336A, 445A) providing electrical access to said at least one of connection pads and vias; </claim-text><claim-text> wherein said outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) is exposed and continuous except for said openings (334A, 336A, 445A); and </claim-text><claim-text> a plurality of electrical components, each of said electrical components electrically connected to a single of said at least one of connection pads and vias; </claim-text><claim-text> wherein said electrical components prevent external physical access to said at least one of connection pads and vias when electrically connected thereto. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The circuit board assembly of claim 9, further comprising a dielectric bottom layer </claim-text><claim-text> directly below an outermost of said at least one bottom conductive layer (130B, 132B, 230B, 232B, 330, 430). </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. The circuit board assembly of claim 10, wherein said dielectric bottom layer is </claim-text><claim-text> continuous. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The circuit board assembly of claim 10, wherein said dielectric bottom layer includes a plurality of bottom openings (334A, 336A, 445A) providing electrical access to said at least one of connection pads and vias. <!-- EPO <DP n="23"/>--> </claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The circuit board assembly of claim 9, further comprising a plurality of said top conductive layers (130A, 132A, 230A, 232A, 330, 430). </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The circuit board assembly of claim 13 further comprising a dielectric inner layer </claim-text><claim-text> (120A/B, 122A/B, 220A/B, 222A/B,320, 420) provided between two of said top conductive layers (130A, 132A, 230A, 232A, 330, 430). </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The circuit board assembly of claim 9 wherein said at least one of connection pads and vias comprise solder bonded to at least one of said top conductive layer (130A, 132A, 230A, 232A, 330, 430) and said bottom conductive layer (130B, 132B, 230B, 232B, 330, 430). </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. A method of manufacturing a circuit board assembly, comprising: </claim-text><claim-text> positioning an outermost conductive layer (130A/B, 132A/B, 230A/B, 232A/B, 330, 430) on a first side of a core layer (110, 210, 310, 410); said conductive layer (130A/B, 132A/B, 230A/B, 232A/B, 330, 430) including a plurality of connection pads; positioning an outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) directly atop said outermost conductive layer (130A/B, 132A/B, 230A/B, 232A/B, 330, 430) and aligning each of a plurality of openings (334A, 336A, 445A) in said outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) with a single of said connection pads; </claim-text><claim-text> compressing said core layer (110, 210, 310, 410), said outermost conductive layer (130A/B, 132A/B, 230A/B, 232A/B, 330, 430), and said outer dielectric layer (140A/B, 240A/B, 340, 440, 340B, 440B) together to form a circuit board; </claim-text><claim-text> coupling each of a plurality of electrical components to a single of said connection pads; </claim-text><claim-text> wherein said electrical components prevent external physical access to said connection pads when coupled thereto. <!-- EPO <DP n="24"/>--> </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. The method of claim 16 further comprising positioning a dielectric inner layer (120A/B, 122A/B, 220A/B, 222A/B, 320, 420) directly atop said core layer (110, 210, 310, 410). </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The method of claim 16 wherein said electrical components include LEDs (350A, 450A). </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. The method of claim 18 further comprising positioning a plurality of non-fire rated optical lenses (360A, 460A) over said LEDs (350A, 450A). </claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The method of claim 16 wherein said outermost conductive layer (130A/B, 132A/B, 230A/B, 232A/B, 330, 430) comprises copper. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
