[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mult_16|Mult_16>io_out",
    "sources":[
      "~Mult_16|Mult_16>io_round"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mult_16|RoundAnyRawFNToRecFN_1",
    "duplicate":"~Mult_16|Mult_16/iNToRecFN_1:INToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mult_16|INToRecFN",
    "duplicate":"~Mult_16|Mult_16/iNToRecFN_1:INToRecFN",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mult_16|RoundAnyRawFNToRecFN_2",
    "duplicate":"~Mult_16|Mult_16/iNToRecFN_2:INToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.7
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Mult_16|INToRecFN_1",
    "duplicate":"~Mult_16|Mult_16/iNToRecFN_2:INToRecFN",
    "index":0.8
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl"
  }
]