Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 17:52:43 2022
| Host         : DESKTOP-MAREK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.358        0.000                      0                  141        0.224        0.000                      0                  141        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.358        0.000                      0                  141        0.224        0.000                      0                  141        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.890ns (21.928%)  route 3.169ns (78.072%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.917     9.246    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.891    driver_seg_8/clk_en0/CLK
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_8/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.890ns (21.928%)  route 3.169ns (78.072%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.917     9.246    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.891    driver_seg_8/clk_en0/CLK
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_8/clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.890ns (21.928%)  route 3.169ns (78.072%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.917     9.246    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.891    driver_seg_8/clk_en0/CLK
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_8/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.890ns (21.928%)  route 3.169ns (78.072%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.917     9.246    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.891    driver_seg_8/clk_en0/CLK
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y42          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_8/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_hex_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.064ns (23.578%)  route 3.449ns (76.422%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.623     5.175    driver_seg_8/bin_cnt0/CLK
    SLICE_X7Y28          FDRE                                         r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  driver_seg_8/bin_cnt0/s_cnt_local_reg[1]/Q
                         net (fo=63, routed)          1.483     7.113    driver_seg_8/bin_cnt0/s_cnt[1]
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.152     7.265 r  driver_seg_8/bin_cnt0/s_hex[4]_i_8/O
                         net (fo=5, routed)           1.385     8.650    driver_seg_8/bin_cnt0/s_hex[4]_i_8_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     8.982 r  driver_seg_8/bin_cnt0/s_hex[4]_i_2/O
                         net (fo=1, routed)           0.581     9.564    driver_seg_8/bin_cnt0/s_hex[4]_i_2_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.124     9.688 r  driver_seg_8/bin_cnt0/s_hex[4]_i_1/O
                         net (fo=1, routed)           0.000     9.688    driver_seg_8/bin_cnt0_n_9
    SLICE_X3Y28          FDRE                                         r  driver_seg_8/s_hex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.510    14.882    driver_seg_8/CLK
    SLICE_X3Y28          FDRE                                         r  driver_seg_8/s_hex_reg[4]/C
                         clock pessimism              0.259    15.141    
                         clock uncertainty           -0.035    15.105    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.029    15.134    driver_seg_8/s_hex_reg[4]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.778     9.107    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.891    driver_seg_8/clk_en0/CLK
    SLICE_X6Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_8/clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.778     9.107    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.891    driver_seg_8/clk_en0/CLK
    SLICE_X6Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[21]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_8/clk_en0/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.778     9.107    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.891    driver_seg_8/clk_en0/CLK
    SLICE_X6Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[22]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_8/clk_en0/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.890ns (22.702%)  route 3.030ns (77.298%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.778     9.107    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.519    14.891    driver_seg_8/clk_en0/CLK
    SLICE_X6Y41          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X6Y41          FDRE (Setup_fdre_C_R)       -0.524    14.603    driver_seg_8/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.890ns (22.963%)  route 2.986ns (77.037%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.635     5.187    driver_seg_8/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     5.705 r  driver_seg_8/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           1.048     6.753    driver_seg_8/clk_en0/s_cnt_local_reg[13]
    SLICE_X7Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.877 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_8/O
                         net (fo=1, routed)           0.786     7.663    driver_seg_8/clk_en0/s_cnt_local[0]_i_8_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.418     8.205    driver_seg_8/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X7Y39          LUT5 (Prop_lut5_I3_O)        0.124     8.329 r  driver_seg_8/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.734     9.063    driver_seg_8/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.520    14.892    driver_seg_8/clk_en0/CLK
    SLICE_X6Y43          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.524    14.604    driver_seg_8/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.506    driver_seg_8/CLK
    SLICE_X4Y38          FDRE                                         r  driver_seg_8/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  driver_seg_8/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.089     1.724    driver_seg_8/s_cnt2_reg_n_0_[2]
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  driver_seg_8/s_cnt2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    driver_seg_8/p_3_out[3]
    SLICE_X4Y38          FDRE                                         r  driver_seg_8/s_cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     2.022    driver_seg_8/CLK
    SLICE_X4Y38          FDRE                                         r  driver_seg_8/s_cnt2_reg[3]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.092     1.598    driver_seg_8/s_cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 driver_seg_8/FSM_onehot_s_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.500    driver_seg_8/CLK
    SLICE_X6Y30          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.148     1.648 r  driver_seg_8/FSM_onehot_s_state_reg[3]/Q
                         net (fo=7, routed)           0.104     1.752    driver_seg_8/FSM_onehot_s_state_reg_n_0_[3]
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.098     1.850 r  driver_seg_8/FSM_onehot_s_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.850    driver_seg_8/FSM_onehot_s_state[2]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     2.014    driver_seg_8/CLK
    SLICE_X6Y30          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[2]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     1.621    driver_seg_8/FSM_onehot_s_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.640%)  route 0.142ns (43.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     1.505    driver_seg_8/CLK
    SLICE_X5Y37          FDRE                                         r  driver_seg_8/s_cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_8/s_cnt2_reg[7]/Q
                         net (fo=6, routed)           0.142     1.789    driver_seg_8/s_cnt2_reg_n_0_[7]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  driver_seg_8/s_cnt2[8]_i_1/O
                         net (fo=1, routed)           0.000     1.834    driver_seg_8/p_3_out[8]
    SLICE_X5Y37          FDRE                                         r  driver_seg_8/s_cnt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.862     2.020    driver_seg_8/CLK
    SLICE_X5Y37          FDRE                                         r  driver_seg_8/s_cnt2_reg[8]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092     1.597    driver_seg_8/s_cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.356%)  route 0.144ns (43.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.506    driver_seg_8/CLK
    SLICE_X4Y38          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  driver_seg_8/s_cnt2_reg[4]/Q
                         net (fo=4, routed)           0.144     1.791    driver_seg_8/s_cnt2_reg_n_0_[4]
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  driver_seg_8/s_cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    driver_seg_8/p_3_out[4]
    SLICE_X4Y38          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     2.022    driver_seg_8/CLK
    SLICE_X4Y38          FDRE                                         r  driver_seg_8/s_cnt2_reg[4]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.092     1.598    driver_seg_8/s_cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 driver_seg_8/s_cnt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/s_cnt2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.468%)  route 0.143ns (43.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     1.505    driver_seg_8/CLK
    SLICE_X5Y37          FDRE                                         r  driver_seg_8/s_cnt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  driver_seg_8/s_cnt2_reg[7]/Q
                         net (fo=6, routed)           0.143     1.790    driver_seg_8/s_cnt2_reg_n_0_[7]
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  driver_seg_8/s_cnt2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.835    driver_seg_8/p_3_out[7]
    SLICE_X5Y37          FDRE                                         r  driver_seg_8/s_cnt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.862     2.020    driver_seg_8/CLK
    SLICE_X5Y37          FDRE                                         r  driver_seg_8/s_cnt2_reg[7]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.091     1.596    driver_seg_8/s_cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg_8/FSM_onehot_s_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/FSM_onehot_s_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.547%)  route 0.222ns (54.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.500    driver_seg_8/CLK
    SLICE_X4Y30          FDSE                                         r  driver_seg_8/FSM_onehot_s_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDSE (Prop_fdse_C_Q)         0.141     1.641 r  driver_seg_8/FSM_onehot_s_state_reg[0]/Q
                         net (fo=7, routed)           0.222     1.864    driver_seg_8/FSM_onehot_s_state_reg_n_0_[0]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  driver_seg_8/FSM_onehot_s_state[19]_i_2/O
                         net (fo=1, routed)           0.000     1.909    driver_seg_8/FSM_onehot_s_state[19]_i_2_n_0
    SLICE_X3Y30          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.858     2.016    driver_seg_8/CLK
    SLICE_X3Y30          FDRE                                         r  driver_seg_8/FSM_onehot_s_state_reg[19]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.107     1.644    driver_seg_8/FSM_onehot_s_state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.594     1.507    driver_seg_8/clk_en0/CLK
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           0.125     1.797    driver_seg_8/clk_en0/s_cnt_local_reg[26]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  driver_seg_8/clk_en0/s_cnt_local_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    driver_seg_8/clk_en0/s_cnt_local_reg[24]_i_1_n_5
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.865     2.023    driver_seg_8/clk_en0/CLK
    SLICE_X6Y42          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.134     1.641    driver_seg_8/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.591     1.504    driver_seg_8/clk_en0/CLK
    SLICE_X6Y36          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.125     1.794    driver_seg_8/clk_en0/s_cnt_local_reg[2]
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  driver_seg_8/clk_en0/s_cnt_local_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.904    driver_seg_8/clk_en0/s_cnt_local_reg[0]_i_2_n_5
    SLICE_X6Y36          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.861     2.019    driver_seg_8/clk_en0/CLK
    SLICE_X6Y36          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.134     1.638    driver_seg_8/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.593     1.506    driver_seg_8/clk_en0/CLK
    SLICE_X6Y38          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.125     1.796    driver_seg_8/clk_en0/s_cnt_local_reg[10]
    SLICE_X6Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    driver_seg_8/clk_en0/s_cnt_local_reg[8]_i_1_n_5
    SLICE_X6Y38          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.864     2.022    driver_seg_8/clk_en0/CLK
    SLICE_X6Y38          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.134     1.640    driver_seg_8/clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 driver_seg_8/clk_en0/s_cnt_local_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_8/clk_en0/s_cnt_local_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.592     1.505    driver_seg_8/clk_en0/CLK
    SLICE_X6Y37          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  driver_seg_8/clk_en0/s_cnt_local_reg[6]/Q
                         net (fo=2, routed)           0.126     1.795    driver_seg_8/clk_en0/s_cnt_local_reg[6]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  driver_seg_8/clk_en0/s_cnt_local_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    driver_seg_8/clk_en0/s_cnt_local_reg[4]_i_1_n_5
    SLICE_X6Y37          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.862     2.020    driver_seg_8/clk_en0/CLK
    SLICE_X6Y37          FDRE                                         r  driver_seg_8/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.134     1.639    driver_seg_8/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30     driver_seg_8/FSM_onehot_s_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30     driver_seg_8/FSM_onehot_s_state_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30     driver_seg_8/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30     driver_seg_8/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30     driver_seg_8/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27     driver_seg_8/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29     driver_seg_8/FSM_onehot_s_state_reg[13]/C



