$date
	Thu Nov  7 11:29:48 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux $end
$var wire 1 ! z $end
$var reg 1 " ic $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module A $end
$var wire 1 " ic $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
0!
$end
#10
1#
#20
1!
0"
#30
