/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [3:0] _01_;
  reg [11:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [24:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [25:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [15:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [8:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [6:0] celloutsig_0_54z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [8:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [5:0] celloutsig_0_67z;
  wire [6:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_1z[0] & celloutsig_0_2z[14]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z[1] & celloutsig_1_5z);
  assign celloutsig_0_25z = ~(celloutsig_0_19z & celloutsig_0_14z);
  assign celloutsig_1_7z = ~(celloutsig_1_5z | celloutsig_1_4z);
  assign celloutsig_0_29z = ~(celloutsig_0_8z[2] | celloutsig_0_21z[1]);
  assign celloutsig_0_45z = ~celloutsig_0_7z;
  assign celloutsig_0_23z = celloutsig_0_15z[5] | celloutsig_0_8z[2];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_2z[11:7], celloutsig_0_20z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_22z[0], celloutsig_0_65z, celloutsig_0_52z, celloutsig_0_41z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_0_22z[12:2], celloutsig_0_24z };
  assign celloutsig_0_7z = in_data[80:75] >= in_data[64:59];
  assign celloutsig_0_18z = celloutsig_0_2z[12:5] >= in_data[44:37];
  assign celloutsig_0_5z = ! in_data[22:15];
  assign celloutsig_0_19z = ! { celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_36z = { celloutsig_0_15z[17:1], celloutsig_0_23z } || { celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_49z = celloutsig_0_4z[6:0] || celloutsig_0_2z[15:9];
  assign celloutsig_0_24z = { celloutsig_0_2z[7:6], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_18z } || { in_data[94:91], celloutsig_0_18z };
  assign celloutsig_0_3z = { in_data[37:34], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } < { in_data[83:79], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_3z < celloutsig_1_1z[3:1];
  assign celloutsig_1_4z = celloutsig_1_0z[1] & ~(celloutsig_1_3z[2]);
  assign celloutsig_0_13z = celloutsig_0_6z & ~(celloutsig_0_5z);
  assign celloutsig_0_35z = { celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_7z } % { 1'h1, celloutsig_0_17z[2:0], celloutsig_0_33z };
  assign celloutsig_0_43z = { celloutsig_0_22z[13:6], celloutsig_0_7z } * { celloutsig_0_31z[5:2], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_54z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_14z } * celloutsig_0_43z[7:1];
  assign celloutsig_0_73z = { celloutsig_0_64z[3:2], _00_, celloutsig_0_59z, celloutsig_0_1z, _01_ } * { celloutsig_0_25z, celloutsig_0_45z, celloutsig_0_67z, celloutsig_0_67z, celloutsig_0_49z, celloutsig_0_65z };
  assign celloutsig_1_2z = { in_data[133:130], celloutsig_1_0z } * in_data[163:157];
  assign celloutsig_1_12z = { celloutsig_1_2z[5:1], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } * { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[17:15] * { in_data[31], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_12z[1], celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_10z } * { celloutsig_0_15z[11:7], celloutsig_0_15z[17:1], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_8z = celloutsig_0_0z ? celloutsig_0_4z[6:4] : { in_data[45], 1'h0, celloutsig_0_5z };
  assign celloutsig_0_15z[17:1] = celloutsig_0_4z[1] ? { celloutsig_0_8z, celloutsig_0_4z[11:2], 1'h1, celloutsig_0_4z[0], celloutsig_0_10z, celloutsig_0_10z } : { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_63z = { celloutsig_0_31z[2], celloutsig_0_11z, celloutsig_0_49z, celloutsig_0_45z, celloutsig_0_13z, celloutsig_0_0z } != celloutsig_0_32z[8:3];
  assign celloutsig_1_18z = celloutsig_1_2z[5:1] != { celloutsig_1_12z[11:10], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_44z = - _02_[11:5];
  assign celloutsig_0_12z = - in_data[52:50];
  assign celloutsig_0_38z = { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z } !== { celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_40z = { celloutsig_0_35z[5:0], celloutsig_0_6z, celloutsig_0_19z } !== { in_data[87:85], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_14z };
  assign celloutsig_0_10z = | { in_data[56:53], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_74z = | { celloutsig_0_68z, celloutsig_0_39z[5:2], celloutsig_0_35z, celloutsig_0_31z };
  assign celloutsig_0_11z = | { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z[4:1], celloutsig_0_0z };
  assign celloutsig_0_65z = ~^ { celloutsig_0_16z[5:4], celloutsig_0_59z, celloutsig_0_43z };
  assign celloutsig_0_20z = ^ { celloutsig_0_17z[1:0], celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_27z = ^ { in_data[19], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_39z = { celloutsig_0_26z[2:0], celloutsig_0_29z, _02_ } >> { in_data[89:75], celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_2z[13:4], celloutsig_0_0z, celloutsig_0_0z } >> in_data[67:56];
  assign celloutsig_1_9z = in_data[109:107] >> { celloutsig_1_3z[1:0], celloutsig_1_7z };
  assign celloutsig_0_26z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_25z } >> { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[89:74] >> { in_data[77:69], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[139:137] >> in_data[104:102];
  assign celloutsig_1_3z = celloutsig_1_2z[6:4] >> celloutsig_1_2z[4:2];
  assign celloutsig_0_64z = { celloutsig_0_2z[10:3], celloutsig_0_63z } >>> { celloutsig_0_16z[7:2], celloutsig_0_12z };
  assign celloutsig_1_1z = { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[125:124], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_31z = celloutsig_0_2z[6:0] >>> { celloutsig_0_2z[14], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_29z };
  assign celloutsig_0_67z = { celloutsig_0_30z[5:1], celloutsig_0_5z } - { celloutsig_0_53z, celloutsig_0_17z, celloutsig_0_36z };
  assign celloutsig_0_16z = { celloutsig_0_15z[9:4], celloutsig_0_8z } - celloutsig_0_15z[15:7];
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_0z } - celloutsig_0_1z;
  assign celloutsig_0_32z = { celloutsig_0_22z, celloutsig_0_24z } - { celloutsig_0_22z[21:3], celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z } ~^ { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_2z[9:7], celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_13z } ~^ _02_[9:4];
  assign celloutsig_0_68z = celloutsig_0_54z ^ { celloutsig_0_2z[3:2], celloutsig_0_38z, celloutsig_0_49z, celloutsig_0_45z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_33z = celloutsig_0_31z[4:2] ^ { celloutsig_0_32z[20], celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_0z = ~((in_data[27] & in_data[55]) | in_data[93]);
  assign celloutsig_0_41z = ~((celloutsig_0_5z & celloutsig_0_3z) | celloutsig_0_40z);
  assign celloutsig_0_42z = ~((celloutsig_0_14z & celloutsig_0_12z[2]) | celloutsig_0_26z[1]);
  assign celloutsig_0_52z = ~((in_data[83] & celloutsig_0_20z) | celloutsig_0_42z);
  assign celloutsig_0_53z = ~((celloutsig_0_7z & celloutsig_0_7z) | celloutsig_0_27z);
  assign celloutsig_0_14z = ~((celloutsig_0_13z & celloutsig_0_5z) | celloutsig_0_7z);
  assign celloutsig_0_59z = ~((celloutsig_0_44z[4] & celloutsig_0_42z) | (celloutsig_0_45z & celloutsig_0_40z));
  assign celloutsig_0_15z[0] = celloutsig_0_7z;
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_73z, celloutsig_0_74z };
endmodule
