// Seed: 195941538
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    output tri id_6,
    output supply1 id_7,
    input wand id_8,
    output wand id_9,
    output tri id_10
);
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri1 id_11,
    input supply0 id_12,
    output wire id_13,
    output wor id_14,
    output tri0 id_15,
    output wand id_16,
    output supply0 id_17,
    input wire id_18,
    input wand id_19,
    input tri id_20,
    input uwire id_21,
    input uwire id_22,
    input tri1 id_23,
    output wor id_24,
    output tri0 id_25,
    input uwire id_26,
    input uwire id_27,
    input wire id_28,
    input wand id_29,
    input supply1 id_30,
    input supply1 id_31,
    input supply1 id_32,
    input wand id_33,
    input tri0 id_34,
    input tri1 id_35,
    input wire id_36,
    input tri1 id_37,
    input tri0 id_38,
    input supply0 id_39,
    output tri1 id_40,
    input uwire id_41,
    input wire id_42,
    output wire id_43,
    input supply0 id_44,
    output supply1 id_45,
    input tri0 id_46
);
  always begin
    id_15 = id_18;
  end
  wire id_48;
  nand (
      id_9,
      id_35,
      id_36,
      id_22,
      id_42,
      id_18,
      id_30,
      id_32,
      id_7,
      id_5,
      id_26,
      id_20,
      id_46,
      id_12,
      id_33,
      id_34,
      id_19,
      id_41,
      id_39,
      id_31,
      id_29,
      id_37,
      id_6,
      id_8,
      id_3,
      id_38,
      id_11,
      id_1,
      id_21,
      id_2,
      id_44,
      id_27,
      id_48,
      id_23
  );
  module_0(
      id_34, id_11, id_35, id_12, id_21, id_17, id_9, id_40, id_1, id_9, id_9
  );
  wire id_49;
  wire id_50;
  assign id_43 = id_5;
endmodule
