[["Billion Transistor Chips in Mainstream Enterprise Platforms of the Future.", ["Dileep Bhandarkar"], "https://doi.org/10.1109/HPCA.2003.1183519", 0], ["Variability in Architectural Simulations of Multi-Threaded Workloads.", ["Alaa R. Alameldeen", "David A. Wood"], "https://doi.org/10.1109/HPCA.2003.1183520", 12], ["Mini-Threads: Increasing TLP on Small-Scale SMT Processors.", ["Joshua Redstone", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1109/HPCA.2003.1183521", 12], ["Front-End Policies for Improved Issue Efficiency in SMT Processors.", ["Ali El-Moursy", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2003.1183522", 10], ["Reconsidering Complex Branch Predictors.", ["Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2003.1183523", 10], ["Incorporating Predicate Information into Branch Predictors.", ["Beth Simon", "Brad Calder", "Jeanne Ferrante"], "https://doi.org/10.1109/HPCA.2003.1183524", 12], ["Dynamic Data Dependence Tracking and its Application to Branch Prediction.", ["Lei Chen", "Steve Dropsho", "David H. Albonesi"], "https://doi.org/10.1109/HPCA.2003.1183525", 12], ["Control Techniques to Eliminate Voltage Emergencies in High Performance Processors.", ["Russ Joseph", "David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2003.1183526", 12], ["Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks.", ["Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1109/HPCA.2003.1183527", 12], ["Power-Aware Control Speculation through Selective Throttling.", ["Juan L. Aragon", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2003.1183528", 10], ["Deterministic Clock Gating for Microprocessor Power Reduction.", ["Hai Li", "Swarup Bhunia", "Yiran Chen", "T. N. Vijaykumar", "Kaushik Roy"], "https://doi.org/10.1109/HPCA.2003.1183529", 10], ["Beyond Performance: Some (Other) Challenges for Systems Design.", ["Eric Kronstadt"], "https://doi.org/10.1109/HPCA.2003.1183531", 0], ["Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors.", ["Onur Mutlu", "Jared Stark", "Chris Wilkerson", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2003.1183532", 12], ["Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems.", ["Mariko Sakamoto", "Akira Katsuno", "Aiichiro Inoue", "Takeo Asakawa", "Haruhiko Ueno", "Kuniki Morita", "Yasunori Kimura"], "https://doi.org/10.1109/HPCA.2003.1183533", 12], ["Exploring the VLSI Scalability of Stream Processors.", ["Brucek Khailany", "William J. Dally", "Scott Rixner", "Ujval J. Kapasi", "John D. Owens", "Brian Towles"], "https://doi.org/10.1109/HPCA.2003.1183534", 12], ["Dynamic Optimization of Micro-Operations.", ["Brian Slechta", "David Crowe", "Brian Fahs", "Michael Fertig", "Gregory A. Muthler", "Justin Quek", "Francesco Spadini", "Sanjay J. Patel", "Steven Lumetta"], "https://doi.org/10.1109/HPCA.2003.1183535", 12], ["Slipstream Execution Mode for CMP-Based Multiprocessors.", ["Khaled Z. Ibrahim", "Gregory T. Byrd", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2003.1183536", 12], ["Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors.", ["Maria Jesus Garzaran", "Milos Prvulovic", "Jose Maria Llaberia", "Victor Vinals", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2003.1183537", 12], ["Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters.", ["Rosalia Christodoulopoulou", "Reza Azimi", "Angelos Bilas"], "https://doi.org/10.1109/HPCA.2003.1183538", 12], ["Memory System Behavior of Java-Based Middleware.", ["Martin Karlsson", "Kevin E. Moore", "Erik Hagersten", "David A. Wood"], "https://doi.org/10.1109/HPCA.2003.1183540", 12], ["Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services.", ["Kiran Nagaraja", "Neeraj Krishnan", "Ricardo Bianchini", "Richard P. Martin", "Thu D. Nguyen"], "https://doi.org/10.1109/HPCA.2003.1183541", 12], ["Hierarchical Backoff Locks for Nonuniform Communication Architectures.", ["Zoran Radovic", "Erik Hagersten"], "https://doi.org/10.1109/HPCA.2003.1183542", 12], ["Performance Enhancement Techniques for InfiniBand? Architecture.", ["Eun Jung Kim", "Ki Hwan Yum", "Chita R. Das", "Mazin S. Yousif", "Jose Duato"], "https://doi.org/10.1109/HPCA.2003.1183543", 10], ["The State of State.", ["Peter M. Kogge"], "https://doi.org/10.1109/HPCA.2003.1183544", 0], ["Catching Accurate Profiles in Hardwar.", ["Satish Narayanasamy", "Timothy Sherwood", "Suleyman Sair", "Brad Calder", "George Varghese"], "https://doi.org/10.1109/HPCA.2003.1183545", 12], ["A Statistically Rigorous Approach for Improving Simulation Methodology.", ["Joshua J. Yi", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2003.1183546", 11], ["Caches and Hash Trees for Efficient Memory Integrity Verification.", ["Blaise Gassend", "G. Edward Suh", "Dwaine E. Clarke", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1109/HPCA.2003.1183547", 12], ["Just Say No: Benefits of Early Cache Miss Determinatio.", ["Gokhan Memik", "Glenn Reinman", "William H. Mangione-Smith"], "https://doi.org/10.1109/HPCA.2003.1183548", 10], ["TCP: Tag Correlating Prefetchers.", ["Zhigang Hu", "Margaret Martonosi", "Stefanos Kaxiras"], "https://doi.org/10.1109/HPCA.2003.1183549", 10], ["Cost-Sensitive Cache Replacement Algorithms.", ["Jaeheon Jeong", "Michel Dubois"], "https://doi.org/10.1109/HPCA.2003.1183550", 11], ["Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture.", ["Michael Bedford Taylor", "Walter Lee", "Saman P. Amarasinghe", "Anant Agarwal"], "https://doi.org/10.1109/HPCA.2003.1183551", 13], ["Inter-Cluster Communication Models for Clustered VLIW Processors.", ["Andrei Terechko", "Erwan Le Thenaff", "Manish Garg", "Jos T. J. van Eijndhoven", "Henk Corporaal"], "https://doi.org/10.1109/HPCA.2003.1183552", 11], ["Active I/O Switches in System Area Networks.", ["Ming Hao", "Mark Heinrich"], "https://doi.org/10.1109/HPCA.2003.1183553", 12], ["A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns.", ["Wai Hong Ho", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2003.1183554", 12]]