#cell1 bshseli32_c CMOS schematic 26624 v7r5.6
# 27-May-92 15:35 27-May-92 15:35 dea9106 * .icn nChannelTransistor .sc
# nChannelTransistor .icn pChannelTransistor .sc pChannelTransistor .
V 4
 $H 2 10000 "Asheet" 1 ""; $B "Asheet" 1100 800; $D 2; D
"nChannelTransistor" "nChannelTransistor" 3 "gate" 0 0 1 "source" 30
-20 2 "drain" 30 20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
D "pChannelTransistor" "pChannelTransistor" 3 "gate" 0 0 1 "source" 30
20 2 "drain" 30 -20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
$N 12 "NLEFT" "VSS" "L" "VDD" "VSS" "R" "NNLEFT" "VSS1" "VDD" "VSS1"
"LEFT" "BULK"; $C 11; C 37 1 1; C 31 1 2; C 35 1 3; C 15 1 4; C
30 1 2; C 36 1 6; C 33 1 7; C 6 1 8; C 16 1 4; C 5 1 8; C 34 1
11; $J 8; J 2 "u4" 3 3 1 6 2 1 4 1 1 7 2 1 0 "54" 2 0 "1"; J 1 "u8"
3 2 1 2 3 1 7 1 1 1 2 1 0 "10" 2 0 "1"; J 1 "u2" 3 3 1 6 2 1 2 1 1 7
2 1 0 "27" 2 0 "1"; J 2 "u10" 3 2 1 4 3 1 7 1 1 1 2 1 0 "20" 2 0 "1"
; J 2 "u6" 3 2 1 4 1 1 1 3 1 3 2 1 0 "54" 2 0 "1"; J 1 "u7" 3 1 1 1 2
1 2 3 1 3 2 1 0 "27" 2 0 "1"; J 1 "u9" 3 3 1 1 1 1 11 2 1 2 2 1 0
"10" 2 0 "1"; J 2 "u11" 3 3 1 1 2 1 4 1 1 11 2 1 0 "20" 2 0 "1"; $I
8; I 2 "u4" "@" 700 300 0 22 2 1 0 "54" 2 0 "1"; I 1 "u8" "@" 560
260 0 22 2 1 0 "10" 2 0 "1"; I 1 "u2" "@" 700 260 0 22 2 1 0 "27" 2 0
"1"; I 2 "u10" "@" 560 300 0 22 2 1 0 "20" 2 0 "1"; I 2 "u6" "@" 630
380 0 22 2 1 0 "54" 2 0 "1"; I 1 "u7" "@" 630 340 0 22 2 1 0 "27" 2 0
"1"; I 1 "u9" "@" 490 340 0 22 2 1 0 "10" 2 0 "1"; I 2 "u11" "@" 490
380 0 22 2 1 0 "20" 2 0 "1"; $E 48; E 20200002 790 440 + 790 445
"nleft" 1 LB H 0 + 790 425 "" 1 LB H 0 37 0; E 20400002 630 340 1 6 1
; E 20400002 590 320 1 4 2; E 20400002 590 240 1 2 2; E 20400002 730
280 2 3 3 1 3; E 20000002 700 280 0; E 20200002 790 240 + 790 245
"vss" 1 LB H 0 + 790 225 "" 1 LB H 0 31 0; E 20000002 630 360 0; E
20200002 430 240 + 430 245 "vss" 1 LB H 0 + 430 225 "" 1 LB H 0 30 0;
E 20400002 660 320 1 6 2; E 20200002 680 220 + 680 225 "l" 1 LB H 0 +
680 205 "" 1 LB H 0 35 0; E 20200002 430 400 + 430 405 "vdd" 1 LB H 0
+ 430 385 "" 1 LB H 0 15 0; E 20400002 660 400 1 5 2; E 20000002 730
400 0; E 20000002 660 240 0; E 20000002 520 240 0; E 20400002 630
380 1 5 1; E 20200002 750 220 + 750 225 "r" 1 LB H 0 + 750 205 "" 1
LB H 0 36 0; E 20400002 730 240 1 3 2; E 20200002 790 420 + 790 425
"nnleft" 1 LB H 0 + 790 405 "" 1 LB H 0 33 0; E 20000002 610 280 0;
E 20000002 540 440 0; E 20000002 540 280 0; E 20200002 790 400 + 790
405 "vdd" 1 LB H 0 + 790 385 "" 1 LB H 0 16 0; E 20000002 580 280 0;
E 20000002 750 280 0; E 20400002 700 260 1 3 1; E 20400002 730 320 1
1 2; E 20000002 610 420 0; E 20400002 590 280 2 2 3 4 3; E 20000002
470 360 0; E 20000002 590 400 0; E 20000002 540 360 0; E 20000002
680 360 0; E 20400002 700 300 1 1 1; E 20400002 660 360 2 6 3 5 3;
E 20200002 450 460 + 450 465 "vss1" 1 LB H 0 + 450 445 "" 1 LB H 0 6 0
; E 20400002 560 260 1 2 1; E 20000002 560 280 0; E 20400002 560 300
1 4 1; E 20400002 520 360 2 7 3 8 3; E 20400002 520 400 1 8 2; E
20400002 490 380 1 8 1; E 20000002 490 360 0; E 20400002 490 340 1 7
1; E 20400002 520 320 1 7 2; E 20200002 790 460 + 790 465 "vss1" 1
LB H 0 + 790 445 "" 1 LB H 0 5 0; E 20200002 470 490 + 470 495 "left"
1 LB H 0 + 470 475 "" 1 LB H 0 34 0; $S 40; S 5 26 2; S 13 14 2; S
18 26 2; S 19 7 2; S 21 29 2; S 33 8 2; S 23 33 2; S 4 15 2; S
15 10 2; S 31 44 2; S 28 14 2; S 8 17 2; S 22 1 2; S 11 34 2; S
30 21 2; S 32 13 2; S 6 35 2; S 33 22 2; S 2 8 2; S 27 6 2; S 25
30 2; S 14 24 2; S 21 6 2; S 9 16 2; S 23 39 2; S 36 34 2; S 15
19 2; S 38 39 2; S 39 40 2; S 3 32 2; S 41 33 2; S 42 32 2; S 29
20 2; S 44 43 2; S 45 44 2; S 37 47 2; S 16 46 2; S 12 42 2; S
16 4 2; S 31 48 2; $Z;
