INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/LtoR_shiftreg_5bit_beh/LtoR_shiftreg_5bit_beh.srcs/sources_1/new/LtoR_shiftreg_5bit_beh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LtoR_shiftreg_5bit_beh
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/LtoR_shiftreg_5bit_beh/LtoR_shiftreg_5bit_beh.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
