#-----------------------------------------------------------
# Vivado v2014.3 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Fri Nov 21 18:57:10 2014
# Process ID: 4860
# Log file: C:/Users/Antonin/FPGA_project/Test/Test.runs/synth_1/display_test.vds
# Journal file: C:/Users/Antonin/FPGA_project/Test/Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display_test.tcl
