<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2708876</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Tue Nov 10 00:28:48 2020</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2019.2 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>1df77b122ba5468d9ff674a0cb595e5a</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>f03d33aceb0e51f68959d5791a9d8944</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>f03d33aceb0e51f68959d5791a9d8944</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcku040</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintexu</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffva1156</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i9-9980XE CPU @ 3.00GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>2999.999 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 18.04.5 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>67.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>16</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsrcwizard_specify_hdl_netlist_block_design=1</TD>
   <TD>addsrcwizard_specify_or_create_constraint_files=1</TD>
   <TD>addsrcwizard_specify_simulation_specific_hdl_files=1</TD>
   <TD>basedialog_cancel=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_ok=22</TD>
   <TD>basedialog_yes=1</TD>
   <TD>boardchooser_board_table=5</TD>
   <TD>boardchooser_name=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_messages=2</TD>
   <TD>cmdmsgdialog_ok=5</TD>
   <TD>codeview_toggle_column_selection_mode=8</TD>
   <TD>commandsinput_type_tcl_command_here=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>constraintschooserpanel_create_file=1</TD>
   <TD>coretreetablepanel_core_tree_table=3</TD>
   <TD>createconstraintsfilepanel_file_name=1</TD>
   <TD>createsrcfiledialog_file_name=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>createsrcfiledialog_file_type=3</TD>
   <TD>exploreaheadview_launch_selected_runs=3</TD>
   <TD>expruntreepanel_exp_run_tree_table=5</TD>
   <TD>filesetpanel_file_set_panel_tree=423</TD>
</TR><TR ALIGN='LEFT'>   <TD>findandreplacealldialog_close=2</TD>
   <TD>findandreplacealldialog_find=1</TD>
   <TD>findinfilesview_root=1</TD>
   <TD>flownavigatortreepanel_flow_navigator_tree=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>gettingstartedview_create_new_project=1</TD>
   <TD>gettingstartedview_open_project=2</TD>
   <TD>graphicalview_zoom_fit=9</TD>
   <TD>graphicalview_zoom_out=57</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_checkpoint=1</TD>
   <TD>mainmenumgr_edit=6</TD>
   <TD>mainmenumgr_export=1</TD>
   <TD>mainmenumgr_file=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_flow=8</TD>
   <TD>mainmenumgr_ip=1</TD>
   <TD>mainmenumgr_open_block_design=2</TD>
   <TD>mainmenumgr_project=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_reports=6</TD>
   <TD>mainmenumgr_settings=2</TD>
   <TD>mainmenumgr_text_editor=1</TD>
   <TD>mainmenumgr_tools=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_window=4</TD>
   <TD>msgtreepanel_message_view_tree=7</TD>
   <TD>pacodeview_copy=1</TD>
   <TD>pacommandnames_add_sources=20</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_update_hier=18</TD>
   <TD>pacommandnames_create_top_hdl=1</TD>
   <TD>pacommandnames_exit=1</TD>
   <TD>pacommandnames_find_in_files=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_find_in_files_window=1</TD>
   <TD>pacommandnames_generate_composite_file=2</TD>
   <TD>pacommandnames_replace_in_files=1</TD>
   <TD>pacommandnames_reset_composite_file=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_run_bitgen=2</TD>
   <TD>pacommandnames_save_rsb_design=1</TD>
   <TD>pacommandnames_simulation_live_break=15</TD>
   <TD>pacommandnames_simulation_live_restart=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_simulation_live_run_all=15</TD>
   <TD>pacommandnames_simulation_relaunch=19</TD>
   <TD>pacommandnames_simulation_run=2</TD>
   <TD>pacommandnames_simulation_run_behavioral=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_validate_rsb_design=1</TD>
   <TD>paviews_project_summary=2</TD>
   <TD>progressdialog_background=1</TD>
   <TD>projectnamechooser_project_name=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_copy=17</TD>
   <TD>rdicommands_custom_commands=2</TD>
   <TD>rdicommands_delete=3</TD>
   <TD>rdicommands_line_comment=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_paste=10</TD>
   <TD>rdicommands_save_file=82</TD>
   <TD>rdiviews_waveform_viewer=51</TD>
   <TD>removesourcesdialog_also_delete=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rsbexternalinterfaceproppanels_name=3</TD>
   <TD>rungadget_show_error=1</TD>
   <TD>simpleoutputproductdialog_generate_output_products_immediately=3</TD>
   <TD>simpleoutputproductdialog_reset_output_products=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationobjectspanel_simulation_objects_tree_table=28</TD>
   <TD>simulationscopespanel_simulate_scope_table=183</TD>
   <TD>srcchooserpanel_add_directories=3</TD>
   <TD>srcchooserpanel_add_hdl_and_netlist_files_to_your_project=12</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcchooserpanel_create_file=3</TD>
   <TD>srcfileproppanels_enabled=3</TD>
   <TD>srcmenu_ip_documentation=1</TD>
   <TD>srcmenu_ip_hierarchy=16</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_refresh_hierarchy=1</TD>
   <TD>systembuilderview_expand_collapse=4</TD>
   <TD>systembuilderview_pinning=2</TD>
   <TD>waveformnametree_waveform_name_tree=62</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=20</TD>
   <TD>coreview=1</TD>
   <TD>createtophdl=1</TD>
   <TD>customizecore=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>editdelete=21</TD>
   <TD>editpaste=1</TD>
   <TD>fileexit=1</TD>
   <TD>managecompositetargets=4</TD>
</TR><TR ALIGN='LEFT'>   <TD>newproject=1</TD>
   <TD>openproject=2</TD>
   <TD>recustomizecore=1</TD>
   <TD>runbitgen=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>runimplementation=2</TD>
   <TD>saversbdesign=1</TD>
   <TD>showview=3</TD>
   <TD>simulationbreak=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>simulationrelaunch=19</TD>
   <TD>simulationrestart=10</TD>
   <TD>simulationrun=6</TD>
   <TD>simulationrunall=15</TD>
</TR><TR ALIGN='LEFT'>   <TD>toolssettings=1</TD>
   <TD>ui.views.c.h.f=3</TD>
   <TD>validatersbdesign=1</TD>
   <TD>viewtaskprojectmanager=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=3</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=7</TD>
   <TD>export_simulation_ies=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=7</TD>
   <TD>export_simulation_questa=7</TD>
   <TD>export_simulation_riviera=7</TD>
   <TD>export_simulation_vcs=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=7</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=43</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=9</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=2</TD>
   <TD>totalsynthesisruns=2</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=5</TD>
    <TD>bufg_gt_sync=3</TD>
    <TD>bufgce=3</TD>
    <TD>carry8=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>diffinbuf=1</TD>
    <TD>fdce=31</TD>
    <TD>fdpe=155</TD>
    <TD>fdre=6771</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=442</TD>
    <TD>gnd=272</TD>
    <TD>gthe3_channel=1</TD>
    <TD>gthe3_common=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufctrl=2</TD>
    <TD>ibufds_gte3=1</TD>
    <TD>inbuf=1</TD>
    <TD>lut1=198</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=914</TD>
    <TD>lut3=1054</TD>
    <TD>lut4=1055</TD>
    <TD>lut5=1074</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=2560</TD>
    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=27</TD>
    <TD>ramb18e2=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2=8</TD>
    <TD>ramd32=196</TD>
    <TD>ramd64e=160</TD>
    <TD>rams32=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams64e=2</TD>
    <TD>srl16e=17</TD>
    <TD>vcc=243</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=5</TD>
    <TD>bufg_gt_sync=3</TD>
    <TD>bufgce=3</TD>
    <TD>carry8=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce=31</TD>
    <TD>fdpe=155</TD>
    <TD>fdre=6771</TD>
    <TD>fdse=442</TD>
</TR><TR ALIGN='LEFT'>    <TD>gnd=272</TD>
    <TD>gthe3_channel=1</TD>
    <TD>gthe3_common=1</TD>
    <TD>ibuf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=1</TD>
    <TD>ibufds_gte3=1</TD>
    <TD>lut1=198</TD>
    <TD>lut2=914</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3=1054</TD>
    <TD>lut4=1055</TD>
    <TD>lut5=1074</TD>
    <TD>lut6=2560</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme3_adv=1</TD>
    <TD>muxf7=27</TD>
    <TD>ram32m16=14</TD>
    <TD>ram64m8=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram64x1s=2</TD>
    <TD>ramb18e2=2</TD>
    <TD>ramb36e2=8</TD>
    <TD>srl16e=17</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=243</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=7</TD>
    <TD>bram_ports_newly_gated=6</TD>
    <TD>bram_ports_total=20</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=5978</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=17</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_clkrst_cnt=4</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>maxhierdepth=1</TD>
    <TD>numblks=7</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>numhlsblks=0</TD>
    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>numsysgenblks=0</TD>
    <TD>synth_mode=OOC_per_IP</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=mac_phy</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_data_fifo_v2_0_2_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclken_conv_mode=0</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000010011011</TD>
    <TD>c_axis_tdata_width=64</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tuser_width=1</TD>
    <TD>c_ecc_mode=0</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_depth=2048</TD>
    <TD>c_fifo_memory_type=auto</TD>
    <TD>c_fifo_mode=2</TD>
    <TD>c_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh=5</TD>
    <TD>c_prog_full_thresh=11</TD>
    <TD>c_synchronizer_stage=3</TD>
    <TD>c_use_adv_features=825765944</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axis_data_fifo</TD>
    <TD>x_ipproduct=Vivado 2019.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_4_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=8.000</TD>
    <TD>clkin2_period=10.000</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=tpu_transmit_clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=2</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000</TD>
    <TD>c_common_scaling_factor=1</TD>
    <TD>c_cpll_vco_frequency=2578.125</TD>
    <TD>c_enable_common_usrclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=100.00</TD>
    <TD>c_gt_rev=17</TD>
    <TD>c_gt_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=1</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=0</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=1</TD>
    <TD>c_pcie_coreclk_freq=250</TD>
    <TD>c_pcie_enable=0</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_k=00000000</TD>
    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=0</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_comma_m_enable=0</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=4</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_line_rate=10.3125</TD>
    <TD>c_rx_master_channel_idx=10</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=312.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_source=4</TD>
    <TD>c_rx_pll_type=0</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=156.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_slide_mode=0</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=2</TD>
    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=64</TD>
    <TD>c_rx_usrclk2_frequency=156.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_usrclk_frequency=312.5000000</TD>
    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_channels=1</TD>
    <TD>c_total_num_commons=0</TD>
    <TD>c_total_num_commons_example=1</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=1</TD>
    <TD>c_tx_data_encoding=4</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=32</TD>
    <TD>c_tx_line_rate=10.3125</TD>
    <TD>c_tx_master_channel_idx=10</TD>
    <TD>c_tx_outclk_bufg_gt_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=312.5000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=0</TD>
    <TD>c_tx_refclk_frequency=156.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=64</TD>
    <TD>c_tx_usrclk2_frequency=156.25</TD>
    <TD>c_tx_usrclk_frequency=312.5000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=0</TD>
    <TD>c_txprogdiv_freq_source=0</TD>
    <TD>c_txprogdiv_freq_val=312.5</TD>
    <TD>c_user_gtpowergood_delay_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2019.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>ten_gig_eth_mac_v15_1_7/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_32bit=false</TD>
    <TD>c_axilite_freq=200</TD>
    <TD>c_component_name=mac_phy_ten_gig_eth_mac_ch0_0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_core_speed=10</TD>
    <TD>c_family=kintexu</TD>
    <TD>c_has_management=true</TD>
    <TD>c_has_stats=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wan_support=false</TD>
    <TD>c_has_xgmii=false</TD>
    <TD>c_pfc=false</TD>
    <TD>c_rx_stats_width=29</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_vec_width=79</TD>
    <TD>c_tx_stats_width=25</TD>
    <TD>c_tx_tuser_width=1</TD>
    <TD>c_tx_vec_width=79</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_cntl_width=7</TD>
    <TD>c_user_data_width=63</TD>
    <TD>c_xgmii_cntl_width=7</TD>
    <TD>c_xgmii_data_width=63</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=ten_gig_eth_mac@2016.04(design_linking)</TD>
    <TD>x_ipname=ten_gig_eth_mac</TD>
    <TD>x_ipproduct=Vivado 2019.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=15.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>ten_gig_eth_pcs_pma_v6_0_16/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_1588=0</TD>
    <TD>c_component_name=mac_phy_ten_gig_eth_pcs_pma_ch0_0</TD>
    <TD>c_dclkrate=100.00</TD>
    <TD>c_family=kintexu</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_loc=X0Y10</TD>
    <TD>c_gtif_width=64</TD>
    <TD>c_gttype=2</TD>
    <TD>c_has_an=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_fec=false</TD>
    <TD>c_has_mdio=true</TD>
    <TD>c_is_32bit=false</TD>
    <TD>c_is_kr=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_no_ebuff=false</TD>
    <TD>c_refclk=clk0</TD>
    <TD>c_refclkrate=156</TD>
    <TD>c_speed10_25=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sub_core_name=mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt</TD>
    <TD>core_container=false</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=ten_gig_eth_pcs_pma_basekr@2015.04(design_linking)</TD>
    <TD>x_ipname=ten_gig_eth_pcs_pma</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=6.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlconstant_v1_1_6_xlconstant/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>const_val=0x1</TD>
    <TD>const_width=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=xlconstant</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2019.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_gray/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=1</TD>
    <TD>iptotal=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=1</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>sim_lossless_gray_chk=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=11</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init_sync_ff=1</TD>
    <TD>iptotal=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_sync_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=3</TD>
    <TD>init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>init_sync_ff=1</TD>
    <TD>iptotal=6</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_axis/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_data_width=84</TD>
    <TD>axis_final_data_width=84</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_sync_stages=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocking_mode=independent_clock</TD>
    <TD>core_container=NA</TD>
    <TD>ecc_mode=no_ecc</TD>
    <TD>en_adv_feature_axis=16&apos;b0001100000001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_axis_int=16&apos;b0001100000001000</TD>
    <TD>en_almost_empty_int=1&apos;b1</TD>
    <TD>en_almost_full_int=1&apos;b1</TD>
    <TD>en_data_valid_int=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_depth=2048</TD>
    <TD>fifo_memory_type=auto</TD>
    <TD>iptotal=2</TD>
    <TD>log_depth_axis=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_common_clock=0</TD>
    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=0</TD>
    <TD>p_pkt_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>packet_fifo=true</TD>
    <TD>pkt_size_lt8=1&apos;b0</TD>
    <TD>prog_empty_thresh=5</TD>
    <TD>prog_full_thresh=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_data_count_width=12</TD>
    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>tdata_offset=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>tdata_width=64</TD>
    <TD>tdest_offset=82</TD>
    <TD>tdest_width=1</TD>
    <TD>tid_offset=81</TD>
</TR><TR ALIGN='LEFT'>    <TD>tid_width=1</TD>
    <TD>tkeep_offset=80</TD>
    <TD>tstrb_offset=72</TD>
    <TD>tuser_max_width=4013</TD>
</TR><TR ALIGN='LEFT'>    <TD>tuser_offset=83</TD>
    <TD>tuser_width=1</TD>
    <TD>use_adv_features=825765944</TD>
    <TD>use_adv_features_int=825765944</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_data_count_width=12</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>wr_data_count_width=12</TD>
    <TD>both_stages_valid=3</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_dest_sync_ff=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>common_clock=0</TD>
    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>en_adv_feature=16&apos;b0001100000001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_ae=1&apos;b1</TD>
    <TD>en_af=1&apos;b1</TD>
    <TD>en_dvld=1&apos;b1</TD>
    <TD>en_of=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_pe=1&apos;b0</TD>
    <TD>en_pf=1&apos;b0</TD>
    <TD>en_rdc=1&apos;b0</TD>
    <TD>en_uf=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wack=1&apos;b0</TD>
    <TD>en_wdc=1&apos;b0</TD>
    <TD>enable_ecc=0</TD>
    <TD>fg_eq_asym_dout=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_mem_type=0</TD>
    <TD>fifo_memory_type=0</TD>
    <TD>fifo_read_depth=2048</TD>
    <TD>fifo_read_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_size=172032</TD>
    <TD>fifo_write_depth=2048</TD>
    <TD>full_reset_value=1</TD>
    <TD>full_rst_val=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>invalid=0</TD>
    <TD>iptotal=2</TD>
    <TD>pe_thresh_adj=3</TD>
    <TD>pe_thresh_max=2043</TD>
</TR><TR ALIGN='LEFT'>    <TD>pe_thresh_min=5</TD>
    <TD>pf_thresh_adj=9</TD>
    <TD>pf_thresh_max=2043</TD>
    <TD>pf_thresh_min=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_empty_thresh=5</TD>
    <TD>prog_full_thresh=11</TD>
    <TD>rd_data_count_width=12</TD>
    <TD>rd_dc_width_ext=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_latency=2</TD>
    <TD>rd_mode=1</TD>
    <TD>rd_pntr_width=11</TD>
    <TD>read_data_width=84</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_mode=1</TD>
    <TD>related_clocks=0</TD>
    <TD>remove_wr_rd_prot_logic=0</TD>
    <TD>sim_assert_chk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>stage1_valid=2</TD>
    <TD>stage2_valid=1</TD>
    <TD>use_adv_features=825765944</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>wakeup_time=0</TD>
    <TD>width_ratio=1</TD>
    <TD>wr_data_count_width=12</TD>
    <TD>wr_dc_width_ext=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_depth_log=11</TD>
    <TD>wr_pntr_width=11</TD>
    <TD>wr_rd_ratio=0</TD>
    <TD>wr_width_log=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width=84</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_data_width=84</TD>
    <TD>addr_width_a=11</TD>
    <TD>addr_width_b=11</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=84</TD>
    <TD>byte_write_width_b=84</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>iptotal=2</TD>
    <TD>max_num_char=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=0</TD>
    <TD>memory_size=172032</TD>
    <TD>memory_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>message_control=0</TD>
    <TD>num_char_loc=0</TD>
    <TD>p_ecc_mode=no_ecc</TD>
    <TD>p_enable_byte_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_enable_byte_write_b=0</TD>
    <TD>p_max_depth_data=2048</TD>
    <TD>p_memory_opt=yes</TD>
    <TD>p_memory_primitive=auto</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data=84</TD>
    <TD>p_min_width_data_a=84</TD>
    <TD>p_min_width_data_b=84</TD>
    <TD>p_min_width_data_ecc=84</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data_ldw=4</TD>
    <TD>p_min_width_data_shft=84</TD>
    <TD>p_num_cols_write_a=1</TD>
    <TD>p_num_cols_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_num_rows_read_a=1</TD>
    <TD>p_num_rows_read_b=1</TD>
    <TD>p_num_rows_write_a=1</TD>
    <TD>p_num_rows_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_sdp_write_mode=yes</TD>
    <TD>p_width_addr_lsb_read_a=0</TD>
    <TD>p_width_addr_lsb_read_b=0</TD>
    <TD>p_width_addr_lsb_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_lsb_write_b=0</TD>
    <TD>p_width_addr_read_a=11</TD>
    <TD>p_width_addr_read_b=11</TD>
    <TD>p_width_addr_write_a=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_write_b=11</TD>
    <TD>p_width_col_write_a=84</TD>
    <TD>p_width_col_write_b=84</TD>
    <TD>read_data_width_a=84</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=84</TD>
    <TD>read_latency_a=2</TD>
    <TD>read_latency_b=2</TD>
    <TD>read_reset_value_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>rsta_loop_iter=84</TD>
    <TD>rstb_loop_iter=84</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=84</TD>
    <TD>write_data_width_b=84</TD>
    <TD>write_mode_a=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_mode_b=2</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cfgbvs-1=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=1</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii=0</TD>
    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>ppds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rsds_25=0</TD>
    <TD>slvs_400_18=0</TD>
    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>sub_lvds=0</TD>
    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
    <TD>bufg_gt_sync_used=3</TD>
    <TD>bufg_gt_used=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=2</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>diffinbuf_functional_category=I/O</TD>
    <TD>diffinbuf_used=1</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=140</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=5396</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=422</TD>
    <TD>gthe3_channel_functional_category=Advanced</TD>
    <TD>gthe3_channel_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe3_common_functional_category=Advanced</TD>
    <TD>gthe3_common_used=1</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte3_functional_category=Advanced</TD>
    <TD>ibufds_gte3_used=1</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=171</TD>
    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=796</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=845</TD>
    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=842</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=955</TD>
    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=2234</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme3_adv_functional_category=Clock</TD>
    <TD>mmcme3_adv_used=1</TD>
    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=27</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2_functional_category=Block Ram</TD>
    <TD>ramb18e2_used=2</TD>
    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=168</TD>
    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams64e_functional_category=CLB</TD>
    <TD>rams64e_used=2</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=17</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xcku040-ffva1156-2-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=tpu_transmit</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:34s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=964.859MB</TD>
    <TD>memory_peak=2550.348MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>xsim</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-sim_mode=behavioral</TD>
    <TD>-sim_type=default::</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
