
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12872
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:21]
INFO: [Synth 8-3491] module 'countdown_timer' declared at 'C:/Users/256608/Documents/DE1/23_4/countdown_timer.vhd:5' bound to instance 'countdown_inst' of component 'countdown_timer' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:91]
INFO: [Synth 8-638] synthesizing module 'countdown_timer' [C:/Users/256608/Documents/DE1/23_4/countdown_timer.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'countdown_timer' (1#1) [C:/Users/256608/Documents/DE1/23_4/countdown_timer.vhd:18]
INFO: [Synth 8-3491] module 'pomodoro_timer' declared at 'C:/Users/256608/Documents/DE1/23_4/pomodoro_timer.vhd:5' bound to instance 'pomodoro_inst' of component 'pomodoro_timer' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:103]
INFO: [Synth 8-638] synthesizing module 'pomodoro_timer' [C:/Users/256608/Documents/DE1/23_4/pomodoro_timer.vhd:23]
WARNING: [Synth 8-614] signal 'work_count' is read in the process but is not in the sensitivity list [C:/Users/256608/Documents/DE1/23_4/pomodoro_timer.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'pomodoro_timer' (2#1) [C:/Users/256608/Documents/DE1/23_4/pomodoro_timer.vhd:23]
INFO: [Synth 8-3491] module 'clock_divider_1kHz' declared at 'C:/Users/256608/Documents/DE1/23_4/clock_divider_1kHz.vhd:5' bound to instance 'clk_div_inst' of component 'clock_divider_1kHz' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:120]
INFO: [Synth 8-638] synthesizing module 'clock_divider_1kHz' [C:/Users/256608/Documents/DE1/23_4/clock_divider_1kHz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clock_divider_1kHz' (3#1) [C:/Users/256608/Documents/DE1/23_4/clock_divider_1kHz.vhd:13]
INFO: [Synth 8-3491] module 'mux_4_seg' declared at 'C:/Users/256608/Documents/DE1/23_4/mux_4_seg.vhd:4' bound to instance 'mux_inst' of component 'mux_4_seg' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:128]
INFO: [Synth 8-638] synthesizing module 'mux_4_seg' [C:/Users/256608/Documents/DE1/23_4/mux_4_seg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mux_4_seg' (4#1) [C:/Users/256608/Documents/DE1/23_4/mux_4_seg.vhd:14]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/256608/Documents/DE1/23_4/bin2seg.vhd:4' bound to instance 'b2s0' of component 'bin2seg' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:144]
INFO: [Synth 8-638] synthesizing module 'bin2seg' [C:/Users/256608/Documents/DE1/23_4/bin2seg.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/256608/Documents/DE1/23_4/bin2seg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'bin2seg' (5#1) [C:/Users/256608/Documents/DE1/23_4/bin2seg.vhd:11]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/256608/Documents/DE1/23_4/bin2seg.vhd:4' bound to instance 'b2s1' of component 'bin2seg' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:145]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/256608/Documents/DE1/23_4/bin2seg.vhd:4' bound to instance 'b2s2' of component 'bin2seg' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:146]
INFO: [Synth 8-3491] module 'bin2seg' declared at 'C:/Users/256608/Documents/DE1/23_4/bin2seg.vhd:4' bound to instance 'b2s3' of component 'bin2seg' [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:147]
WARNING: [Synth 8-614] signal 'seg0' is read in the process but is not in the sensitivity list [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:150]
WARNING: [Synth 8-614] signal 'seg1' is read in the process but is not in the sensitivity list [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:150]
WARNING: [Synth 8-614] signal 'seg2' is read in the process but is not in the sensitivity list [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:150]
WARNING: [Synth 8-614] signal 'seg3' is read in the process but is not in the sensitivity list [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'top_level' (6#1) [C:/Users/256608/Documents/DE1/23_4/top_level.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 999.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/256608/Documents/DE1/23_4/23_4/23_4.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [C:/Users/256608/Documents/DE1/23_4/23_4/23_4.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/256608/Documents/DE1/23_4/23_4/23_4.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'pomodoro_timer'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'mux_4_seg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            work_running |                              001 |                              001
               work_done |                              010 |                              010
      long_break_running |                              011 |                              101
         long_break_done |                              100 |                              110
     short_break_running |                              101 |                              011
        short_break_done |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'pomodoro_timer'
WARNING: [Synth 8-327] inferring latch for variable 'running_reg' [C:/Users/256608/Documents/DE1/23_4/pomodoro_timer.vhd:69]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'mux_4_seg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 22    
	   3 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   7 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 999.812 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.621 ; gain = 2.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.621 ; gain = 2.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.621 ; gain = 2.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.621 ; gain = 2.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.621 ; gain = 2.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.621 ; gain = 2.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     5|
|4     |LUT3 |     2|
|5     |LUT6 |     5|
|6     |FDCE |     3|
|7     |FDRE |     8|
|8     |IBUF |     4|
|9     |OBUF |    19|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.621 ; gain = 2.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1002.621 ; gain = 2.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1002.621 ; gain = 2.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1014.711 ; gain = 14.898
INFO: [Common 17-1381] The checkpoint 'C:/Users/256608/Documents/DE1/23_4/23_4/23_4.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 15:51:11 2025...
