axi_bus.v,verilog,xil_defaultlib,../../../../lab4.srcs/sources_1/ip/axi_bus/sim/axi_bus.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
