<stg><name>cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config5></name>


<trans_list>

<trans id="264" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:0  %tmpinput_V = alloca [96 x i16], align 2

]]></Node>
<StgValue><ssdm name="tmpinput_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %i0_0 = phi i6 [ 0, %.preheader.preheader ], [ %i0, %.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="i0_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln151 = icmp eq i6 %i0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %i0 = add i6 %i0_0, 1

]]></Node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln151, label %.preheader22.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln153 = zext i6 %i0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %data_V_addr = getelementptr [32 x i16]* %data_V, i64 0, i64 %zext_ln153

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="5">
<![CDATA[
:5  %data_V_load = load i16* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="6">
<![CDATA[
:1  %zext_ln203 = zext i6 %i0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
:2  %tmp = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %i0_0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tmpinput_V_addr = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="tmpinput_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="5">
<![CDATA[
:5  %data_V_load = load i16* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:6  store i16 %data_V_load, i16* %tmpinput_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="6">
<![CDATA[
:7  %trunc_ln114 = trunc i6 %i0_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i2 [ 1, %0 ], [ %i1, %branch096 ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln154 = icmp eq i2 %i1_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln154, label %.preheader.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %xor_ln156 = xor i2 %i1_0, -1

]]></Node>
<StgValue><ssdm name="xor_ln156"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:1  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %xor_ln156, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln156 = zext i7 %tmp_9 to i8

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %add_ln156 = add i8 %zext_ln156, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
:4  %zext_ln156_2 = zext i8 %add_ln156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln156_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tmpinput_V_addr_6 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln156_2

]]></Node>
<StgValue><ssdm name="tmpinput_V_addr_6"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
:6  %tmp1_V = load i16* %tmpinput_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
:6  %tmp1_V = load i16* %tmpinput_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2">
<![CDATA[
:7  %trunc_ln157 = trunc i2 %i1_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln157"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %trunc_ln157, label %branch0, label %branch1

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
branch1:0  switch i5 %trunc_ln114, label %branch63 [
    i5 0, label %branch32
    i5 1, label %branch33
    i5 2, label %branch34
    i5 3, label %branch35
    i5 4, label %branch36
    i5 5, label %branch37
    i5 6, label %branch38
    i5 7, label %branch39
    i5 8, label %branch40
    i5 9, label %branch41
    i5 10, label %branch42
    i5 11, label %branch43
    i5 12, label %branch44
    i5 13, label %branch45
    i5 14, label %branch46
    i5 15, label %branch47
    i5 -16, label %branch48
    i5 -15, label %branch49
    i5 -14, label %branch50
    i5 -13, label %branch51
    i5 -12, label %branch52
    i5 -11, label %branch53
    i5 -10, label %branch54
    i5 -9, label %branch55
    i5 -8, label %branch56
    i5 -7, label %branch57
    i5 -6, label %branch58
    i5 -5, label %branch59
    i5 -4, label %branch60
    i5 -3, label %branch61
    i5 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln157"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch62:0  %DataOut_V_157 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_30, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_157"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch61:0  %DataOut_V_156 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_29, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_156"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch60:0  %DataOut_V_155 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_28, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_155"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch59:0  %DataOut_V_154 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_27, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_154"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch58:0  %DataOut_V_153 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_26, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_153"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch57:0  %DataOut_V_152 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_25, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_152"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch56:0  %DataOut_V_151 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_24, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_151"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch55:0  %DataOut_V_150 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_23, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_150"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch54:0  %DataOut_V_149 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_22, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_149"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch53:0  %DataOut_V_148 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_21, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_148"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch52:0  %DataOut_V_147 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_20, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_147"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch51:0  %DataOut_V_146 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_19, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_146"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch50:0  %DataOut_V_145 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_18, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_145"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch49:0  %DataOut_V_144 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_17, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_144"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch48:0  %DataOut_V_143 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_16, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_143"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch47:0  %DataOut_V_142 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_15, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_142"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch46:0  %DataOut_V_141 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_14, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_141"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch45:0  %DataOut_V_140 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_13, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_140"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch44:0  %DataOut_V_139 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_12, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_139"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch43:0  %DataOut_V_138 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_11, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_138"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch42:0  %DataOut_V_137 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_10, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_137"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch41:0  %DataOut_V_136 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_9, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_136"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch40:0  %DataOut_V_135 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_8, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_135"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch39:0  %DataOut_V_134 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_7, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_134"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch38:0  %DataOut_V_133 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_6, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_133"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch37:0  %DataOut_V_132 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_5, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_132"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch36:0  %DataOut_V_131 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_4, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_131"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch35:0  %DataOut_V_130 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_3, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_130"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch34:0  %DataOut_V_129 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_2, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_129"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch33:0  %DataOut_V_128 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_1, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_128"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch32:0  %DataOut_V_127 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_0, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_127"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch63:0  %DataOut_V_126 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_1_31, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_126"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="0"/>
<literal name="trunc_ln114" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
branch0:0  switch i5 %trunc_ln114, label %branch31 [
    i5 0, label %branch097
    i5 1, label %branch198
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
    i5 -3, label %branch29
    i5 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln157"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch30:0  %DataOut_V_125 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_30, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_125"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch29:0  %DataOut_V_124 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_29, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_124"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch28:0  %DataOut_V_123 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_28, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_123"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch27:0  %DataOut_V_122 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_27, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_122"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch26:0  %DataOut_V_121 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_26, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_121"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch25:0  %DataOut_V_120 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_25, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_120"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch24:0  %DataOut_V_119 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_24, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_119"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch23:0  %DataOut_V_118 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_23, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_118"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch22:0  %DataOut_V_117 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_22, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_117"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch21:0  %DataOut_V_116 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_21, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_116"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch20:0  %DataOut_V_115 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_20, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_115"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch19:0  %DataOut_V_114 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_19, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_114"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch18:0  %DataOut_V_113 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_18, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_113"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch17:0  %DataOut_V_112 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_17, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_112"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch16:0  %DataOut_V_111 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_16, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_111"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch15:0  %DataOut_V_110 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_15, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_110"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch14:0  %DataOut_V_109 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_14, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_109"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch13:0  %DataOut_V_108 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_13, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_108"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch12:0  %DataOut_V_107 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_12, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_107"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch11:0  %DataOut_V_106 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_11, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_106"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch10:0  %DataOut_V_105 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_10, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_105"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch9:0  %DataOut_V_104 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_9, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_104"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch8:0  %DataOut_V_103 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_8, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_103"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch7:0  %DataOut_V_102 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_7, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_102"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch6:0  %DataOut_V_101 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_6, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_101"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch5:0  %DataOut_V_100 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_5, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_100"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch4:0  %DataOut_V_99 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_4, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_99"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3:0  %DataOut_V_98 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_3, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_98"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch2:0  %DataOut_V_97 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_2, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_97"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch198:0  %DataOut_V_96 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_1, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_96"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch097:0  %DataOut_V_95 = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_0, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_95"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch097:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch31:0  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[32 x i16]P"(i16* getelementptr inbounds ([32 x i16]* @layer_in_row_Array_V_2_0_31, i64 0, i64 31), i16 %tmp1_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln157" val="1"/>
<literal name="trunc_ln114" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch096

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0" op_36_bw="16" op_37_bw="0" op_38_bw="16" op_39_bw="0" op_40_bw="16" op_41_bw="0" op_42_bw="16" op_43_bw="0" op_44_bw="16" op_45_bw="0" op_46_bw="16" op_47_bw="0" op_48_bw="16" op_49_bw="0" op_50_bw="16" op_51_bw="0" op_52_bw="16" op_53_bw="0" op_54_bw="16" op_55_bw="0" op_56_bw="16" op_57_bw="0" op_58_bw="16" op_59_bw="0" op_60_bw="16" op_61_bw="0" op_62_bw="16" op_63_bw="0" op_64_bw="16" op_65_bw="0" op_66_bw="16" op_67_bw="0" op_68_bw="16" op_69_bw="0" op_70_bw="16" op_71_bw="0" op_72_bw="16" op_73_bw="0" op_74_bw="16" op_75_bw="0" op_76_bw="16" op_77_bw="0" op_78_bw="16" op_79_bw="0" op_80_bw="16" op_81_bw="0" op_82_bw="16" op_83_bw="0" op_84_bw="16" op_85_bw="0" op_86_bw="16" op_87_bw="0" op_88_bw="16" op_89_bw="0" op_90_bw="16" op_91_bw="0" op_92_bw="16" op_93_bw="0" op_94_bw="16" op_95_bw="0" op_96_bw="16" op_97_bw="0" op_98_bw="16" op_99_bw="0" op_100_bw="16" op_101_bw="0" op_102_bw="16" op_103_bw="0" op_104_bw="16" op_105_bw="0" op_106_bw="16" op_107_bw="0" op_108_bw="16" op_109_bw="0" op_110_bw="16" op_111_bw="0" op_112_bw="16" op_113_bw="0" op_114_bw="16" op_115_bw="0" op_116_bw="16" op_117_bw="0" op_118_bw="16" op_119_bw="0" op_120_bw="16" op_121_bw="0" op_122_bw="16" op_123_bw="0" op_124_bw="16" op_125_bw="0" op_126_bw="16" op_127_bw="0">
<![CDATA[
branch096:0  %DataOut_V_0 = phi i16 [ %DataOut_V, %branch31 ], [ %DataOut_V_125, %branch30 ], [ %DataOut_V_124, %branch29 ], [ %DataOut_V_123, %branch28 ], [ %DataOut_V_122, %branch27 ], [ %DataOut_V_121, %branch26 ], [ %DataOut_V_120, %branch25 ], [ %DataOut_V_119, %branch24 ], [ %DataOut_V_118, %branch23 ], [ %DataOut_V_117, %branch22 ], [ %DataOut_V_116, %branch21 ], [ %DataOut_V_115, %branch20 ], [ %DataOut_V_114, %branch19 ], [ %DataOut_V_113, %branch18 ], [ %DataOut_V_112, %branch17 ], [ %DataOut_V_111, %branch16 ], [ %DataOut_V_110, %branch15 ], [ %DataOut_V_109, %branch14 ], [ %DataOut_V_108, %branch13 ], [ %DataOut_V_107, %branch12 ], [ %DataOut_V_106, %branch11 ], [ %DataOut_V_105, %branch10 ], [ %DataOut_V_104, %branch9 ], [ %DataOut_V_103, %branch8 ], [ %DataOut_V_102, %branch7 ], [ %DataOut_V_101, %branch6 ], [ %DataOut_V_100, %branch5 ], [ %DataOut_V_99, %branch4 ], [ %DataOut_V_98, %branch3 ], [ %DataOut_V_97, %branch2 ], [ %DataOut_V_96, %branch198 ], [ %DataOut_V_95, %branch097 ], [ %DataOut_V_126, %branch63 ], [ %DataOut_V_157, %branch62 ], [ %DataOut_V_156, %branch61 ], [ %DataOut_V_155, %branch60 ], [ %DataOut_V_154, %branch59 ], [ %DataOut_V_153, %branch58 ], [ %DataOut_V_152, %branch57 ], [ %DataOut_V_151, %branch56 ], [ %DataOut_V_150, %branch55 ], [ %DataOut_V_149, %branch54 ], [ %DataOut_V_148, %branch53 ], [ %DataOut_V_147, %branch52 ], [ %DataOut_V_146, %branch51 ], [ %DataOut_V_145, %branch50 ], [ %DataOut_V_144, %branch49 ], [ %DataOut_V_143, %branch48 ], [ %DataOut_V_142, %branch47 ], [ %DataOut_V_141, %branch46 ], [ %DataOut_V_140, %branch45 ], [ %DataOut_V_139, %branch44 ], [ %DataOut_V_138, %branch43 ], [ %DataOut_V_137, %branch42 ], [ %DataOut_V_136, %branch41 ], [ %DataOut_V_135, %branch40 ], [ %DataOut_V_134, %branch39 ], [ %DataOut_V_133, %branch38 ], [ %DataOut_V_132, %branch37 ], [ %DataOut_V_131, %branch36 ], [ %DataOut_V_130, %branch35 ], [ %DataOut_V_129, %branch34 ], [ %DataOut_V_128, %branch33 ], [ %DataOut_V_127, %branch32 ]

]]></Node>
<StgValue><ssdm name="DataOut_V_0"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch096:1  %sub_ln158 = sub i2 -2, %i1_0

]]></Node>
<StgValue><ssdm name="sub_ln158"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
branch096:2  %tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %sub_ln158, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="7">
<![CDATA[
branch096:3  %zext_ln203_6 = zext i7 %tmp_11 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch096:4  %add_ln203 = add i8 %zext_ln203, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
branch096:5  %zext_ln203_7 = zext i8 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch096:6  %tmpinput_V_addr_8 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="tmpinput_V_addr_8"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
branch096:7  store i16 %DataOut_V_0, i16* %tmpinput_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch096:8  %i1 = add i2 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch096:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader22:0  %i0_0_i = phi i2 [ %i0_2, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="i0_0_i"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader22:1  %icmp_ln122 = icmp eq i2 %i0_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader22:3  %i0_2 = add i2 %i0_0_i, 1

]]></Node>
<StgValue><ssdm name="i0_2"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:4  br i1 %icmp_ln122, label %.preheader21.preheader, label %.preheader5.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="2">
<![CDATA[
.preheader5.preheader.i:0  %trunc_ln126 = trunc i2 %i0_0_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
.preheader5.preheader.i:1  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln126, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="6">
<![CDATA[
.preheader5.preheader.i:2  %zext_ln126_8 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln126_8"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.preheader.i:3  %add_ln126 = add i7 32, %zext_ln126_8

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.i:4  br label %.preheader5.i

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5.i:0  %i1_0_i = phi i2 [ 0, %.preheader5.preheader.i ], [ %i1_4, %.preheader5.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5.i:1  %icmp_ln124 = icmp eq i2 %i1_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.i:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5.i:3  %i1_4 = add i2 %i1_0_i, 1

]]></Node>
<StgValue><ssdm name="i1_4"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.i:4  br i1 %icmp_ln124, label %.preheader22.loopexit, label %.preheader4.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
.preheader4.preheader.i:0  %shl_ln126_3 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %i1_0_i, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln126_3"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="9">
<![CDATA[
.preheader4.preheader.i:1  %zext_ln126_9 = zext i9 %shl_ln126_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln126_9"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader4.preheader.i:2  %shl_ln126_4 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %i1_0_i, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln126_4"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="7">
<![CDATA[
.preheader4.preheader.i:3  %zext_ln126_10 = zext i7 %shl_ln126_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln126_10"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4.preheader.i:4  %sub_ln126 = sub i10 %zext_ln126_9, %zext_ln126_10

]]></Node>
<StgValue><ssdm name="sub_ln126"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.i:5  br label %.preheader4.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.loopexit:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader4.i:0  %i2_0_i = phi i6 [ %i2_2, %3 ], [ 0, %.preheader4.preheader.i ]

]]></Node>
<StgValue><ssdm name="i2_0_i"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="6">
<![CDATA[
.preheader4.i:1  %zext_ln125 = zext i6 %i2_0_i to i7

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4.i:2  %icmp_ln125 = icmp eq i6 %i2_0_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.i:3  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4.i:4  %i2_2 = add i6 %i2_0_i, 1

]]></Node>
<StgValue><ssdm name="i2_2"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.i:5  br i1 %icmp_ln125, label %.preheader5.i.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln126_5 = add i7 %zext_ln126_8, %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln126_5"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="7">
<![CDATA[
:1  %zext_ln126_11 = zext i7 %add_ln126_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln126_11"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln126_6 = add i10 %zext_ln126_11, %sub_ln126

]]></Node>
<StgValue><ssdm name="add_ln126_6"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %add_ln126_7 = add i7 %add_ln126, %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln126_7"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="7">
<![CDATA[
:6  %zext_ln126_12 = zext i7 %add_ln126_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln126_12"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %add_ln126_8 = add i10 %zext_ln126_12, %sub_ln126

]]></Node>
<StgValue><ssdm name="add_ln126_8"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="10">
<![CDATA[
:8  %sext_ln126_2 = sext i10 %add_ln126_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln126_2"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
:9  %zext_ln126_3 = zext i32 %sext_ln126_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln126_3"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %output_V_addr = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln126_3

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="9">
<![CDATA[
:11  %output_V_load = load i16* %output_V_addr, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.i.loopexit:0  br label %.preheader5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="10">
<![CDATA[
:3  %sext_ln126 = sext i10 %add_ln126_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
:4  %zext_ln126 = zext i32 %sext_ln126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="9">
<![CDATA[
:11  %output_V_load = load i16* %output_V_addr, align 2

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %output_V_addr_4 = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="output_V_addr_4"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:13  store i16 %output_V_load, i16* %output_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader4.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader21:0  %i11_0_i = phi i2 [ %i1_3, %.preheader21.loopexit ], [ 0, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="i11_0_i"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21:1  %icmp_ln131 = icmp eq i2 %i11_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader21:3  %i1_3 = add i2 %i11_0_i, 1

]]></Node>
<StgValue><ssdm name="i1_3"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %icmp_ln131, label %"shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>.exit", label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
.preheader.preheader.i:0  %shl_ln3 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %i11_0_i, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader.preheader.i:1  %shl_ln134_2 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %i11_0_i, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln134_2"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="7">
<![CDATA[
.preheader.preheader.i:2  %zext_ln134_4 = zext i7 %shl_ln134_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln134_4"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i:3  %sub_ln134 = sub i9 %shl_ln3, %zext_ln134_4

]]></Node>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader.i:4  %zext_ln133 = zext i7 %shl_ln134_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0">
<![CDATA[
shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln162"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.i:0  %i22_0_i = phi i6 [ %i2, %4 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="i22_0_i"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i:1  %icmp_ln133 = icmp eq i6 %i22_0_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i:3  %i2 = add i6 %i22_0_i, 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln133, label %.preheader21.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:0  %or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i22_0_i)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln134_5 = zext i7 %or_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln134_5"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln134 = add i9 %sub_ln134, %zext_ln134_5

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="6">
<![CDATA[
:4  %zext_ln203_8 = zext i6 %i22_0_i to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln203_2 = add i8 %zext_ln133, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln203_9 = zext i8 %add_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %tmpinput_V_addr_7 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="tmpinput_V_addr_7"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="7">
<![CDATA[
:8  %tmpinput_V_load = load i16* %tmpinput_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="tmpinput_V_load"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.loopexit:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln134 = zext i9 %add_ln134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="7">
<![CDATA[
:8  %tmpinput_V_load = load i16* %tmpinput_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="tmpinput_V_load"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_V_addr11 = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="output_V_addr11"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:10  store i16 %tmpinput_V_load, i16* %output_V_addr11, align 2

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
