set PROJECT_PATH	"../HDL_Lab"                     #Give project path here
set REP_PATH		"/HDL_Lab/reports"
set TOP_LEVEL_MODULE	"top"

set FILE_LIST	{alu.v decode.v execute.v fetch.v top.v regfile.v writeback.v }  # Include all RTL files here needed for synthesis. Dont include testbenches


