
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v
# synth_design -part xc7z020clg484-3 -top scl_h_fltr -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top scl_h_fltr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 113828 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 245420 ; free virtual = 313979
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'scl_h_fltr' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:2]
INFO: [Synth 8-6157] synthesizing module 'sh_reg_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:97]
INFO: [Synth 8-6155] done synthesizing module 'sh_reg_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:97]
INFO: [Synth 8-6155] done synthesizing module 'scl_h_fltr' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245308 ; free virtual = 313867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245302 ; free virtual = 313862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 245302 ; free virtual = 313862
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 245309 ; free virtual = 313869
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module scl_h_fltr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 13    
Module sh_reg_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'buff_out_reg_22_reg[7:0]' into 'ints_sh_reg_2_2/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:77]
INFO: [Synth 8-4471] merging register 'buff_out_reg_21_reg[7:0]' into 'ints_sh_reg_2_1/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:76]
INFO: [Synth 8-4471] merging register 'buff_out_reg_46_reg[7:0]' into 'ints_sh_reg_4_6/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:74]
INFO: [Synth 8-4471] merging register 'buff_out_reg_42_reg[7:0]' into 'ints_sh_reg_4_2/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:70]
INFO: [Synth 8-4471] merging register 'buff_out_reg_41_reg[7:0]' into 'ints_sh_reg_4_1/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:69]
INFO: [Synth 8-4471] merging register 'buff_out_reg_44_reg[7:0]' into 'ints_sh_reg_4_4/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:72]
INFO: [Synth 8-4471] merging register 'buff_out_reg_45_reg[7:0]' into 'ints_sh_reg_4_5/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:73]
INFO: [Synth 8-4471] merging register 'buff_out_reg_43_reg[7:0]' into 'ints_sh_reg_4_3/dout_1_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v:71]
INFO: [Synth 8-3886] merging instance 'add_4_tmp_5_reg[0]' (FDR) to 'add_2_tmp_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_4_tmp_5_reg[1]' (FDR) to 'add_2_tmp_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_4_tmp_5_reg[10]' (FDR) to 'add_2_tmp_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_4_tmp_5_reg[11]' (FDR) to 'add_2_tmp_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_2_tmp_2_reg[0]' (FDR) to 'add_2_tmp_2_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_2_tmp_2_reg[9] )
INFO: [Synth 8-3886] merging instance 'add_4_tmp_2_reg[0]' (FD) to 'add_4_tmp_3_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_4_tmp_3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.891 ; gain = 200.250 ; free physical = 244845 ; free virtual = 313406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1673.891 ; gain = 200.250 ; free physical = 244827 ; free virtual = 313388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.898 ; gain = 209.258 ; free physical = 244840 ; free virtual = 313402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 244816 ; free virtual = 313377
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 244815 ; free virtual = 313377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 244814 ; free virtual = 313376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 244814 ; free virtual = 313376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 244814 ; free virtual = 313375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 244814 ; free virtual = 313375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    30|
|2     |LUT2   |    86|
|3     |FDRE   |   230|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   346|
|2     |  ints_sh_reg_2_0 |sh_reg_1   |     8|
|3     |  ints_sh_reg_2_1 |sh_reg_1_0 |    19|
|4     |  ints_sh_reg_2_2 |sh_reg_1_1 |     8|
|5     |  ints_sh_reg_4_0 |sh_reg_1_2 |     8|
|6     |  ints_sh_reg_4_1 |sh_reg_1_3 |    19|
|7     |  ints_sh_reg_4_2 |sh_reg_1_4 |    19|
|8     |  ints_sh_reg_4_3 |sh_reg_1_5 |    30|
|9     |  ints_sh_reg_4_4 |sh_reg_1_6 |     8|
|10    |  ints_sh_reg_4_5 |sh_reg_1_7 |     8|
|11    |  ints_sh_reg_4_6 |sh_reg_1_8 |     8|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 244813 ; free virtual = 313374
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.902 ; gain = 209.262 ; free physical = 244813 ; free virtual = 313374
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.906 ; gain = 209.262 ; free physical = 244822 ; free virtual = 313384
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.078 ; gain = 0.000 ; free physical = 244353 ; free virtual = 312914
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1778.078 ; gain = 304.535 ; free physical = 244412 ; free virtual = 312974
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2405.766 ; gain = 627.688 ; free physical = 243896 ; free virtual = 312457
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.766 ; gain = 0.000 ; free physical = 243895 ; free virtual = 312457
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2429.777 ; gain = 0.000 ; free physical = 243890 ; free virtual = 312454
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2530.039 ; gain = 0.004 ; free physical = 243846 ; free virtual = 312408

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1b15a47ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243846 ; free virtual = 312408

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b15a47ef

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243774 ; free virtual = 312337
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f23ecf6e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243774 ; free virtual = 312337
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 107635c33

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243772 ; free virtual = 312335
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 107635c33

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243771 ; free virtual = 312334
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15da10eb8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243763 ; free virtual = 312326
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15da10eb8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243766 ; free virtual = 312329
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243766 ; free virtual = 312329
Ending Logic Optimization Task | Checksum: 15da10eb8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243765 ; free virtual = 312328

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15da10eb8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243762 ; free virtual = 312325

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15da10eb8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243762 ; free virtual = 312325

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243762 ; free virtual = 312325
Ending Netlist Obfuscation Task | Checksum: 15da10eb8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.039 ; gain = 0.000 ; free physical = 243761 ; free virtual = 312324
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2530.039 ; gain = 0.004 ; free physical = 243762 ; free virtual = 312325
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 15da10eb8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module scl_h_fltr ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2562.035 ; gain = 0.000 ; free physical = 243744 ; free virtual = 312307
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2571.023 ; gain = 8.988 ; free physical = 243723 ; free virtual = 312286
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.362 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2573.023 ; gain = 10.988 ; free physical = 243726 ; free virtual = 312289
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2760.199 ; gain = 189.176 ; free physical = 243716 ; free virtual = 312279
Power optimization passes: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2760.199 ; gain = 198.164 ; free physical = 243716 ; free virtual = 312279

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243744 ; free virtual = 312306


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design scl_h_fltr ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 5 accepted clusters 5

Number of Slice Registers augmented: 0 newly gated: 3 Total: 230
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/8 RAMS dropped: 0/0 Clusters dropped: 0/5 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 8bbcde08

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243677 ; free virtual = 312240
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 8bbcde08
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2760.199 ; gain = 230.160 ; free physical = 243745 ; free virtual = 312308
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28600328 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c93e1ca6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243773 ; free virtual = 312336
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: c93e1ca6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243772 ; free virtual = 312335
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: c93e1ca6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243770 ; free virtual = 312333
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: c93e1ca6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243777 ; free virtual = 312340
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c93e1ca6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243784 ; free virtual = 312347

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243784 ; free virtual = 312347
Ending Netlist Obfuscation Task | Checksum: c93e1ca6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 243784 ; free virtual = 312347
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244919 ; free virtual = 313481
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15161767

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244919 ; free virtual = 313481
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244917 ; free virtual = 313479

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4a9cef9c

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244913 ; free virtual = 313476

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9d01a36c

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244909 ; free virtual = 313472

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9d01a36c

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244909 ; free virtual = 313472
Phase 1 Placer Initialization | Checksum: 9d01a36c

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244909 ; free virtual = 313472

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5108b4ac

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244899 ; free virtual = 313462

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244884 ; free virtual = 313444

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 8a37ec0c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244954 ; free virtual = 313514
Phase 2 Global Placement | Checksum: fc595180

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244975 ; free virtual = 313535

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fc595180

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 244977 ; free virtual = 313537

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10ca6a231

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245006 ; free virtual = 313565

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11808dc36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245009 ; free virtual = 313569

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cc7498a9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245011 ; free virtual = 313571

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11c08bd53

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314197

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 173a858a5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245695 ; free virtual = 314255

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1983c1b20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245725 ; free virtual = 314285
Phase 3 Detail Placement | Checksum: 1983c1b20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245754 ; free virtual = 314314

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17b21a88e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17b21a88e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246065 ; free virtual = 314625
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.423. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d035b6c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246066 ; free virtual = 314626
Phase 4.1 Post Commit Optimization | Checksum: 1d035b6c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246065 ; free virtual = 314625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d035b6c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246068 ; free virtual = 314628

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d035b6c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246068 ; free virtual = 314628

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246068 ; free virtual = 314628
Phase 4.4 Final Placement Cleanup | Checksum: 19aaede8b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246068 ; free virtual = 314628
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19aaede8b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246068 ; free virtual = 314628
Ending Placer Task | Checksum: e0188c9d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246087 ; free virtual = 314647
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246087 ; free virtual = 314647
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246058 ; free virtual = 314618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246043 ; free virtual = 314603
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 246021 ; free virtual = 314583
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cb027536 ConstDB: 0 ShapeSum: 15161767 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "nd" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nd". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_in_2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_in_2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 17ab033a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245444 ; free virtual = 314006
Post Restoration Checksum: NetGraph: a6012547 NumContArr: d4af0e5d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17ab033a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245437 ; free virtual = 313999

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17ab033a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313979

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17ab033a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313979
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 191450a56

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313970
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.470  | TNS=0.000  | WHS=0.117  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 11adb7949

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245406 ; free virtual = 313968

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24797eebd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245390 ; free virtual = 313952

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.417  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15053b7ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313947
Phase 4 Rip-up And Reroute | Checksum: 15053b7ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313947

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15053b7ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313947

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15053b7ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313947
Phase 5 Delay and Skew Optimization | Checksum: 15053b7ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245385 ; free virtual = 313947

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 185eafeba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245383 ; free virtual = 313945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.417  | TNS=0.000  | WHS=0.148  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 185eafeba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245383 ; free virtual = 313945
Phase 6 Post Hold Fix | Checksum: 185eafeba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245382 ; free virtual = 313944

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0155328 %
  Global Horizontal Routing Utilization  = 0.0203685 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d5629c2b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245377 ; free virtual = 313939

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d5629c2b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245375 ; free virtual = 313937

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b30ac8dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245371 ; free virtual = 313933

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.417  | TNS=0.000  | WHS=0.148  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b30ac8dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245379 ; free virtual = 313941
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245418 ; free virtual = 313980

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313978
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245415 ; free virtual = 313976
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245401 ; free virtual = 313964
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.199 ; gain = 0.000 ; free physical = 245388 ; free virtual = 313951
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2786.645 ; gain = 0.000 ; free physical = 245498 ; free virtual = 314060
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:31:49 2022...
