Fitter report for date
Wed Jul 03 18:13:44 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Jul 03 18:13:44 2019       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; date                                        ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,123 / 6,272 ( 66 % )                      ;
;     Total combinational functions  ; 4,077 / 6,272 ( 65 % )                      ;
;     Dedicated logic registers      ; 594 / 6,272 ( 9 % )                         ;
; Total registers                    ; 594                                         ;
; Total pins                         ; 42 / 92 ( 46 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Auto Delay Chains                                                          ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  30.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; rw         ; Missing drive strength and slew rate ;
; rs         ; Missing drive strength and slew rate ;
; en         ; Missing drive strength and slew rate ;
; data[0]    ; Missing drive strength and slew rate ;
; data[1]    ; Missing drive strength and slew rate ;
; data[2]    ; Missing drive strength and slew rate ;
; data[3]    ; Missing drive strength and slew rate ;
; data[4]    ; Missing drive strength and slew rate ;
; data[5]    ; Missing drive strength and slew rate ;
; data[6]    ; Missing drive strength and slew rate ;
; data[7]    ; Missing drive strength and slew rate ;
; led[0]     ; Missing drive strength and slew rate ;
; led[1]     ; Missing drive strength and slew rate ;
; led[2]     ; Missing drive strength and slew rate ;
; led[3]     ; Missing drive strength and slew rate ;
; led[4]     ; Missing drive strength and slew rate ;
; led[5]     ; Missing drive strength and slew rate ;
; led[6]     ; Missing drive strength and slew rate ;
; led[7]     ; Missing drive strength and slew rate ;
; beep       ; Missing drive strength and slew rate ;
; sel[0]     ; Missing drive strength and slew rate ;
; sel[1]     ; Missing drive strength and slew rate ;
; sel[2]     ; Missing drive strength and slew rate ;
; sel[3]     ; Missing drive strength and slew rate ;
; sel[4]     ; Missing drive strength and slew rate ;
; sel[5]     ; Missing drive strength and slew rate ;
; seg_led[0] ; Missing drive strength and slew rate ;
; seg_led[1] ; Missing drive strength and slew rate ;
; seg_led[2] ; Missing drive strength and slew rate ;
; seg_led[3] ; Missing drive strength and slew rate ;
; seg_led[4] ; Missing drive strength and slew rate ;
; seg_led[5] ; Missing drive strength and slew rate ;
; seg_led[6] ; Missing drive strength and slew rate ;
; seg_led[7] ; Missing drive strength and slew rate ;
; dq         ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 4775 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 4775 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4765    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/A/Desktop/data2222222/output_files/date.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 4,123 / 6,272 ( 66 % ) ;
;     -- Combinational with no register       ; 3529                   ;
;     -- Register only                        ; 46                     ;
;     -- Combinational with a register        ; 548                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 1103                   ;
;     -- 3 input functions                    ; 960                    ;
;     -- <=2 input functions                  ; 2014                   ;
;     -- Register only                        ; 46                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 2862                   ;
;     -- arithmetic mode                      ; 1215                   ;
;                                             ;                        ;
; Total registers*                            ; 594 / 6,684 ( 9 % )    ;
;     -- Dedicated logic registers            ; 594 / 6,272 ( 9 % )    ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 302 / 392 ( 77 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 42 / 92 ( 46 % )       ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )         ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; Global signals                              ; 6                      ;
; M9Ks                                        ; 0 / 30 ( 0 % )         ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )         ;
; PLLs                                        ; 0 / 2 ( 0 % )          ;
; Global clocks                               ; 6 / 10 ( 60 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 7% / 6% / 8%           ;
; Peak interconnect usage (total/H/V)         ; 14% / 14% / 14%        ;
; Maximum fan-out                             ; 378                    ;
; Highest non-global fan-out                  ; 154                    ;
; Total fan-out                               ; 12844                  ;
; Average fan-out                             ; 2.67                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 4123 / 6272 ( 66 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 3529                 ; 0                              ;
;     -- Register only                        ; 46                   ; 0                              ;
;     -- Combinational with a register        ; 548                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1103                 ; 0                              ;
;     -- 3 input functions                    ; 960                  ; 0                              ;
;     -- <=2 input functions                  ; 2014                 ; 0                              ;
;     -- Register only                        ; 46                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 2862                 ; 0                              ;
;     -- arithmetic mode                      ; 1215                 ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 594                  ; 0                              ;
;     -- Dedicated logic registers            ; 594 / 6272 ( 9 % )   ; 0 / 6272 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 302 / 392 ( 77 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 42                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 6 / 12 ( 50 % )      ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 1                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 1                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 12839                ; 5                              ;
;     -- Registered Connections               ; 2758                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 2                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 7                    ; 0                              ;
;     -- Output Ports                         ; 34                   ; 0                              ;
;     -- Bidir Ports                          ; 1                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk       ; 25    ; 2        ; 0            ; 11           ; 21           ; 378                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key1      ; 137   ; 8        ; 7            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key2      ; 138   ; 8        ; 7            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key3      ; 24    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; keyen     ; 124   ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst       ; 23    ; 1        ; 0            ; 11           ; 7            ; 380                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n ; 125   ; 7        ; 18           ; 24           ; 21           ; 154                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; beep       ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[0]    ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[1]    ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[2]    ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[3]    ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[4]    ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[5]    ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[6]    ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; data[7]    ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; en         ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[0]     ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1]     ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2]     ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[3]     ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[4]     ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[5]     ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[6]     ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[7]     ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rs         ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rw         ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[0] ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[1] ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[2] ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[3] ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[4] ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[5] ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[6] ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; seg_led[7] ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[0]     ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[1]     ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[2]     ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[3]     ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[4]     ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sel[5]     ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                         ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+
; dq   ; 28    ; 2        ; 0            ; 9            ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|dq_out~en (inverted) ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+--------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; led[3]                  ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; led[2]                  ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; key1                    ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; key2                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )  ; 2.5V          ; --           ;
; 2        ; 4 / 8 ( 50 % )   ; 2.5V          ; --           ;
; 3        ; 9 / 11 ( 82 % )  ; 2.5V          ; --           ;
; 4        ; 7 / 14 ( 50 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 3 / 10 ( 30 % )  ; 2.5V          ; --           ;
; 7        ; 11 / 13 ( 85 % ) ; 2.5V          ; --           ;
; 8        ; 8 / 12 ( 67 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; key3                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; dq                                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; beep                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sel[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sel[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sel[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sel[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sel[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sel[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; seg_led[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; seg_led[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; seg_led[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; seg_led[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; seg_led[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; seg_led[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; seg_led[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; seg_led[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; rs                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; rw                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; en                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; data[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; data[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; data[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; data[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; data[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; data[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; data[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; data[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; keyen                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; led[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; led[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; led[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; led[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; led[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; led[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; led[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; led[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; key1                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; key2                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                 ; Library Name ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                 ; 4123 (60)   ; 594 (41)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 42   ; 0            ; 3529 (19)    ; 46 (6)            ; 548 (35)         ; |top                                                                                                                                                                ;              ;
;    |date:U1|                                         ; 2782 (1056) ; 387 (387)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2395 (673)   ; 21 (21)           ; 366 (344)        ; |top|date:U1                                                                                                                                                        ;              ;
;       |lpm_divide:Div0|                              ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div0                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div1|                              ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div1                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div2|                              ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div2                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div3|                              ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (0)      ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div3                                                                                                                                        ;              ;
;          |lpm_divide_ekm:auto_generated|             ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (0)      ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_6nh:divider|            ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (0)      ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                                                                              ;              ;
;                |alt_u_div_0af:divider|               ; 154 (154)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (153)    ; 0 (0)             ; 1 (1)            ; |top|date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                                                        ;              ;
;       |lpm_divide:Div4|                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div4                                                                                                                                        ;              ;
;          |lpm_divide_vim:auto_generated|             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_nlh:divider|            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                                                              ;              ;
;                |alt_u_div_27f:divider|               ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                        ;              ;
;       |lpm_divide:Div5|                              ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div5                                                                                                                                        ;              ;
;          |lpm_divide_ihm:auto_generated|             ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_akh:divider|            ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                              ;              ;
;                |alt_u_div_84f:divider|               ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                        ;              ;
;       |lpm_divide:Div6|                              ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div6                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 1 (1)            ; |top|date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div7|                              ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 2 (0)            ; |top|date:U1|lpm_divide:Div7                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 2 (0)            ; |top|date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (0)       ; 0 (0)             ; 2 (0)            ; |top|date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 2 (2)            ; |top|date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div8|                              ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div8                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Div9|                              ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div9                                                                                                                                        ;              ;
;          |lpm_divide_jhm:auto_generated|             ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 1 (1)            ; |top|date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod0|                              ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod0                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod10|                             ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Mod10                                                                                                                                       ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated                                                                                                         ;              ;
;             |sign_div_unsign_bkh:divider|            ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 1 (0)            ; |top|date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                             ;              ;
;                |alt_u_div_a4f:divider|               ; 60 (60)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 1 (1)            ; |top|date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                       ;              ;
;       |lpm_divide:Mod1|                              ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 4 (0)            ; |top|date:U1|lpm_divide:Mod1                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 4 (0)            ; |top|date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 0 (0)             ; 4 (0)            ; |top|date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 4 (4)            ; |top|date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod2|                              ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 3 (0)            ; |top|date:U1|lpm_divide:Mod2                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 3 (0)            ; |top|date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 3 (0)            ; |top|date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 3 (3)            ; |top|date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod3|                              ; 176 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod3                                                                                                                                        ;              ;
;          |lpm_divide_hcm:auto_generated|             ; 176 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_6nh:divider|            ; 176 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider                                                                              ;              ;
;                |alt_u_div_0af:divider|               ; 176 (176)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (176)    ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                                                        ;              ;
;       |lpm_divide:Mod4|                              ; 169 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (0)      ; 0 (0)             ; 4 (0)            ; |top|date:U1|lpm_divide:Mod4                                                                                                                                        ;              ;
;          |lpm_divide_7bm:auto_generated|             ; 169 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (0)      ; 0 (0)             ; 4 (0)            ; |top|date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_slh:divider|            ; 169 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (0)      ; 0 (0)             ; 4 (0)            ; |top|date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider                                                                              ;              ;
;                |alt_u_div_c7f:divider|               ; 169 (169)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (165)    ; 0 (0)             ; 4 (4)            ; |top|date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider                                                        ;              ;
;       |lpm_divide:Mod5|                              ; 150 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod5                                                                                                                                        ;              ;
;          |lpm_divide_4bm:auto_generated|             ; 150 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_plh:divider|            ; 150 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                                                              ;              ;
;                |alt_u_div_67f:divider|               ; 150 (150)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                                                        ;              ;
;       |lpm_divide:Mod6|                              ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 3 (0)            ; |top|date:U1|lpm_divide:Mod6                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 3 (0)            ; |top|date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 3 (0)            ; |top|date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 3 (3)            ; |top|date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod7|                              ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 2 (0)            ; |top|date:U1|lpm_divide:Mod7                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 2 (0)            ; |top|date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 59 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 2 (0)            ; |top|date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 59 (59)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 2 (2)            ; |top|date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;       |lpm_divide:Mod8|                              ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 174 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod8                                                                                                                                        ;              ;
;          |lpm_divide_9bm:auto_generated|             ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 174 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_ulh:divider|            ; 174 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 174 (0)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider                                                                              ;              ;
;                |alt_u_div_g7f:divider|               ; 174 (174)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 174 (174)    ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider                                                        ;              ;
;       |lpm_divide:Mod9|                              ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod9                                                                                                                                        ;              ;
;          |lpm_divide_m9m:auto_generated|             ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated                                                                                                          ;              ;
;             |sign_div_unsign_bkh:divider|            ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                              ;              ;
;                |alt_u_div_a4f:divider|               ; 56 (56)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 0 (0)            ; |top|date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                        ;              ;
;    |temp_disp:U2|                                    ; 1281 (0)    ; 166 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1115 (0)     ; 19 (0)            ; 147 (0)          ; |top|temp_disp:U2                                                                                                                                                   ;              ;
;       |ds18b20_dri:u1_ds18b20_dri|                   ; 486 (218)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 376 (108)    ; 18 (18)           ; 92 (81)          ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri                                                                                                                        ;              ;
;          |lpm_divide:Div0|                           ; 227 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 227 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0                                                                                                        ;              ;
;             |lpm_divide_0jm:auto_generated|          ; 227 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 227 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                          ;              ;
;                |sign_div_unsign_olh:divider|         ; 227 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 227 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                              ;              ;
;                   |alt_u_div_47f:divider|            ; 227 (227)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 227 (227)    ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                        ;              ;
;          |lpm_mult:Mult0|                            ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 0 (0)             ; 11 (0)           ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0                                                                                                         ;              ;
;             |multcore:mult_core|                     ; 52 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (15)      ; 0 (0)             ; 11 (11)          ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;                |mpar_add:padder|                     ; 26 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                   |lpm_add_sub:adder[0]|             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                      |add_sub_ngh:auto_generated|    ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ;              ;
;                   |mpar_add:sub_par_add|             ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                      |lpm_add_sub:adder[0]|          ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                         |add_sub_rgh:auto_generated| ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ;              ;
;       |seg_led:u_seg_led|                            ; 799 (69)    ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 739 (13)     ; 1 (1)             ; 59 (41)          ; |top|temp_disp:U2|seg_led:u_seg_led                                                                                                                                 ;              ;
;          |lpm_divide:Div2|                           ; 124 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2                                                                                                                 ;              ;
;             |lpm_divide_akm:auto_generated|          ; 124 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_2nh:divider|         ; 124 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider                                                       ;              ;
;                   |alt_u_div_o9f:divider|            ; 124 (124)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (124)    ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                 ;              ;
;          |lpm_divide:Div3|                           ; 158 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3                                                                                                                 ;              ;
;             |lpm_divide_0jm:auto_generated|          ; 158 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_olh:divider|         ; 158 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                       ;              ;
;                   |alt_u_div_47f:divider|            ; 158 (158)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (158)    ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                 ;              ;
;          |lpm_divide:Div4|                           ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4                                                                                                                 ;              ;
;             |lpm_divide_tim:auto_generated|          ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 135 (135)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (135)    ; 0 (0)             ; 0 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
;          |lpm_divide:Mod1|                           ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 4 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1                                                                                                                 ;              ;
;             |lpm_divide_0bm:auto_generated|          ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 4 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 4 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 4 (4)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
;          |lpm_divide:Mod2|                           ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 4 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2                                                                                                                 ;              ;
;             |lpm_divide_0bm:auto_generated|          ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 4 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 4 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 4 (4)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
;          |lpm_divide:Mod3|                           ; 99 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 0 (0)             ; 3 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3                                                                                                                 ;              ;
;             |lpm_divide_0bm:auto_generated|          ; 99 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 0 (0)             ; 3 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 99 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 0 (0)             ; 3 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 99 (99)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 0 (0)             ; 3 (3)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
;          |lpm_divide:Mod4|                           ; 138 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 0 (0)             ; 7 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4                                                                                                                 ;              ;
;             |lpm_divide_0bm:auto_generated|          ; 138 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 0 (0)             ; 7 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated                                                                                   ;              ;
;                |sign_div_unsign_llh:divider|         ; 138 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 0 (0)             ; 7 (0)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                       ;              ;
;                   |alt_u_div_u6f:divider|            ; 138 (138)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (131)    ; 0 (0)             ; 7 (7)            ; |top|temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                 ;              ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; rw         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; en         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; beep       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sel[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; seg_led[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dq         ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_rst_n  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; rst        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; keyen      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key3       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key2       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; key1       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                      ;
+-----------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                   ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------+-------------------+---------+
; dq                                                                    ;                   ;         ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~6          ; 1                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector10~2           ; 1                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[1]~18         ; 1                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[15]~feeder     ; 1                 ; 6       ;
; clk                                                                   ;                   ;         ;
; sys_rst_n                                                             ;                   ;         ;
;      - temp_disp:U2|seg_led:u_seg_led|sel[0]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|sel[1]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|sel[2]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|sel[3]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|sel[4]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|seg_led[0]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|seg_led[1]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|seg_led[2]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|seg_led[3]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|seg_led[4]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|seg_led[5]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|seg_led[7]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt[0]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt[1]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt[2]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[0]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[1]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[2]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[3]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[4]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[5]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[6]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[7]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[8]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[9]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[10]                        ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[11]                        ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|cnt0[12]                        ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[10]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[9]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[8]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[7]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[6]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[5]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[4]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[3]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[2]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[1]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[0]               ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[0]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[1]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[2]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[3]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[4]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[5]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[6]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[7]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[8]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[9]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[10]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[11]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[12]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[13]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[14]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[15]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[16]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[17]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[18]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[19]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[3]                 ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[4]                 ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[2]                 ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[1]                 ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[0]                 ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[1]           ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|seg_led[6]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|dri_clk                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num1[0]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num1[1]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num1[2]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num1[3]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|flag                            ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|clk_cnt[2]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|clk_cnt[3]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|clk_cnt[1]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|clk_cnt[0]                      ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[4]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[8]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[0]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[12]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[9]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[5]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[1]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[13]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[6]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[10]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[2]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[14]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[11]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[7]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[3]                          ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|num[15]                         ; 0                 ; 6       ;
;      - temp_disp:U2|seg_led:u_seg_led|point1~0                        ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|dq_out~en              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[13]          ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[12]          ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[11]          ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[10]          ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[9]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[8]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[7]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[6]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[5]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[4]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[3]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[2]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[0]           ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|st_done                ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.rom_skip     ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.temp_convert ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.rd_temp      ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.wr_byte      ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[1]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[0]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[2]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[1]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[3]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[6]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[2]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[1]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us                ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[3]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|init_done              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.init         ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.delay        ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.rd_byte      ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cmd_cnt[2]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cmd_cnt[3]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cmd_cnt[1]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cmd_cnt[0]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[4]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us_en             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[3]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[2]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[1]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[0]              ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[15]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|org_data[10]~0         ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[10]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[9]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[8]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[7]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[6]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[5]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[4]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[3]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[2]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[1]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[0]             ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[11]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[12]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[13]            ; 0                 ; 6       ;
;      - temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[14]            ; 0                 ; 6       ;
; rst                                                                   ;                   ;         ;
; keyen                                                                 ;                   ;         ;
;      - date:U1|beep_count_end[11]~0                                   ; 0                 ; 6       ;
; key3                                                                  ;                   ;         ;
; key2                                                                  ;                   ;         ;
;      - key2_reg1~feeder                                               ; 0                 ; 6       ;
; key1                                                                  ;                   ;         ;
;      - key1_reg1~feeder                                               ; 0                 ; 6       ;
+-----------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                   ;
+--------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                   ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~10                                              ; LCCOMB_X7_Y19_N24  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                    ; PIN_25             ; 378     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; date:U1|Selector95~1                                   ; LCCOMB_X8_Y6_N20   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|alarm_fen[7]~1                                 ; LCCOMB_X13_Y17_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|alarm_shi[7]~0                                 ; LCCOMB_X13_Y12_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|count1[10]~35                                  ; LCCOMB_X16_Y14_N0  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; date:U1|count1[10]~36                                  ; LCCOMB_X13_Y12_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|count_led[23]                                  ; FF_X33_Y11_N23     ; 13      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; date:U1|dat[2]~7                                       ; LCCOMB_X14_Y14_N12 ; 1       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; date:U1|dat[7]~4                                       ; LCCOMB_X13_Y12_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|fen[2]~2                                       ; LCCOMB_X13_Y6_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|flag[1]                                        ; FF_X12_Y8_N27      ; 46      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; date:U1|lcd_clk                                        ; FF_X33_Y19_N9      ; 48      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; date:U1|miao[2]~7                                      ; LCCOMB_X8_Y6_N26   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|month[2]~7                                     ; LCCOMB_X8_Y6_N14   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|one_13[0]~2                                    ; LCCOMB_X4_Y11_N26  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|shi[5]~1                                       ; LCCOMB_X5_Y11_N16  ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; date:U1|shi[5]~5                                       ; LCCOMB_X8_Y6_N4    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|two_3[1]~2                                     ; LCCOMB_X3_Y11_N30  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|week[3]~3                                      ; LCCOMB_X13_Y12_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; date:U1|year[4]~3                                      ; LCCOMB_X17_Y8_N30  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key1_out                                               ; FF_X8_Y19_N29      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key3_out                                               ; FF_X8_Y19_N13      ; 55      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; rst                                                    ; PIN_23             ; 117     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst                                                    ; PIN_23             ; 264     ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                              ; PIN_125            ; 154     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|LessThan0~0    ; LCCOMB_X30_Y18_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector20~0   ; LCCOMB_X31_Y14_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector23~7   ; LCCOMB_X32_Y13_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us        ; FF_X30_Y18_N7      ; 104     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us_en     ; FF_X32_Y12_N11     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|dq_out~en      ; FF_X32_Y13_N17     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|org_data[10]~0 ; LCCOMB_X28_Y13_N28 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[4]~0    ; LCCOMB_X26_Y13_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[10]~2  ; LCCOMB_X32_Y13_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[3]~1    ; LCCOMB_X32_Y14_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|seg_led:u_seg_led|LessThan0~3             ; LCCOMB_X32_Y10_N0  ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|seg_led:u_seg_led|dri_clk                 ; FF_X22_Y14_N25     ; 51      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; temp_disp:U2|seg_led:u_seg_led|flag                    ; FF_X32_Y10_N1      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; temp_disp:U2|seg_led:u_seg_led|sel[2]~0                ; LCCOMB_X25_Y12_N20 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                             ;
+-------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                            ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                             ; PIN_25         ; 378     ; 10                                   ; Global Clock         ; GCLK3            ; --                        ;
; date:U1|count_led[23]                           ; FF_X33_Y11_N23 ; 13      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; date:U1|lcd_clk                                 ; FF_X33_Y19_N9  ; 48      ; 2                                    ; Global Clock         ; GCLK6            ; --                        ;
; rst                                             ; PIN_23         ; 264     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us ; FF_X30_Y18_N7  ; 104     ; 12                                   ; Global Clock         ; GCLK9            ; --                        ;
; temp_disp:U2|seg_led:u_seg_led|dri_clk          ; FF_X22_Y14_N25 ; 51      ; 21                                   ; Global Clock         ; GCLK5            ; --                        ;
+-------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                   ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sys_rst_n~input                                                                                                                                                        ; 154     ;
; rst~input                                                                                                                                                              ; 116     ;
; date:U1|scan_flag                                                                                                                                                      ; 63      ;
; date:U1|flag[2]                                                                                                                                                        ; 61      ;
; key3_out                                                                                                                                                               ; 55      ;
; date:U1|flag[1]                                                                                                                                                        ; 46      ;
; date:U1|flag[0]                                                                                                                                                        ; 39      ;
; date:U1|flag[3]                                                                                                                                                        ; 38      ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_10_result_int[11]~16                                   ; 33      ;
; date:U1|count1[10]~36                                                                                                                                                  ; 32      ;
; date:U1|count1[10]~35                                                                                                                                                  ; 32      ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_11_result_int[11]~16                                   ; 31      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_16_result_int[11]~16            ; 30      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_15_result_int[11]~16            ; 30      ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_12_result_int[11]~16                                   ; 29      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[11]~16            ; 28      ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_12_result_int[11]~16                                   ; 28      ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_11_result_int[11]~16                                   ; 28      ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_10_result_int[11]~16                                   ; 28      ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_9_result_int[10]~14                                    ; 28      ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_13_result_int[11]~16                                   ; 26      ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_9_result_int[10]~14                                    ; 26      ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_12_result_int[10]~12                                   ; 25      ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_11_result_int[10]~12                                   ; 25      ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_10_result_int[10]~12                                   ; 25      ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_9_result_int[10]~12                                    ; 25      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us_en                                                                                                                     ; 24      ;
; date:U1|year[3]                                                                                                                                                        ; 24      ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_14_result_int[11]~16                                   ; 24      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]                                                                                                                    ; 23      ;
; date:U1|year[4]                                                                                                                                                        ; 23      ;
; date:U1|year[5]                                                                                                                                                        ; 23      ;
; date:U1|year[6]                                                                                                                                                        ; 23      ;
; date:U1|year[7]                                                                                                                                                        ; 23      ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_7_result_int[8]~12                                     ; 23      ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_6_result_int[7]~10                                     ; 23      ;
; date:U1|year[8]                                                                                                                                                        ; 22      ;
; date:U1|year[9]                                                                                                                                                        ; 22      ;
; date:U1|week[0]                                                                                                                                                        ; 22      ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_8_result_int[9]~10                                     ; 22      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[8]~12             ; 22      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[8]~12             ; 22      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[8]~12             ; 22      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[8]~12             ; 22      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[8]~12             ; 22      ;
; date:U1|shi[5]~1                                                                                                                                                       ; 21      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[8]~12             ; 21      ;
; date:U1|Decoder2~7                                                                                                                                                     ; 20      ;
; date:U1|year[2]                                                                                                                                                        ; 20      ;
; date:U1|year[10]                                                                                                                                                       ; 20      ;
; date:U1|week[1]                                                                                                                                                        ; 20      ;
; date:U1|year[4]~0                                                                                                                                                      ; 19      ;
; date:U1|year[11]                                                                                                                                                       ; 19      ;
; date:U1|year[13]                                                                                                                                                       ; 19      ;
; date:U1|week[2]                                                                                                                                                        ; 19      ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_13_result_int[10]~12                                   ; 19      ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_13_result_int[11]~16                                   ; 19      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[1]                                                                                                                    ; 18      ;
; date:U1|year[12]                                                                                                                                                       ; 18      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_18_result_int[11]~16            ; 18      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[8]~12                                    ; 18      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_13_result_int[8]~12                                    ; 18      ;
; date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 18      ;
; date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 18      ;
; date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 18      ;
; date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 18      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_16_result_int[8]~12    ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_15_result_int[8]~12    ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[8]~12    ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_13_result_int[8]~12    ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_12_result_int[8]~12    ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_11_result_int[8]~12    ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[8]~12    ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[8]~12     ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[8]~12     ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[8]~12     ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[7]~10     ; 17      ;
; date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 17      ;
; date:U1|state[2]                                                                                                                                                       ; 17      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[10]~2                                                                                                                  ; 16      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[3]                                                                                                                   ; 16      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[4]                                                                                                                   ; 16      ;
; date:U1|state[0]                                                                                                                                                       ; 16      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_12_result_int[8]~12                                    ; 16      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_11_result_int[8]~12                                    ; 16      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_10_result_int[8]~12                                    ; 16      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_9_result_int[8]~12                                     ; 16      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_8_result_int[8]~12                                     ; 16      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_7_result_int[8]~12                                     ; 16      ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_6_result_int[7]~10                                     ; 16      ;
; date:U1|state[4]                                                                                                                                                       ; 16      ;
; date:U1|state[1]                                                                                                                                                       ; 16      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[5]                                                                                                                   ; 15      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[6]                                                                                                                   ; 15      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[7]                                                                                                                   ; 15      ;
; date:U1|year[4]~3                                                                                                                                                      ; 15      ;
; key2_out                                                                                                                                                               ; 15      ;
; date:U1|one_13[0]~2                                                                                                                                                    ; 15      ;
; temp_disp:U2|seg_led:u_seg_led|cnt[1]                                                                                                                                  ; 15      ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_8_result_int[8]~12                                     ; 15      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[2]                                                                                                                    ; 14      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[8]                                                                                                                   ; 14      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[9]                                                                                                                   ; 14      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[10]                                                                                                                  ; 14      ;
; temp_disp:U2|seg_led:u_seg_led|LessThan0~3                                                                                                                             ; 14      ;
; date:U1|year[1]                                                                                                                                                        ; 14      ;
; date:U1|month[3]                                                                                                                                                       ; 14      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_18_result_int[8]~12             ; 14      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8              ; 14      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8              ; 14      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8              ; 14      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8              ; 14      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8              ; 14      ;
; date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 14      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector6~3                                                                                                                    ; 13      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector0~1                                                                                                                    ; 13      ;
; date:U1|year[14]                                                                                                                                                       ; 13      ;
; temp_disp:U2|seg_led:u_seg_led|cnt[2]                                                                                                                                  ; 13      ;
; temp_disp:U2|seg_led:u_seg_led|cnt[0]                                                                                                                                  ; 13      ;
; date:U1|alarm_fen[4]                                                                                                                                                   ; 13      ;
; date:U1|fen[5]                                                                                                                                                         ; 13      ;
; date:U1|fen[4]                                                                                                                                                         ; 13      ;
; date:U1|alarm_fen[3]                                                                                                                                                   ; 13      ;
; date:U1|fen[3]                                                                                                                                                         ; 13      ;
; date:U1|shi[4]                                                                                                                                                         ; 13      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_17_result_int[8]~12    ; 13      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8              ; 13      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[5]~8              ; 13      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[5]~8              ; 13      ;
; date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 13      ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_4_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_3_result_int[4]~6                                      ; 13      ;
; date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 13      ;
; date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 13      ;
; date:U1|state[3]                                                                                                                                                       ; 13      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|org_data[10]~0                                                                                                                 ; 12      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|org_data[15]                                                                                                                   ; 12      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[4]                                                                                                                      ; 12      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[3]                                                                                                                      ; 12      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector2~1                                                                                                                    ; 12      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[11]                                                                                                                  ; 12      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[12]                                                                                                                  ; 12      ;
; date:U1|two_7[4]~34                                                                                                                                                    ; 12      ;
; date:U1|Decoder2~8                                                                                                                                                     ; 12      ;
; date:U1|Decoder2~6                                                                                                                                                     ; 12      ;
; date:U1|month[1]                                                                                                                                                       ; 12      ;
; date:U1|month[2]                                                                                                                                                       ; 12      ;
; date:U1|dat[3]                                                                                                                                                         ; 12      ;
; date:U1|dat[4]                                                                                                                                                         ; 12      ;
; date:U1|one_13[2]~0                                                                                                                                                    ; 12      ;
; date:U1|miao[3]                                                                                                                                                        ; 12      ;
; date:U1|miao[4]                                                                                                                                                        ; 12      ;
; date:U1|alarm_shi[3]                                                                                                                                                   ; 12      ;
; date:U1|shi[3]                                                                                                                                                         ; 12      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[4]                                                                                                                       ; 12      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[5]~8               ; 12      ;
; date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 12      ;
; Equal0~10                                                                                                                                                              ; 11      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|st_done                                                                                                                        ; 11      ;
; date:U1|two_11[2]~26                                                                                                                                                   ; 11      ;
; date:U1|Selector95~0                                                                                                                                                   ; 11      ;
; date:U1|month[0]                                                                                                                                                       ; 11      ;
; date:U1|month[4]                                                                                                                                                       ; 11      ;
; date:U1|miao[5]                                                                                                                                                        ; 11      ;
; date:U1|alarm_fen[5]                                                                                                                                                   ; 11      ;
; date:U1|alarm_fen[2]                                                                                                                                                   ; 11      ;
; date:U1|shi[7]                                                                                                                                                         ; 11      ;
; date:U1|alarm_shi[2]                                                                                                                                                   ; 11      ;
; date:U1|shi[2]                                                                                                                                                         ; 11      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[5]                                                                                                                       ; 11      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8              ; 11      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8              ; 11      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8              ; 11      ;
; date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 11      ;
; date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 11      ;
; date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 11      ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                     ; 11      ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                     ; 11      ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_5_result_int[5]~8                                      ; 11      ;
; date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 11      ;
; date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 11      ;
; date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 11      ;
; date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 11      ;
; date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 11      ;
; date:U1|alarm_fen[6]                                                                                                                                                   ; 11      ;
; date:U1|alarm_shi[4]                                                                                                                                                   ; 11      ;
; date:U1|Equal20~2                                                                                                                                                      ; 10      ;
; date:U1|Equal1~10                                                                                                                                                      ; 10      ;
; date:U1|dat[0]                                                                                                                                                         ; 10      ;
; date:U1|dat[2]                                                                                                                                                         ; 10      ;
; date:U1|dat[5]                                                                                                                                                         ; 10      ;
; date:U1|dat[6]                                                                                                                                                         ; 10      ;
; date:U1|fen[6]                                                                                                                                                         ; 10      ;
; date:U1|fen[2]                                                                                                                                                         ; 10      ;
; date:U1|alarm_fen[1]                                                                                                                                                   ; 10      ;
; date:U1|fen[1]                                                                                                                                                         ; 10      ;
; date:U1|alarm_shi[6]                                                                                                                                                   ; 10      ;
; date:U1|shi[6]                                                                                                                                                         ; 10      ;
; date:U1|alarm_shi[5]                                                                                                                                                   ; 10      ;
; date:U1|shi[5]                                                                                                                                                         ; 10      ;
; date:U1|alarm_shi[1]                                                                                                                                                   ; 10      ;
; date:U1|shi[1]                                                                                                                                                         ; 10      ;
; date:U1|next.scan                                                                                                                                                      ; 10      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[6]                                                                                                                       ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_11_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_10_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_9_result_int[5]~8               ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_13_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_12_result_int[5]~8              ; 10      ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8              ; 10      ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_12_result_int[5]~8                                     ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_11_result_int[5]~8                                     ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_10_result_int[5]~8                                     ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_9_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_8_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_7_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_6_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_5_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_4_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_3_result_int[4]~6                                      ; 10      ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 10      ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 10      ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 10      ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 10      ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_5_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                      ; 10      ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_3_result_int[4]~6                                      ; 10      ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                     ; 10      ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_4_result_int[5]~8                                     ; 10      ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[2]                                                                                                                   ; 9       ;
; date:U1|month[5]                                                                                                                                                       ; 9       ;
; date:U1|month[6]                                                                                                                                                       ; 9       ;
; date:U1|miao[1]                                                                                                                                                        ; 9       ;
; date:U1|miao[2]                                                                                                                                                        ; 9       ;
; date:U1|miao[6]                                                                                                                                                        ; 9       ;
; temp_disp:U2|seg_led:u_seg_led|sel[2]~0                                                                                                                                ; 9       ;
; date:U1|always6~9                                                                                                                                                      ; 9       ;
; date:U1|always6~4                                                                                                                                                      ; 9       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[0]                                                                                                                       ; 9       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[1]                                                                                                                       ; 9       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[2]                                                                                                                       ; 9       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[3]                                                                                                                       ; 9       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[7]                                                                                                                       ; 9       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[8]                                                                                                                       ; 9       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[4]                                                                                                                     ; 9       ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 9       ;
; date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 9       ;
; date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 9       ;
; date:U1|month[7]                                                                                                                                                       ; 9       ;
; date:U1|dat[1]                                                                                                                                                         ; 9       ;
; date:U1|alarm_fen[7]                                                                                                                                                   ; 9       ;
; date:U1|miao[2]~7                                                                                                                                                      ; 8       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cmd_cnt[0]                                                                                                                     ; 8       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[13]                                                                                                                  ; 8       ;
; date:U1|alarm_fen[7]~1                                                                                                                                                 ; 8       ;
; date:U1|fen[2]~2                                                                                                                                                       ; 8       ;
; date:U1|alarm_shi[7]~0                                                                                                                                                 ; 8       ;
; date:U1|year[0]                                                                                                                                                        ; 8       ;
; date:U1|dat[7]                                                                                                                                                         ; 8       ;
; temp_disp:U2|seg_led:u_seg_led|num1[3]                                                                                                                                 ; 8       ;
; temp_disp:U2|seg_led:u_seg_led|num1[2]                                                                                                                                 ; 8       ;
; temp_disp:U2|seg_led:u_seg_led|num1[1]                                                                                                                                 ; 8       ;
; date:U1|always5~5                                                                                                                                                      ; 8       ;
; date:U1|fen[7]                                                                                                                                                         ; 8       ;
; date:U1|fen[0]                                                                                                                                                         ; 8       ;
; date:U1|alarm_shi[7]                                                                                                                                                   ; 8       ;
; date:U1|alarm_shi[0]                                                                                                                                                   ; 8       ;
; date:U1|shi[0]                                                                                                                                                         ; 8       ;
; date:U1|next.data0                                                                                                                                                     ; 8       ;
; date:U1|next.data5                                                                                                                                                     ; 8       ;
; date:U1|next.data8                                                                                                                                                     ; 8       ;
; date:U1|next.data13                                                                                                                                                    ; 8       ;
; date:U1|next.data12                                                                                                                                                    ; 8       ;
; date:U1|next.data14                                                                                                                                                    ; 8       ;
; date:U1|next.data22                                                                                                                                                    ; 8       ;
; date:U1|next.data25                                                                                                                                                    ; 8       ;
; date:U1|next.data28                                                                                                                                                    ; 8       ;
; date:U1|Equal0~10                                                                                                                                                      ; 8       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[9]                                                                                                                       ; 8       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[5]                                                                                                                     ; 8       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8              ; 8       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8              ; 8       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8              ; 8       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[5]~8              ; 8       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 8       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_13_result_int[5]~8                                     ; 8       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 8       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 8       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 8       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[5]~8                                      ; 8       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector1~0                                                                                                                    ; 7       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[10]~0                                                                                                                  ; 7       ;
; date:U1|Selector112~0                                                                                                                                                  ; 7       ;
; date:U1|dat[7]~4                                                                                                                                                       ; 7       ;
; date:U1|Mux28~0                                                                                                                                                        ; 7       ;
; date:U1|miao[2]~4                                                                                                                                                      ; 7       ;
; date:U1|two_14[2]~24                                                                                                                                                   ; 7       ;
; date:U1|Equal2~0                                                                                                                                                       ; 7       ;
; date:U1|shi[5]~5                                                                                                                                                       ; 7       ;
; date:U1|Mux19~0                                                                                                                                                        ; 7       ;
; date:U1|miao[7]                                                                                                                                                        ; 7       ;
; date:U1|miao[0]                                                                                                                                                        ; 7       ;
; temp_disp:U2|seg_led:u_seg_led|num1[0]                                                                                                                                 ; 7       ;
; date:U1|next.data2                                                                                                                                                     ; 7       ;
; date:U1|next.data1                                                                                                                                                     ; 7       ;
; date:U1|next.data3                                                                                                                                                     ; 7       ;
; date:U1|next.data6                                                                                                                                                     ; 7       ;
; date:U1|next.data9                                                                                                                                                     ; 7       ;
; date:U1|next.data23                                                                                                                                                    ; 7       ;
; date:U1|next.data26                                                                                                                                                    ; 7       ;
; date:U1|next.data29                                                                                                                                                    ; 7       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|data1[10]                                                                                                                      ; 7       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector4~1                                                                                                                    ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector20~0                                                                                                                   ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cmd_cnt[1]                                                                                                                     ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~0                                                                                                                  ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[0]                                                                                                                      ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.wr_byte                                                                                                              ; 6       ;
; date:U1|Equal23~2                                                                                                                                                      ; 6       ;
; date:U1|month[2]~7                                                                                                                                                     ; 6       ;
; date:U1|Equal28~2                                                                                                                                                      ; 6       ;
; date:U1|two_11[2]~25                                                                                                                                                   ; 6       ;
; date:U1|alarm_fen[0]                                                                                                                                                   ; 6       ;
; date:U1|next.data18                                                                                                                                                    ; 6       ;
; date:U1|next.data19                                                                                                                                                    ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[2]                                                                                                                     ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[8]                                                                                                                     ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[7]                                                                                                                     ; 6       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[6]                                                                                                                     ; 6       ;
; date:U1|one_6[4]~17                                                                                                                                                    ; 5       ;
; date:U1|one_9[4]~17                                                                                                                                                    ; 5       ;
; date:U1|two_7[4]~17                                                                                                                                                    ; 5       ;
; date:U1|two_13[4]~17                                                                                                                                                   ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|LessThan0~0                                                                                                                    ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_cnt[4]~0                                                                                                                    ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~3                                                                                                                  ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector5~0                                                                                                                    ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cmd_cnt[3]                                                                                                                     ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cmd_cnt[2]                                                                                                                     ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[1]                                                                                                                      ; 5       ;
; date:U1|Selector86~0                                                                                                                                                   ; 5       ;
; temp_disp:U2|seg_led:u_seg_led|clk_cnt[0]                                                                                                                              ; 5       ;
; temp_disp:U2|seg_led:u_seg_led|clk_cnt[1]                                                                                                                              ; 5       ;
; date:U1|Equal18~2                                                                                                                                                      ; 5       ;
; date:U1|week[3]                                                                                                                                                        ; 5       ;
; date:U1|next.data17                                                                                                                                                    ; 5       ;
; date:U1|next.data20                                                                                                                                                    ; 5       ;
; date:U1|next.state1                                                                                                                                                    ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[3]                                                                                                                     ; 5       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|temp_data[1]                                                                                                                   ; 5       ;
; dq~input                                                                                                                                                               ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector3~3                                                                                                                    ; 4       ;
; date:U1|Selector101~3                                                                                                                                                  ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[3]~1                                                                                                                    ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|LessThan7~1                                                                                                                    ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal3~1                                                                                                                       ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal3~0                                                                                                                       ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal0~3                                                                                                                       ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_cnt[2]                                                                                                                      ; 4       ;
; date:U1|two_14[2]~25                                                                                                                                                   ; 4       ;
; date:U1|Equal24~0                                                                                                                                                      ; 4       ;
; date:U1|Equal23~0                                                                                                                                                      ; 4       ;
; date:U1|Equal26~0                                                                                                                                                      ; 4       ;
; key1_out                                                                                                                                                               ; 4       ;
; date:U1|miao[2]~5                                                                                                                                                      ; 4       ;
; temp_disp:U2|seg_led:u_seg_led|clk_cnt[3]                                                                                                                              ; 4       ;
; temp_disp:U2|seg_led:u_seg_led|clk_cnt[2]                                                                                                                              ; 4       ;
; date:U1|alarm_fen~3                                                                                                                                                    ; 4       ;
; date:U1|fen[2]~3                                                                                                                                                       ; 4       ;
; date:U1|alarm_shi[7]~2                                                                                                                                                 ; 4       ;
; date:U1|Equal28~0                                                                                                                                                      ; 4       ;
; date:U1|Equal19~2                                                                                                                                                      ; 4       ;
; date:U1|Equal19~0                                                                                                                                                      ; 4       ;
; date:U1|Equal17~10                                                                                                                                                     ; 4       ;
; date:U1|Equal17~9                                                                                                                                                      ; 4       ;
; date:U1|Equal17~4                                                                                                                                                      ; 4       ;
; date:U1|one_13~4                                                                                                                                                       ; 4       ;
; date:U1|Decoder2~0                                                                                                                                                     ; 4       ;
; date:U1|next.data21                                                                                                                                                    ; 4       ;
; date:U1|two_2[5]                                                                                                                                                       ; 4       ;
; date:U1|two_1[1]                                                                                                                                                       ; 4       ;
; date:U1|next.state5                                                                                                                                                    ; 4       ;
; date:U1|next.state2                                                                                                                                                    ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~12 ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~10 ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~8  ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~6  ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~4  ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~2  ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~0  ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~6                       ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~4                       ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~2                       ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[1]                                                                                                                     ; 4       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[0]                                                                                                                     ; 4       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[5]~10             ; 4       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[5]~10             ; 4       ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~10                                    ; 4       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[1]~14                                    ; 4       ;
; date:U1|two_13[6]~23                                                                                                                                                   ; 3       ;
; date:U1|two_7[6]~23                                                                                                                                                    ; 3       ;
; date:U1|one_9[6]~23                                                                                                                                                    ; 3       ;
; date:U1|one_6[6]~23                                                                                                                                                    ; 3       ;
; date:U1|one_1[6]~25                                                                                                                                                    ; 3       ;
; date:U1|one_1[5]~21                                                                                                                                                    ; 3       ;
; date:U1|two_10[5]~21                                                                                                                                                   ; 3       ;
; date:U1|one_1[4]~17                                                                                                                                                    ; 3       ;
; date:U1|two_10[4]~17                                                                                                                                                   ; 3       ;
; date:U1|one_3[3]~13                                                                                                                                                    ; 3       ;
; date:U1|one_2[3]~13                                                                                                                                                    ; 3       ;
; date:U1|one_6[3]~13                                                                                                                                                    ; 3       ;
; date:U1|one_9[3]~13                                                                                                                                                    ; 3       ;
; date:U1|one_7[3]~13                                                                                                                                                    ; 3       ;
; date:U1|one_4[3]~13                                                                                                                                                    ; 3       ;
; date:U1|one_1[3]~13                                                                                                                                                    ; 3       ;
; date:U1|two_7[3]~13                                                                                                                                                    ; 3       ;
; date:U1|two_14[3]~13                                                                                                                                                   ; 3       ;
; date:U1|two_13[3]~13                                                                                                                                                   ; 3       ;
; date:U1|two_11[3]~13                                                                                                                                                   ; 3       ;
; date:U1|two_10[3]~13                                                                                                                                                   ; 3       ;
; date:U1|two_8[3]~13                                                                                                                                                    ; 3       ;
; date:U1|one_10[3]~13                                                                                                                                                   ; 3       ;
; date:U1|one_4[2]~9                                                                                                                                                     ; 3       ;
; date:U1|one_3[2]~9                                                                                                                                                     ; 3       ;
; date:U1|one_10[2]~9                                                                                                                                                    ; 3       ;
; date:U1|one_2[2]~9                                                                                                                                                     ; 3       ;
; date:U1|one_6[2]~9                                                                                                                                                     ; 3       ;
; date:U1|two_13[2]~9                                                                                                                                                    ; 3       ;
; date:U1|two_11[2]~9                                                                                                                                                    ; 3       ;
; date:U1|two_7[2]~9                                                                                                                                                     ; 3       ;
; date:U1|one_9[2]~9                                                                                                                                                     ; 3       ;
; date:U1|one_7[2]~9                                                                                                                                                     ; 3       ;
; date:U1|two_14[2]~9                                                                                                                                                    ; 3       ;
; date:U1|one_1[2]~9                                                                                                                                                     ; 3       ;
; date:U1|two_10[2]~9                                                                                                                                                    ; 3       ;
; date:U1|two_8[2]~9                                                                                                                                                     ; 3       ;
; date:U1|two_14[1]~5                                                                                                                                                    ; 3       ;
; date:U1|one_1[1]~5                                                                                                                                                     ; 3       ;
; date:U1|one_2[1]~5                                                                                                                                                     ; 3       ;
; date:U1|one_6[1]~5                                                                                                                                                     ; 3       ;
; date:U1|one_4[1]~5                                                                                                                                                     ; 3       ;
; date:U1|two_10[1]~5                                                                                                                                                    ; 3       ;
; date:U1|two_8[1]~5                                                                                                                                                     ; 3       ;
; date:U1|two_13[1]~5                                                                                                                                                    ; 3       ;
; date:U1|two_11[1]~5                                                                                                                                                    ; 3       ;
; date:U1|one_10[1]~5                                                                                                                                                    ; 3       ;
; date:U1|two_7[1]~5                                                                                                                                                     ; 3       ;
; date:U1|one_3[1]~5                                                                                                                                                     ; 3       ;
; date:U1|one_9[1]~5                                                                                                                                                     ; 3       ;
; date:U1|one_7[1]~5                                                                                                                                                     ; 3       ;
; date:U1|one_3[0]~1                                                                                                                                                     ; 3       ;
; date:U1|one_2[0]~1                                                                                                                                                     ; 3       ;
; date:U1|one_1[0]~1                                                                                                                                                     ; 3       ;
; date:U1|one_4[0]~1                                                                                                                                                     ; 3       ;
; date:U1|one_7[0]~1                                                                                                                                                     ; 3       ;
; date:U1|one_6[0]~1                                                                                                                                                     ; 3       ;
; date:U1|one_10[0]~1                                                                                                                                                    ; 3       ;
; date:U1|one_9[0]~1                                                                                                                                                     ; 3       ;
; date:U1|two_7[0]~1                                                                                                                                                     ; 3       ;
; date:U1|two_10[0]~1                                                                                                                                                    ; 3       ;
; date:U1|two_8[0]~1                                                                                                                                                     ; 3       ;
; date:U1|two_13[0]~1                                                                                                                                                    ; 3       ;
; date:U1|two_11[0]~1                                                                                                                                                    ; 3       ;
; date:U1|two_14[0]~1                                                                                                                                                    ; 3       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[115]~267                                              ; 3       ;
; date:U1|Selector89~6                                                                                                                                                   ; 3       ;
; date:U1|Selector89~5                                                                                                                                                   ; 3       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[116]~250                                              ; 3       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[117]~249                                              ; 3       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[118]~248                                              ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal0~6                                                                                                                       ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~16                                                                                                                 ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector11~0                                                                                                                   ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|WideOr14~0                                                                                                                     ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector20~2                                                                                                                   ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|LessThan1~2                                                                                                                    ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[10]~1                                                                                                                  ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|init_done                                                                                                                      ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~1                                                                                                                  ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector2~0                                                                                                                    ; 3       ;
; date:U1|Add8~1                                                                                                                                                         ; 3       ;
; date:U1|Add8~0                                                                                                                                                         ; 3       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[38]~64                                                ; 3       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[73]~176                                               ; 3       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[38]~64                                                ; 3       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[38]~64                                                ; 3       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[38]~64                                                ; 3       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[38]~64                                                ; 3       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[72]~175                                               ; 3       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[37]~63                                                ; 3       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[37]~63                                                ; 3       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[37]~63                                                ; 3       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[37]~63                                                ; 3       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[37]~63                                                ; 3       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[36]~62                                                ; 3       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[71]~174                                               ; 3       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[36]~62                                                ; 3       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[36]~62                                                ; 3       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[36]~62                                                ; 3       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[36]~62                                                ; 3       ;
; date:U1|Selector109~0                                                                                                                                                  ; 3       ;
; date:U1|Equal21~1                                                                                                                                                      ; 3       ;
; date:U1|count1[10]~32                                                                                                                                                  ; 3       ;
; date:U1|dat_flag[0]                                                                                                                                                    ; 3       ;
; date:U1|dat_flag[1]                                                                                                                                                    ; 3       ;
; date:U1|week[3]~3                                                                                                                                                      ; 3       ;
; date:U1|Add26~6                                                                                                                                                        ; 3       ;
; temp_disp:U2|seg_led:u_seg_led|flag                                                                                                                                    ; 3       ;
; date:U1|Equal35~1                                                                                                                                                      ; 3       ;
; date:U1|Equal35~0                                                                                                                                                      ; 3       ;
; date:U1|Add24~12                                                                                                                                                       ; 3       ;
; date:U1|Selector75~0                                                                                                                                                   ; 3       ;
; date:U1|Equal29~0                                                                                                                                                      ; 3       ;
; date:U1|Equal18~0                                                                                                                                                      ; 3       ;
; date:U1|beep_count_end[11]                                                                                                                                             ; 3       ;
; date:U1|next.data24                                                                                                                                                    ; 3       ;
; date:U1|next.data27                                                                                                                                                    ; 3       ;
; date:U1|two_12[1]                                                                                                                                                      ; 3       ;
; date:U1|Selector126~13                                                                                                                                                 ; 3       ;
; date:U1|next.data16                                                                                                                                                    ; 3       ;
; date:U1|next.data7                                                                                                                                                     ; 3       ;
; date:U1|next.data4                                                                                                                                                     ; 3       ;
; date:U1|two_3[0]                                                                                                                                                       ; 3       ;
; date:U1|next.state0                                                                                                                                                    ; 3       ;
; date:U1|next.state3                                                                                                                                                    ; 3       ;
; date:U1|next.state4                                                                                                                                                    ; 3       ;
; temp_disp:U2|seg_led:u_seg_led|sel[4]                                                                                                                                  ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[4]                                                                                                                         ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[3]                                                                                                                         ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~20 ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~18 ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~16 ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~14 ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~0                       ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[18]                                                                                                                    ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[17]                                                                                                                    ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[16]                                                                                                                    ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[15]                                                                                                                    ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt_1us[13]                                                                                                                    ; 3       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[5]~8              ; 3       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[5]~8              ; 3       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|add_sub_14_result_int[5]~8                                     ; 3       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|count1[8]                                                                                                                                                      ; 3       ;
; date:U1|count1[6]                                                                                                                                                      ; 3       ;
; date:U1|count1[5]                                                                                                                                                      ; 3       ;
; date:U1|count1[7]                                                                                                                                                      ; 3       ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_6_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[3]~2                                     ; 3       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|add_sub_14_result_int[2]~0                                     ; 3       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_9_result_int[8]~12                                     ; 3       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|add_sub_14_result_int[11]~16                                   ; 3       ;
; date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[5]~8                                      ; 3       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[131]~358              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[123]~357              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[115]~356              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[107]~355              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[99]~354               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[91]~353               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[83]~352               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~351               ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~152                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~151                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~150                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~149                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~148                        ; 2       ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[20]~65                                                ; 2       ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[20]~64                                                ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[107]~266                                              ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[99]~265                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[91]~264                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[83]~263                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[75]~262                                               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~340               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~339               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~338               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~337               ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[132]~237                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[122]~236                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[112]~235                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[102]~234                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[103]~233                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[104]~232                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[105]~231                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[95]~230                                               ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[96]~229                                               ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[97]~228                                               ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~178                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~177                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~176                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~175                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~174                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~173                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~172                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~171                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~170                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~147                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~141                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[189]~180                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[178]~179                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[179]~178                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[180]~177                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[181]~176                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[182]~175                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[183]~174                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[184]~173                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~83                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[86]~82                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[81]~81                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~80                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[138]~214                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[130]~213                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[122]~212                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[114]~211                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[106]~210                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[107]~209                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[108]~208                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[109]~207                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~174                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[82]~173                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[77]~172                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[72]~171                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[67]~170                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[62]~169                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[57]~168                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div4|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[52]~167                        ; 2       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~70                                                ; 2       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~69                                                ; 2       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~68                                                ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~196                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[62]~195                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[57]~194                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[52]~193                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[47]~192                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[42]~191                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[37]~190                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[32]~189                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[27]~188                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[22]~187                                               ; 2       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~70                                                ; 2       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~69                                                ; 2       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~68                                                ; 2       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~70                                                ; 2       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~69                                                ; 2       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~68                                                ; 2       ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~66                                                ; 2       ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~65                                                ; 2       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~70                                                ; 2       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~69                                                ; 2       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~68                                                ; 2       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~70                                                ; 2       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~69                                                ; 2       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~68                                                ; 2       ;
; date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[21]~75                                                ; 2       ;
; date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~74                                                ; 2       ;
; date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~66                                                ; 2       ;
; date:U1|lpm_divide:Div8|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~65                                                ; 2       ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~77                                               ; 2       ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[21]~75                                               ; 2       ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~74                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[67]~255                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[59]~254                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[60]~253                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[61]~252                                               ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[156]~261                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[145]~260                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[134]~259                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[123]~258                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[124]~257                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[125]~256                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[114]~255                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[115]~254                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[116]~253                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[117]~252                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[118]~251                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[134]~218                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[123]~217                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[124]~216                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[125]~215                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[114]~214                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[115]~213                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[116]~212                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[117]~211                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[118]~210                                              ; 2       ;
; date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~66                                                ; 2       ;
; date:U1|lpm_divide:Div6|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~65                                                ; 2       ;
; date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~66                                                ; 2       ;
; date:U1|lpm_divide:Div7|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~65                                                ; 2       ;
; date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~66                                                ; 2       ;
; date:U1|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~65                                                ; 2       ;
; date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~66                                                ; 2       ;
; date:U1|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~65                                                ; 2       ;
; date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~66                                                ; 2       ;
; date:U1|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[22]~65                                                ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[132]~332              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[133]~331              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[124]~329              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[125]~328              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[116]~326              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~325              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[108]~323              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[109]~322              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[100]~320              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[101]~319              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[92]~317               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[93]~316               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[84]~314               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[85]~313               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~311               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~310               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~308               ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~307               ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[133]~226                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[134]~225                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[135]~224                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[136]~223                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[137]~222                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[123]~220                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[124]~219                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[125]~218                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[126]~217                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[127]~216                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[113]~214                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[114]~213                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[115]~212                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[116]~211                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[117]~210                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[106]~208                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[107]~207                                              ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[190]~164                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[191]~163                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[192]~162                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[193]~161                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[194]~160                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|StageOut[195]~159                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~78                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[87]~76                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[139]~201                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[140]~200                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[141]~199                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[131]~197                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[132]~196                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[133]~195                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[123]~193                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[124]~192                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[125]~191                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[115]~189                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[116]~188                       ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Div3|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[117]~187                       ; 2       ;
; date:U1|lpm_divide:Div9|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~71                                                ; 2       ;
; date:U1|lpm_divide:Mod10|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[27]~71                                               ; 2       ;
; date:U1|Selector76~3                                                                                                                                                   ; 2       ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[22]~59                                                ; 2       ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[15]~57                                                ; 2       ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[15]~56                                                ; 2       ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[16]~55                                                ; 2       ;
; date:U1|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|StageOut[17]~54                                                ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[108]~247                                              ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[109]~246                                              ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[100]~244                                              ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[101]~243                                              ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[92]~241                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[93]~240                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[84]~238                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[85]~237                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[76]~235                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[77]~234                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[68]~232                                               ; 2       ;
; date:U1|lpm_divide:Mod4|lpm_divide_7bm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider|StageOut[69]~231                                               ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[56]~78                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[57]~72                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[48]~71                                                ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[157]~249                                              ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[58]~70                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[59]~69                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[60]~68                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[61]~67                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[49]~65                                                ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[158]~248                                              ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[50]~64                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[51]~63                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[52]~62                                                ; 2       ;
; date:U1|lpm_divide:Div4|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|StageOut[53]~61                                                ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[159]~247                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[160]~246                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[161]~245                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[162]~244                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[163]~243                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[146]~242                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[147]~241                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[148]~240                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[149]~239                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[150]~238                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[151]~237                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[135]~235                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[136]~234                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[137]~233                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[138]~232                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[139]~231                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[140]~230                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[126]~228                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[127]~227                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[128]~226                                              ; 2       ;
; date:U1|lpm_divide:Mod3|lpm_divide_hcm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[129]~225                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[135]~201                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[136]~200                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[137]~199                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[138]~198                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[139]~197                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[140]~196                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[126]~194                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[127]~193                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[128]~192                                              ; 2       ;
; date:U1|lpm_divide:Div3|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider|StageOut[129]~191                                              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[1]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[2]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[3]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[4]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[5]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[6]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[7]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[8]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[9]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[10]                                                                                                                    ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|rd_data[15]                                                                                                                    ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal3~3                                                                                                                       ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~11                                                                                                                 ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~7                                                                                                                  ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~5                                                                                                                  ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|flow_cnt[0]~2                                                                                                                  ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal2~3                                                                                                                       ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal0~4                                                                                                                       ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector4~0                                                                                                                    ; 2       ;
; count[27]                                                                                                                                                              ; 2       ;
; count[26]                                                                                                                                                              ; 2       ;
; count[31]                                                                                                                                                              ; 2       ;
; count[30]                                                                                                                                                              ; 2       ;
; count[29]                                                                                                                                                              ; 2       ;
; count[28]                                                                                                                                                              ; 2       ;
; count[25]                                                                                                                                                              ; 2       ;
; count[24]                                                                                                                                                              ; 2       ;
; count[23]                                                                                                                                                              ; 2       ;
; count[22]                                                                                                                                                              ; 2       ;
; count[21]                                                                                                                                                              ; 2       ;
; count[20]                                                                                                                                                              ; 2       ;
; count[19]                                                                                                                                                              ; 2       ;
; count[18]                                                                                                                                                              ; 2       ;
; count[17]                                                                                                                                                              ; 2       ;
; count[16]                                                                                                                                                              ; 2       ;
; count[14]                                                                                                                                                              ; 2       ;
; count[12]                                                                                                                                                              ; 2       ;
; count[15]                                                                                                                                                              ; 2       ;
; count[13]                                                                                                                                                              ; 2       ;
; count[11]                                                                                                                                                              ; 2       ;
; count[10]                                                                                                                                                              ; 2       ;
; count[9]                                                                                                                                                               ; 2       ;
; count[8]                                                                                                                                                               ; 2       ;
; count[7]                                                                                                                                                               ; 2       ;
; count[6]                                                                                                                                                               ; 2       ;
; count[4]                                                                                                                                                               ; 2       ;
; count[5]                                                                                                                                                               ; 2       ;
; count[3]                                                                                                                                                               ; 2       ;
; count[2]                                                                                                                                                               ; 2       ;
; count[1]                                                                                                                                                               ; 2       ;
; count[0]                                                                                                                                                               ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[131]~203                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[131]~202                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[132]~199                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[136]~191                                              ; 2       ;
; date:U1|lpm_divide:Mod8|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|StageOut[137]~190                                              ; 2       ;
; date:U1|Equal13~0                                                                                                                                                      ; 2       ;
; date:U1|always4~1                                                                                                                                                      ; 2       ;
; date:U1|always4~0                                                                                                                                                      ; 2       ;
; key1_reg1                                                                                                                                                              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|LessThan4~1                                                                                                                    ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Selector23~7                                                                                                                   ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal3~2                                                                                                                       ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|LessThan1~0                                                                                                                    ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.rd_byte                                                                                                              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.delay                                                                                                                ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.init                                                                                                                 ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|dq_out~1                                                                                                                       ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|Equal0~1                                                                                                                       ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[6]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[3]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|wr_data[1]                                                                                                                     ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.rd_temp                                                                                                              ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.temp_convert                                                                                                         ; 2       ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cur_state.rom_skip                                                                                                             ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~157                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~156                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod4|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~155                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~131                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~130                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~128                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod3|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~127                        ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~7                          ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~6                          ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~5                          ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~4                          ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~3                          ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~2                          ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~70                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[90]~69                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[91]~68                         ; 2       ;
; temp_disp:U2|seg_led:u_seg_led|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|StageOut[92]~67                         ; 2       ;
; key2_reg1                                                                                                                                                              ; 2       ;
; key3_reg1                                                                                                                                                              ; 2       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~61                                                ; 2       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~60                                                ; 2       ;
; date:U1|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~59                                                ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[66]~173                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[66]~172                                               ; 2       ;
; date:U1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[67]~171                                               ; 2       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~61                                                ; 2       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~60                                                ; 2       ;
; date:U1|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~59                                                ; 2       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~61                                                ; 2       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~60                                                ; 2       ;
; date:U1|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~59                                                ; 2       ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~61                                                ; 2       ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~60                                                ; 2       ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[26]~53                                                ; 2       ;
; date:U1|lpm_divide:Mod9|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[26]~52                                                ; 2       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~61                                                ; 2       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~60                                                ; 2       ;
; date:U1|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~59                                                ; 2       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~61                                                ; 2       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[31]~60                                                ; 2       ;
; date:U1|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|StageOut[32]~59                                                ; 2       ;
; date:U1|year[4]~4                                                                                                                                                      ; 2       ;
; date:U1|Equal21~3                                                                                                                                                      ; 2       ;
; date:U1|Equal21~2                                                                                                                                                      ; 2       ;
; date:U1|month[2]~5                                                                                                                                                     ; 2       ;
; date:U1|Selector95~1                                                                                                                                                   ; 2       ;
; date:U1|month~3                                                                                                                                                        ; 2       ;
; date:U1|Equal25~2                                                                                                                                                      ; 2       ;
; date:U1|Equal25~1                                                                                                                                                      ; 2       ;
; date:U1|Equal25~0                                                                                                                                                      ; 2       ;
; date:U1|week[0]~0                                                                                                                                                      ; 2       ;
; date:U1|count2[0]                                                                                                                                                      ; 2       ;
; date:U1|count2[1]                                                                                                                                                      ; 2       ;
; date:U1|count2[2]                                                                                                                                                      ; 2       ;
; date:U1|count2[3]                                                                                                                                                      ; 2       ;
; date:U1|count2[4]                                                                                                                                                      ; 2       ;
; date:U1|count2[5]                                                                                                                                                      ; 2       ;
; date:U1|count2[6]                                                                                                                                                      ; 2       ;
; date:U1|count2[7]                                                                                                                                                      ; 2       ;
; date:U1|count2[8]                                                                                                                                                      ; 2       ;
; date:U1|count2[9]                                                                                                                                                      ; 2       ;
; date:U1|count2[11]                                                                                                                                                     ; 2       ;
; date:U1|count2[10]                                                                                                                                                     ; 2       ;
; date:U1|count2[13]                                                                                                                                                     ; 2       ;
; date:U1|count2[14]                                                                                                                                                     ; 2       ;
; date:U1|count2[12]                                                                                                                                                     ; 2       ;
; date:U1|count2[15]                                                                                                                                                     ; 2       ;
; date:U1|count2[16]                                                                                                                                                     ; 2       ;
; date:U1|count2[17]                                                                                                                                                     ; 2       ;
; date:U1|count2[18]                                                                                                                                                     ; 2       ;
; date:U1|count2[19]                                                                                                                                                     ; 2       ;
; date:U1|count2[21]                                                                                                                                                     ; 2       ;
; date:U1|count2[22]                                                                                                                                                     ; 2       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 4,313 / 32,401 ( 13 % ) ;
; C16 interconnects           ; 36 / 1,326 ( 3 % )      ;
; C4 interconnects            ; 1,814 / 21,816 ( 8 % )  ;
; Direct links                ; 1,338 / 32,401 ( 4 % )  ;
; Global clocks               ; 6 / 10 ( 60 % )         ;
; Local interconnects         ; 2,239 / 10,320 ( 22 % ) ;
; R24 interconnects           ; 36 / 1,289 ( 3 % )      ;
; R4 interconnects            ; 1,950 / 28,186 ( 7 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.66) ; Number of LABs  (Total = 302) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 4                             ;
; 3                                           ; 8                             ;
; 4                                           ; 1                             ;
; 5                                           ; 3                             ;
; 6                                           ; 5                             ;
; 7                                           ; 6                             ;
; 8                                           ; 2                             ;
; 9                                           ; 6                             ;
; 10                                          ; 8                             ;
; 11                                          ; 6                             ;
; 12                                          ; 10                            ;
; 13                                          ; 13                            ;
; 14                                          ; 13                            ;
; 15                                          ; 36                            ;
; 16                                          ; 173                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.82) ; Number of LABs  (Total = 302) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 75                            ;
; 1 Clock                            ; 100                           ;
; 1 Clock enable                     ; 42                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Clock enables                    ; 4                             ;
; 2 Clocks                           ; 21                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.89) ; Number of LABs  (Total = 302) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 3                             ;
; 3                                            ; 5                             ;
; 4                                            ; 3                             ;
; 5                                            ; 6                             ;
; 6                                            ; 6                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 7                             ;
; 10                                           ; 4                             ;
; 11                                           ; 12                            ;
; 12                                           ; 10                            ;
; 13                                           ; 8                             ;
; 14                                           ; 23                            ;
; 15                                           ; 93                            ;
; 16                                           ; 29                            ;
; 17                                           ; 13                            ;
; 18                                           ; 10                            ;
; 19                                           ; 10                            ;
; 20                                           ; 8                             ;
; 21                                           ; 11                            ;
; 22                                           ; 2                             ;
; 23                                           ; 3                             ;
; 24                                           ; 6                             ;
; 25                                           ; 2                             ;
; 26                                           ; 3                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 3                             ;
; 30                                           ; 3                             ;
; 31                                           ; 1                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.77) ; Number of LABs  (Total = 302) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 15                            ;
; 2                                               ; 10                            ;
; 3                                               ; 16                            ;
; 4                                               ; 20                            ;
; 5                                               ; 22                            ;
; 6                                               ; 30                            ;
; 7                                               ; 38                            ;
; 8                                               ; 31                            ;
; 9                                               ; 27                            ;
; 10                                              ; 32                            ;
; 11                                              ; 18                            ;
; 12                                              ; 12                            ;
; 13                                              ; 2                             ;
; 14                                              ; 7                             ;
; 15                                              ; 6                             ;
; 16                                              ; 8                             ;
; 17                                              ; 1                             ;
; 18                                              ; 3                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.25) ; Number of LABs  (Total = 302) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 7                             ;
; 3                                            ; 8                             ;
; 4                                            ; 5                             ;
; 5                                            ; 13                            ;
; 6                                            ; 10                            ;
; 7                                            ; 6                             ;
; 8                                            ; 26                            ;
; 9                                            ; 12                            ;
; 10                                           ; 14                            ;
; 11                                           ; 20                            ;
; 12                                           ; 16                            ;
; 13                                           ; 22                            ;
; 14                                           ; 14                            ;
; 15                                           ; 26                            ;
; 16                                           ; 22                            ;
; 17                                           ; 15                            ;
; 18                                           ; 15                            ;
; 19                                           ; 6                             ;
; 20                                           ; 9                             ;
; 21                                           ; 8                             ;
; 22                                           ; 4                             ;
; 23                                           ; 6                             ;
; 24                                           ; 2                             ;
; 25                                           ; 2                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 2                             ;
; 33                                           ; 3                             ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 42        ; 0            ; 42        ; 0            ; 0            ; 42        ; 42        ; 0            ; 42        ; 42        ; 0            ; 35           ; 0            ; 0            ; 8            ; 0            ; 35           ; 8            ; 0            ; 0            ; 0            ; 35           ; 0            ; 0            ; 0            ; 0            ; 0            ; 42        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 42           ; 0         ; 42           ; 42           ; 0         ; 0         ; 42           ; 0         ; 0         ; 42           ; 7            ; 42           ; 42           ; 34           ; 42           ; 7            ; 34           ; 42           ; 42           ; 42           ; 7            ; 42           ; 42           ; 42           ; 42           ; 42           ; 0         ; 42           ; 42           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rw                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rs                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; en                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; beep               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sel[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; seg_led[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dq                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; keyen              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key3               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key2               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key1               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                          ;
+-----------------------------+----------------------+-------------------+
; Source Clock(s)             ; Destination Clock(s) ; Delay Added in ns ;
+-----------------------------+----------------------+-------------------+
; I/O                         ; date:U1|lcd_clk      ; 19.7              ;
; I/O                         ; clk                  ; 14.3              ;
; clk,rst,I/O                 ; date:U1|lcd_clk      ; 11.6              ;
; clk                         ; clk                  ; 9.1               ;
; rst                         ; clk                  ; 8.0               ;
; clk,date:U1|lcd_clk,rst,I/O ; date:U1|lcd_clk      ; 6.2               ;
; clk,I/O                     ; clk                  ; 2.1               ;
+-----------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                         ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
; Source Register                                 ; Destination Register                            ; Delay Added in ns ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
; date:U1|count_led[23]                           ; date:U1|count_led[23]                           ; 2.399             ;
; date:U1|lcd_clk                                 ; date:U1|lcd_clk                                 ; 2.227             ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us ; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us ; 2.224             ;
; temp_disp:U2|seg_led:u_seg_led|dri_clk          ; temp_disp:U2|seg_led:u_seg_led|dri_clk          ; 2.204             ;
; rst                                             ; date:U1|data[2]                                 ; 1.881             ;
; date:U1|two_8[2]~_emulated                      ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|two_8[2]~9                              ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|shi[5]                                  ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|shi[3]                                  ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|shi[6]                                  ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|shi[1]                                  ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|shi[2]                                  ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|shi[4]                                  ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|shi[7]                                  ; date:U1|data[2]                                 ; 1.120             ;
; date:U1|two_10[2]~_emulated                     ; date:U1|data[2]                                 ; 1.113             ;
; date:U1|two_10[2]~9                             ; date:U1|data[2]                                 ; 1.113             ;
; date:U1|count[30]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[29]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[28]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[27]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[26]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[25]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[24]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[23]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[22]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[21]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[20]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[19]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[18]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[17]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[16]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[15]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[14]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[13]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[12]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[11]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[10]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[9]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[8]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[7]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[6]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[5]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[4]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[3]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[2]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[1]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[31]                               ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|count[0]                                ; date:U1|lcd_clk                                 ; 1.113             ;
; date:U1|fen[5]                                  ; date:U1|data[2]                                 ; 1.113             ;
; date:U1|fen[6]                                  ; date:U1|data[2]                                 ; 1.113             ;
; date:U1|fen[3]                                  ; date:U1|data[2]                                 ; 1.113             ;
; date:U1|fen[4]                                  ; date:U1|data[2]                                 ; 1.113             ;
; date:U1|fen[7]                                  ; date:U1|data[2]                                 ; 1.113             ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[3]  ; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us ; 1.112             ;
; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|cnt[4]  ; temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us ; 1.112             ;
; temp_disp:U2|seg_led:u_seg_led|clk_cnt[2]       ; temp_disp:U2|seg_led:u_seg_led|dri_clk          ; 1.102             ;
; temp_disp:U2|seg_led:u_seg_led|clk_cnt[3]       ; temp_disp:U2|seg_led:u_seg_led|dri_clk          ; 1.102             ;
; temp_disp:U2|seg_led:u_seg_led|clk_cnt[1]       ; temp_disp:U2|seg_led:u_seg_led|dri_clk          ; 1.102             ;
; temp_disp:U2|seg_led:u_seg_led|clk_cnt[0]       ; temp_disp:U2|seg_led:u_seg_led|dri_clk          ; 1.102             ;
; date:U1|one_3[2]~_emulated                      ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|one_3[2]~9                              ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[14]                                ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[7]                                 ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[6]                                 ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[9]                                 ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[12]                                ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[13]                                ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[5]                                 ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[11]                                ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[8]                                 ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[4]                                 ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[3]                                 ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[2]                                 ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|year[10]                                ; date:U1|data[2]                                 ; 0.962             ;
; date:U1|one_4[3]~_emulated                      ; date:U1|data[3]                                 ; 0.948             ;
; date:U1|one_4[3]~13                             ; date:U1|data[3]                                 ; 0.948             ;
; date:U1|year[1]                                 ; date:U1|data[3]                                 ; 0.948             ;
; date:U1|one_4[1]~_emulated                      ; date:U1|data[1]                                 ; 0.891             ;
; date:U1|one_4[1]~5                              ; date:U1|data[1]                                 ; 0.891             ;
; date:U1|one_2[2]~_emulated                      ; date:U1|data[2]                                 ; 0.821             ;
; date:U1|one_2[2]~9                              ; date:U1|data[2]                                 ; 0.821             ;
; date:U1|two_13[6]~_emulated                     ; date:U1|data[6]                                 ; 0.803             ;
; date:U1|two_13[6]~23                            ; date:U1|data[6]                                 ; 0.803             ;
; date:U1|miao[7]                                 ; date:U1|data[6]                                 ; 0.803             ;
; date:U1|miao[6]                                 ; date:U1|data[6]                                 ; 0.803             ;
; date:U1|miao[5]                                 ; date:U1|data[6]                                 ; 0.803             ;
; date:U1|one_1[2]~_emulated                      ; date:U1|data[2]                                 ; 0.737             ;
; date:U1|one_1[2]~9                              ; date:U1|data[2]                                 ; 0.737             ;
; date:U1|one_9[6]~_emulated                      ; date:U1|data[6]                                 ; 0.719             ;
; date:U1|one_9[6]~23                             ; date:U1|data[6]                                 ; 0.719             ;
; date:U1|dat[7]                                  ; date:U1|data[6]                                 ; 0.719             ;
; date:U1|dat[6]                                  ; date:U1|data[6]                                 ; 0.719             ;
; date:U1|dat[5]                                  ; date:U1|data[6]                                 ; 0.719             ;
; date:U1|one_1[6]~_emulated                      ; date:U1|data[6]                                 ; 0.713             ;
; date:U1|one_1[6]~25                             ; date:U1|data[6]                                 ; 0.713             ;
; date:U1|one_6[4]~_emulated                      ; date:U1|data[4]                                 ; 0.657             ;
; date:U1|one_6[4]~17                             ; date:U1|data[4]                                 ; 0.657             ;
; date:U1|month[7]                                ; date:U1|data[4]                                 ; 0.657             ;
; date:U1|month[6]                                ; date:U1|data[4]                                 ; 0.657             ;
; date:U1|month[5]                                ; date:U1|data[4]                                 ; 0.657             ;
+-------------------------------------------------+-------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "date"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'date.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node rst~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node date:U1|one_13[5]
        Info (176357): Destination node date:U1|two_14[0]~2
        Info (176357): Destination node date:U1|two_11[0]~2
        Info (176357): Destination node date:U1|two_13[0]~2
        Info (176357): Destination node date:U1|two_8[0]~2
        Info (176357): Destination node date:U1|two_10[0]~2
        Info (176357): Destination node date:U1|two_7[0]~2
        Info (176357): Destination node date:U1|two_1[1]~0
        Info (176357): Destination node date:U1|two_1[1]~1
        Info (176357): Destination node date:U1|two_3[0]~0
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node temp_disp:U2|ds18b20_dri:u1_ds18b20_dri|clk_1us~0
Info (176353): Automatically promoted node temp_disp:U2|seg_led:u_seg_led|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node temp_disp:U2|seg_led:u_seg_led|dri_clk~0
Info (176353): Automatically promoted node date:U1|lcd_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node date:U1|lcd_clk~0
        Info (176357): Destination node en~output
Info (176353): Automatically promoted node date:U1|count_led[23] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node date:U1|count_led[23]~67
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.95 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/A/Desktop/data2222222/output_files/date.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5367 megabytes
    Info: Processing ended: Wed Jul 03 18:13:45 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/A/Desktop/data2222222/output_files/date.fit.smsg.


