Renee St. Amant , Daniel A. Jimenez , Doug Burger, Low-power, high-performance analog neural branch prediction, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.447-458, November 08-12, 2008[doi>10.1109/MICRO.2008.4771812]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Srimat Chakradhar , Murugan Sankaradas , Venkata Jakkula , Srihari Cadambi, A dynamically configurable coprocessor for convolutional neural networks, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815993]
Tianshi Chen , Yunji Chen , Marc Duranton , Qi Guo , Atif Hashmi , Mikko Lipasti , Andrew Nere , Shi Qiu , Michele Sebag , Olivier Temam, BenchNN: On the broad potential application scope of hardware neural network accelerators, Proceedings of the 2012 IEEE International Symposium on Workload Characterization (IISWC), p.36-45, November 04-06, 2012[doi>10.1109/IISWC.2012.6402898]
Yunji Chen , Tao Luo , Shaoli Liu , Shijin Zhang , Liqiang He , Jia Wang , Ling Li , Tianshi Chen , Zhiwei Xu , Ninghui Sun , Olivier Temam, DaDianNao: A Machine-Learning Supercomputer, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.58]
Adam Coates, Brody Huval, Tao Wang, David J. Wu, and Andrew Y. Ng. 2013. Deep learning with cots hpc systems. In International Conference on Machine Learning. http://jmlr.org/proceedings/papers/v28/coates13.html.
Corinna Cortes , Vladimir Vapnik, Support-Vector Networks, Machine Learning, v.20 n.3, p.273-297, Sept. 1995[doi>10.1023/A:1022627411411]
George E. Dahl, Tara N. Sainath, and Geoffrey E. Hinton. 2013. Improving deep neural networks for LVCSR using rectified linear units and dropout. In International Conference on Acoustics, Speech and Signal Processing. http://www.cs.toronto.edu/∼gdahl/papers/reluDropoutBN&lowbar;icassp2013.pdf.
Sorin Draghici, On the capabilities of neural networks using limited precision weights, Neural Networks, v.15 n.3, p.395-414, April 2002[doi>10.1016/S0893-6080(02)00032-1]
Zidong Du, Avinash Lingamneni, Yunji Chen, Krishna V. Palem, Olivier Temam, and Chengyong Wu. 2014. Leveraging the error resilience of machine-learning applications for designing highly energy efficient accelerators. In Asia and South Pacific Design Automation Conference.
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
Hadi Esmaeilzadeh , Adrian Sampson , Luis Ceze , Doug Burger, Neural Acceleration for General-Purpose Approximate Programs, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.449-460, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.48]
Kevin Fan, Manjunath Kudlur, Ganesh S. Dasika, and Scott A. Mahlke. 2009. Bridging the computation gap between programmable processors and hardwired accelerators. In HPCA. IEEE Computer Society, 313--322.
Clement Farabet, Berin Martini, Benoit Corda, Polina Akselrod, Eugenio Culurciello, and Yann LeCun. 2011. NeuFlow: A runtime reconfigurable dataflow processor for vision. In CVPR Workshop. IEEE, 109--116. DOI:http://dx.doi.org/10.1109/CVPRW.2011.5981829
Rehan Hameed , Wajahat Qadeer , Megan Wachs , Omid Azizi , Alex Solomatnikov , Benjamin C. Lee , Stephen Richardson , Christos Kozyrakis , Mark Horowitz, Understanding sources of inefficiency in general-purpose chips, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815968]
Atif Hashmi , Andrew Nere , James Jamal Thomas , Mikko Lipasti, A case for neuromorphic ISAs, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950385]
Geoffrey E. Hinton and N. Srivastava. 2012. Improving neural networks by preventing co-adaptation of feature detectors. arXiv preprint arXiv (2012), 1--18. http://arxiv.org/abs/1207.0580
J. L. Holi , J. -N. Hwang, Finite Precision Error Analysis of Neural Network Hardware Implementations, IEEE Transactions on Computers, v.42 n.3, p.281-290, March 1993[doi>10.1109/12.210171]
Mark Holler , Simon Tam , Hernan Castro , Ronald Benson, An electrically trainable artificial neural network (ETANN) with 10240 “Floating Gate” synapses, Artificial neural networks: electronic implementations, IEEE Press, Piscataway, NJ, 1990
Po-Sen Huang , Xiaodong He , Jianfeng Gao , Li Deng , Alex Acero , Larry Heck, Learning deep structured semantic models for web search using clickthrough data, Proceedings of the 22nd ACM international conference on Conference on information & knowledge management, October 27-November 01, 2013, San Francisco, California, USA[doi>10.1145/2505515.2505665]
Muhammad Mukaram Khan, David R. Lester, Luis A. Plana, Alexander D. Rast, Xin Jin, Eustace Painkras, and Stephen B. Furber. 2008. SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor. In IEEE International Joint Conference on Neural Networks (IJCNN). IEEE, 2849--2856. DOI:http://dx.doi.org/10.1109/IJCNN.2008.4634199
Joo-young Kim, Minsu Kim, Seungjin Lee, Jinwook Oh, Kwanho Kim, and Hoi-jun Yoo. 2010. A 201.4 GOPS 496 mW real-time multi-object recognition processor with bio-inspired neural perception engine. IEEE Journal of Solid-State Circuits 45, 1 (Jan. 2010), 32--45. DOI:http://dx.doi.org/10.1109/JSSC.2009.2031768
Eric J. King and Earl E. Swartzlander Jr. 1997. Data-dependent truncation scheme for parallel multipliers. In Conference Record of the 31st Asilomar Conference on Signals, Systems & Computers, Vol. 2. IEEE, 1178--1182.
Daniel Larkin , Andrew Kinane , Valentin Muresan , Noel O’Connor, An efficient hardware architecture for a neural network activation function generator, Proceedings of the Third international conference on Advances in Neural Networks, May 28-June 01, 2006, Chengdu, China[doi>10.1007/11760191_192]
Daniel Larkin , Andrew Kinane , Noel O'Connor, Towards hardware acceleration of neuroevolution for multimedia processing applications on mobile devices, Proceedings of the 13th international conference on Neural information processing, October 03-06, 2006, Hong Kong, China
Hugo Larochelle , Dumitru Erhan , Aaron Courville , James Bergstra , Yoshua Bengio, An empirical evaluation of deep architectures on problems with many factors of variation, Proceedings of the 24th international conference on Machine learning, p.473-480, June 20-24, 2007, Corvalis, Oregon, USA[doi>10.1145/1273496.1273556]
Quoc V. Le, MarcAurelio Aurelio Ranzato, Rajat Monga, Matthieu Devin, Kai Chen, Greg S. Corrado, Jeffrey Dean, and Andrew Y. Ng. 2012. Building high-level features using large scale unsupervised learning. In International Conference on Machine Learning.
Yann Lecun, Léon Bottou, Yoshua Bengio, and Patrick Haffner. 1998. Gradient-based learning applied to document recognition. Proc. IEEE 86 (1998). DOI:http://dx.doi.org/10.1109/5.726791
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Ahmed Al Maashri , Michael Debole , Matthew Cotter , Nandhini Chandramoorthy , Yang Xiao , Vijaykrishnan Narayanan , Chaitali Chakrabarti, Accelerating neuromorphic vision algorithms for recognition, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228465]
Paul Merolla, John Arthur, Filipp Akopyan, Nabil Imam, Rajit Manohar, and D. S. Modha. 2011. A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm. In IEEE Custom Integrated Circuits Conference. IEEE, 1--4.
Volodymyr Mnih and Geoffrey Hinton. 2012. Learning to label aerial images from noisy data. In Proceedings of the 29th International Conference on Machine Learning (ICML’12). 567--574.
Mike Muller. 2010. Dark silicon and the internet. In EE Times “Designing with ARM” Virtual Conference.
Wajahat Qadeer , Rehan Hameed , Ofer Shacham , Preethi Venkatesan , Christos Kozyrakis , Mark A. Horowitz, Convolution engine: balancing efficiency & flexibility in specialized computing, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485925]
Johannes Schemmel, Johannes Fieres, and Karlheinz Meier. 2008. Wafer-scale integration of analog neural networks. In International Joint Conference on Neural Networks. IEEE, 431--438. DOI:http://dx.doi.org/10.1109/IJCNN.2008.4633828
Pierre Sermanet, Soumith Chintala, and Y. LeCun. 2012. Convolutional neural networks applied to house numbers digit classification. In International Conference on Pattern Recognition. http://ieeexplore.ieee.org/xpls/abs_all.jsp&quest;arnumber&equals;6460867.
Pierre Sermanet and Yann LeCun. 2011. Traffic sign recognition with multi-scale convolutional networks. In International Joint Conference on Neural Networks. IEEE, 2809--2813. DOI:http://dx.doi.org/10.1109/IJCNN.2011.6033589
Thomas Serre , Lior Wolf , Stanley Bileschi , Maximilian Riesenhuber , Tomaso Poggio, Robust Object Recognition with Cortex-Like Mechanisms, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.29 n.3, p.411-426, March 2007[doi>10.1109/TPAMI.2007.56]
Olivier Temam, A defect-tolerant accelerator for emerging high-performance applications, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
O. Temam , N. Drach, Software assistance for data caches, Future Generation Computer Systems, v.11 n.6, p.519-536, Oct. 1995[doi>10.1016/0167-739X(95)00022-K]
Shyamkumar Thoziyoor, Naveen Muralimanohar, and JH Ahn. 2008. CACTI 5.1. HP Labs, Palo Alto, Tech (2008). http://www.hpl.hp.com/techreports/2008/HPL-2008-20.pdf&quest;q&equals;cacti.
Vincent Vanhoucke, Andrew Senior, and Mark Z. Mao. 2011. Improving the speed of neural networks on CPUs. In Deep Learning and Unsupervised Feature Learning Workshop, NIPS 2011.
Ganesh Venkatesh , Jack Sampson , Nathan Goulding-Hotta , Sravanthi Kota Venkata , Michael Bedford Taylor , Steven Swanson, QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155640]
R. J. Vogelstein , U. Mallik , J. T. Vogelstein , G. Cauwenberghs, Dynamically Reconfigurable Silicon Array of Spiking Neurons With Conductance-Based Synapses, IEEE Transactions on Neural Networks, v.18 n.1, p.253-265, January 2007[doi>10.1109/TNN.2006.883007]
Sami Yehia, Sylvain Girbal, Hugues Berry, and Olivier Temam. 2009. Reconciling specialization and flexibility through compound circuits. In International Symposium on High Performance Computer Architecture. IEEE, 277--288. DOI:http://dx.doi.org/10.1109/HPCA.2009.4798263
