<<<<<<< Updated upstream
Running: F:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/testbench_isim_beh.exe -prj C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/testbench_beh.prj work.testbench 
=======
Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/Test_coProcessor_isim_beh.exe" -prj "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/Test_coProcessor_beh.prj" "work.Test_coProcessor" 
>>>>>>> Stashed changes
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult8.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult4.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult2.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult16.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShift_Mult1.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShifter_Mult.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder_Basic.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coMult_Unit.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coComparer_Basic.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder_Mult.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShiftR_ALU.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coShiftLR_Nml.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coRegister_Array.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coMultiplier.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coComparer8.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coComparer23.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder8.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder26.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coAdder23.vhd" into library work
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coProcessor.vhd" into library work
<<<<<<< Updated upstream
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/Test_coProc.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:410 - "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/coMultiplier.vhd" Line 66: Expression has 24 elements ; expected 48
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit testbench in library work failed
=======
Parsing VHDL file "C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/co_src/Test_coProcessor.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity coRegister_Array [coregister_array_default]
Compiling architecture behavioral of entity coShift_Mult1 [coshift_mult1_default]
Compiling architecture behavioral of entity coShift_Mult2 [coshift_mult2_default]
Compiling architecture behavioral of entity coShift_Mult4 [coshift_mult4_default]
Compiling architecture behavioral of entity coShift_Mult8 [coshift_mult8_default]
Compiling architecture behavioral of entity coShift_Mult16 [coshift_mult16_default]
Compiling architecture behavioral of entity coShifter_Mult [coshifter_mult_default]
Compiling architecture behavioral of entity coMult_Unit [comult_unit_default]
Compiling architecture behavioral of entity coAdder_Basic [coadder_basic_default]
Compiling architecture behavioral of entity coAdder_Mult [coadder_mult_default]
Compiling architecture behavioral of entity coMultiplier [comultiplier_default]
Compiling architecture behavioral of entity coComparer_Basic [cocomparer_basic_default]
Compiling architecture behavioral of entity coComparer8 [cocomparer8_default]
Compiling architecture behavioral of entity coComparer23 [cocomparer23_default]
Compiling architecture behavioral of entity coAdder8 [coadder8_default]
Compiling architecture behavioral of entity coShiftR_ALU [coshiftr_alu_default]
Compiling architecture behavioral of entity coAdder23 [coadder23_default]
Compiling architecture behavioral of entity coShiftLR_Nml [coshiftlr_nml_default]
Compiling architecture behavioral of entity coAdder26 [coadder26_default]
Compiling architecture behavioral of entity coProcessor [coprocessor_default]
Compiling architecture behavior of entity test_coprocessor
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 46 VHDL Units
Built simulation executable C:/Users/Shreyan/Desktop/LOL/Assgt4-CompArch/Test_coProcessor_isim_beh.exe
Fuse Memory Usage: 38320 KB
Fuse CPU Usage: 812 ms
>>>>>>> Stashed changes
