m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/simulation/modelsim
Eeca1_assignment1
Z1 w1508421008
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
Z6 FC:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
l0
L5
V33aj0M<NF20ziSKFWKUeU1
!s100 5UiDc`j8g7hmGLnZbM<h83
Z7 OV;C;10.5b;63
31
Z8 !s110 1508421078
!i10b 1
Z9 !s108 1508421078.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd|
Z11 !s107 C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
Z14 DEx4 work 16 eca1_assignment1 0 22 33aj0M<NF20ziSKFWKUeU1
l25
L12
V3Z1n^WH_QE2bWIdE7V9aK0
!s100 D0Nnjz>FX49]F[J]zQE9]1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etb_eca1_assignment1
Z15 w1508404348
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z17 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z18 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R4
R3
R2
R0
Z19 8C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/simulation/modelsim/tb_ECA1_Assignment1.vhd
Z20 FC:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/simulation/modelsim/tb_ECA1_Assignment1.vhd
l0
L8
VLJ<AR@icK35kcMgOiQM;?1
!s100 =AM7DH0XGcPzmU]eCD?@N2
R7
31
Z21 !s110 1508417673
!i10b 1
Z22 !s108 1508417673.000000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/simulation/modelsim/tb_ECA1_Assignment1.vhd|
Z24 !s107 C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/simulation/modelsim/tb_ECA1_Assignment1.vhd|
!i113 1
R12
R13
Atb_eca1_assignment1_arch
R16
R17
R18
R4
R3
R2
DEx4 work 19 tb_eca1_assignment1 0 22 LJ<AR@icK35kcMgOiQM;?1
l19
L11
VEJY4BG3O]]_KEoSh6c6mQ2
!s100 Y5d4W`WQ_N[F;2NJPRnU?1
R7
31
R21
!i10b 1
R22
R23
R24
!i113 1
R12
R13
