// Seed: 2132852975
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    output supply0 id_10,
    input id_11,
    input id_12,
    input id_13
);
  assign id_6 = 1;
  reg id_14;
  assign id_10[1] = id_9;
  logic id_15;
  assign id_2 = 1;
  type_22(
      1, 1, id_4, id_7
  );
  always @(posedge id_5) begin
    id_14 <= 1;
  end
endmodule
module module_1 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    output logic id_7,
    input id_8,
    output id_9,
    input id_10,
    input id_11
    , id_14
);
  always @(posedge id_10 == id_3) id_0 = id_10;
  assign id_9 = 1;
endmodule
