# RTL_to_GDSII_64bit_MAC
Complete RTL-to-GDSII implementation of a 64-bit Multiply-Accumulate (MAC) unit using the Vedic Urdhva Tiryagbhyam multiplication algorithm. Designed in Verilog and implemented in 90 nm CMOS, covering synthesis, floorplanning, placement, CTS, routing, and sign-off.
