

================================================================
== Vitis HLS Report for 'multi_stage_mul_h_update_m_t_a'
================================================================
* Date:           Thu Dec 12 16:24:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|      0|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|      0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------+-----+-----+------------+--------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  multi_stage_mul_h_update_m_t_a|  return value|
|ap_return_0  |  out|  256|  ap_ctrl_hs|  multi_stage_mul_h_update_m_t_a|  return value|
|ap_return_1  |  out|  256|  ap_ctrl_hs|  multi_stage_mul_h_update_m_t_a|  return value|
|ap_return_2  |  out|  256|  ap_ctrl_hs|  multi_stage_mul_h_update_m_t_a|  return value|
|m_V_write    |   in|  256|     ap_none|                       m_V_write|        scalar|
|t_V_read     |   in|  255|     ap_none|                        t_V_read|        scalar|
|a_V_read     |   in|  256|     ap_none|                        a_V_read|        scalar|
+-------------+-----+-----+------------+--------------------------------+--------------+

