

================================================================
== Vivado HLS Report for 'pool2'
================================================================
* Date:           Tue Jul  9 15:58:45 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.620|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5661|  5661|  5661|  5661|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |  5660|  5660|      1132|          -|          -|     5|    no    |
        | + Loop 1.1           |  1130|  1130|       226|          -|          -|     5|    no    |
        |  ++ pool2_1          |   224|   224|        14|          -|          -|    16|    no    |
        |   +++ pool2_1.1      |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ pool2_1.1.1  |     4|     4|         2|          -|          -|     2|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "br label %.loopexit4" [function.cpp:119]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit4.loopexit ]"   --->   Operation 9 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.98ns)   --->   "%icmp_ln119 = icmp eq i3 %i_0, -3" [function.cpp:119]   --->   Operation 10 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.76ns)   --->   "%i = add i3 %i_0, 1" [function.cpp:119]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln119, label %1, label %.preheader27.preheader" [function.cpp:119]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [function.cpp:130]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %i_0 to i6" [function.cpp:136]   --->   Operation 15 'zext' 'zext_ln203' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [function.cpp:136]   --->   Operation 16 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %tmp_1 to i6" [function.cpp:136]   --->   Operation 17 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.02ns)   --->   "%add_ln203 = add i6 %zext_ln203, %zext_ln203_1" [function.cpp:136]   --->   Operation 18 'add' 'add_ln203' <Predicate = (!icmp_ln119)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.46ns)   --->   "br label %.preheader27" [function.cpp:121]   --->   Operation 19 'br' <Predicate = (!icmp_ln119)> <Delay = 0.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [function.cpp:140]   --->   Operation 20 'ret' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.28>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader27.preheader ], [ %j, %.preheader27.loopexit ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.98ns)   --->   "%icmp_ln121 = icmp eq i3 %j_0, -3" [function.cpp:121]   --->   Operation 22 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 23 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.76ns)   --->   "%j = add i3 %j_0, 1" [function.cpp:121]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %.loopexit4.loopexit, label %.preheader26.preheader" [function.cpp:121]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln130_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_0, i1 false)" [function.cpp:130]   --->   Operation 26 'bitconcatenate' 'shl_ln130_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i3 %j_0 to i6" [function.cpp:136]   --->   Operation 27 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.28ns)   --->   "%add_ln203_1 = add i6 %zext_ln203_2, %add_ln203" [function.cpp:136]   --->   Operation 28 'add' 'add_ln203_1' <Predicate = (!icmp_ln121)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_1, i4 0)" [function.cpp:123]   --->   Operation 29 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.46ns)   --->   "br label %.preheader26" [function.cpp:123]   --->   Operation 30 'br' <Predicate = (!icmp_ln121)> <Delay = 0.46>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 31 'br' <Predicate = (icmp_ln121)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.41>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ %k, %pool2_1_end ], [ 0, %.preheader26.preheader ]"   --->   Operation 32 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.97ns)   --->   "%icmp_ln123 = icmp eq i5 %k_0, -16" [function.cpp:123]   --->   Operation 33 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 34 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.02ns)   --->   "%k = add i5 %k_0, 1" [function.cpp:123]   --->   Operation 35 'add' 'k' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %.preheader27.loopexit, label %pool2_1_begin" [function.cpp:123]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str11) nounwind" [function.cpp:124]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str11)" [function.cpp:124]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i5 %k_0 to i12" [function.cpp:136]   --->   Operation 39 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i5 %k_0 to i10" [function.cpp:136]   --->   Operation 40 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.41ns)   --->   "%add_ln203_2 = add i10 %tmp_3_cast, %zext_ln203_4" [function.cpp:136]   --->   Operation 41 'add' 'add_ln203_2' <Predicate = (!icmp_ln123)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i10 %add_ln203_2 to i64" [function.cpp:136]   --->   Operation 42 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [400 x i16]* %out_V, i64 0, i64 %zext_ln203_5" [function.cpp:136]   --->   Operation 43 'getelementptr' 'out_V_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.46ns)   --->   "br label %.loopexit" [function.cpp:126]   --->   Operation 44 'br' <Predicate = (!icmp_ln123)> <Delay = 0.46>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader27"   --->   Operation 45 'br' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%p_07_1 = phi i16 [ 0, %pool2_1_begin ], [ %p_07_2, %.loopexit.loopexit ]" [function.cpp:130]   --->   Operation 46 'phi' 'p_07_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%x_0 = phi i2 [ 0, %pool2_1_begin ], [ %x, %.loopexit.loopexit ]"   --->   Operation 47 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i2 %x_0 to i4" [function.cpp:126]   --->   Operation 48 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.50ns)   --->   "%icmp_ln126 = icmp eq i2 %x_0, -2" [function.cpp:126]   --->   Operation 49 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 50 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.63ns)   --->   "%x = add i2 %x_0, 1" [function.cpp:126]   --->   Operation 51 'add' 'x' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %pool2_1_end, label %.preheader.preheader" [function.cpp:126]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.99ns)   --->   "%add_ln130 = add i4 %zext_ln126, %shl_ln" [function.cpp:130]   --->   Operation 53 'add' 'add_ln130' <Predicate = (!icmp_ln126)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln130, i3 0)" [function.cpp:130]   --->   Operation 54 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i7 %tmp_4 to i8" [function.cpp:130]   --->   Operation 55 'zext' 'zext_ln1494' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln130, i1 false)" [function.cpp:130]   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i5 %tmp_5 to i8" [function.cpp:130]   --->   Operation 57 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.31ns)   --->   "%add_ln1494 = add i8 %zext_ln1494_1, %zext_ln1494" [function.cpp:130]   --->   Operation 58 'add' 'add_ln1494' <Predicate = (!icmp_ln126)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.46ns)   --->   "br label %.preheader" [function.cpp:128]   --->   Operation 59 'br' <Predicate = (!icmp_ln126)> <Delay = 0.46>
ST_5 : Operation 60 [1/1] (2.77ns)   --->   "store i16 %p_07_1, i16* %out_V_addr, align 2" [function.cpp:136]   --->   Operation 60 'store' <Predicate = (icmp_ln126)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str11, i32 %tmp)" [function.cpp:137]   --->   Operation 61 'specregionend' 'empty_23' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader26" [function.cpp:123]   --->   Operation 62 'br' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.62>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%p_07_2 = phi i16 [ %select_ln130, %._crit_edge ], [ %p_07_1, %.preheader.preheader ]" [function.cpp:130]   --->   Operation 63 'phi' 'p_07_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%y_0 = phi i2 [ %y, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i2 %y_0 to i4" [function.cpp:128]   --->   Operation 65 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.50ns)   --->   "%icmp_ln128 = icmp eq i2 %y_0, -2" [function.cpp:128]   --->   Operation 66 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 67 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.63ns)   --->   "%y = add i2 %y_0, 1" [function.cpp:128]   --->   Operation 68 'add' 'y' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.loopexit.loopexit, label %._crit_edge" [function.cpp:128]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.99ns)   --->   "%add_ln130_1 = add i4 %shl_ln130_1, %zext_ln128" [function.cpp:130]   --->   Operation 70 'add' 'add_ln130_1' <Predicate = (!icmp_ln128)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i4 %add_ln130_1 to i8" [function.cpp:130]   --->   Operation 71 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.30ns)   --->   "%add_ln1494_1 = add i8 %zext_ln1494_2, %add_ln1494" [function.cpp:130]   --->   Operation 72 'add' 'add_ln1494_1' <Predicate = (!icmp_ln128)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln1494_1, i4 0)" [function.cpp:130]   --->   Operation 73 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.54ns)   --->   "%add_ln1494_2 = add i12 %zext_ln203_3, %tmp_7_cast" [function.cpp:130]   --->   Operation 74 'add' 'add_ln1494_2' <Predicate = (!icmp_ln128)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i12 %add_ln1494_2 to i64" [function.cpp:130]   --->   Operation 75 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%C2_out_V_addr = getelementptr [1600 x i16]* @C2_out_V, i64 0, i64 %zext_ln1494_3" [function.cpp:130]   --->   Operation 76 'getelementptr' 'C2_out_V_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (2.77ns)   --->   "%max_V = load i16* %C2_out_V_addr, align 2" [function.cpp:130]   --->   Operation 77 'load' 'max_V' <Predicate = (!icmp_ln128)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 78 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.53>
ST_7 : Operation 79 [1/2] (2.77ns)   --->   "%max_V = load i16* %C2_out_V_addr, align 2" [function.cpp:130]   --->   Operation 79 'load' 'max_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_7 : Operation 80 [1/1] (2.13ns)   --->   "%icmp_ln1494 = icmp sgt i16 %max_V, %p_07_2" [function.cpp:130]   --->   Operation 80 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.62ns)   --->   "%select_ln130 = select i1 %icmp_ln1494, i16 %max_V, i16 %p_07_2" [function.cpp:130]   --->   Operation 81 'select' 'select_ln130' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader" [function.cpp:128]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln119           (br               ) [ 01111111]
i_0                (phi              ) [ 00100000]
icmp_ln119         (icmp             ) [ 00111111]
empty              (speclooptripcount) [ 00000000]
i                  (add              ) [ 01111111]
br_ln119           (br               ) [ 00000000]
shl_ln             (bitconcatenate   ) [ 00011111]
zext_ln203         (zext             ) [ 00000000]
tmp_1              (bitconcatenate   ) [ 00000000]
zext_ln203_1       (zext             ) [ 00000000]
add_ln203          (add              ) [ 00011111]
br_ln121           (br               ) [ 00111111]
ret_ln140          (ret              ) [ 00000000]
j_0                (phi              ) [ 00010000]
icmp_ln121         (icmp             ) [ 00111111]
empty_19           (speclooptripcount) [ 00000000]
j                  (add              ) [ 00111111]
br_ln121           (br               ) [ 00000000]
shl_ln130_1        (bitconcatenate   ) [ 00001111]
zext_ln203_2       (zext             ) [ 00000000]
add_ln203_1        (add              ) [ 00000000]
tmp_3_cast         (bitconcatenate   ) [ 00001111]
br_ln123           (br               ) [ 00111111]
br_ln0             (br               ) [ 01111111]
k_0                (phi              ) [ 00001000]
icmp_ln123         (icmp             ) [ 00111111]
empty_20           (speclooptripcount) [ 00000000]
k                  (add              ) [ 00111111]
br_ln123           (br               ) [ 00000000]
specloopname_ln124 (specloopname     ) [ 00000000]
tmp                (specregionbegin  ) [ 00000111]
zext_ln203_3       (zext             ) [ 00000111]
zext_ln203_4       (zext             ) [ 00000000]
add_ln203_2        (add              ) [ 00000000]
zext_ln203_5       (zext             ) [ 00000000]
out_V_addr         (getelementptr    ) [ 00000111]
br_ln126           (br               ) [ 00111111]
br_ln0             (br               ) [ 00111111]
p_07_1             (phi              ) [ 00000111]
x_0                (phi              ) [ 00000100]
zext_ln126         (zext             ) [ 00000000]
icmp_ln126         (icmp             ) [ 00111111]
empty_21           (speclooptripcount) [ 00000000]
x                  (add              ) [ 00111111]
br_ln126           (br               ) [ 00000000]
add_ln130          (add              ) [ 00000000]
tmp_4              (bitconcatenate   ) [ 00000000]
zext_ln1494        (zext             ) [ 00000000]
tmp_5              (bitconcatenate   ) [ 00000000]
zext_ln1494_1      (zext             ) [ 00000000]
add_ln1494         (add              ) [ 00000011]
br_ln128           (br               ) [ 00111111]
store_ln136        (store            ) [ 00000000]
empty_23           (specregionend    ) [ 00000000]
br_ln123           (br               ) [ 00111111]
p_07_2             (phi              ) [ 00111111]
y_0                (phi              ) [ 00000010]
zext_ln128         (zext             ) [ 00000000]
icmp_ln128         (icmp             ) [ 00111111]
empty_22           (speclooptripcount) [ 00000000]
y                  (add              ) [ 00111111]
br_ln128           (br               ) [ 00000000]
add_ln130_1        (add              ) [ 00000000]
zext_ln1494_2      (zext             ) [ 00000000]
add_ln1494_1       (add              ) [ 00000000]
tmp_7_cast         (bitconcatenate   ) [ 00000000]
add_ln1494_2       (add              ) [ 00000000]
zext_ln1494_3      (zext             ) [ 00000000]
C2_out_V_addr      (getelementptr    ) [ 00000001]
br_ln0             (br               ) [ 00111111]
max_V              (load             ) [ 00000000]
icmp_ln1494        (icmp             ) [ 00000000]
select_ln130       (select           ) [ 00111111]
br_ln128           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C2_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C2_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="out_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln136_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="9" slack="1"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="C2_out_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="12" slack="0"/>
<pin id="74" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C2_out_V_addr/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="11" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V/6 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="1"/>
<pin id="85" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="j_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="k_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="k_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_07_1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="1"/>
<pin id="118" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_07_1 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_07_1_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="16" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_07_1/5 "/>
</bind>
</comp>

<comp id="129" class="1005" name="x_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="1"/>
<pin id="131" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="x_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="2" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_07_2_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_07_2 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_07_2_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="16" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_07_2/6 "/>
</bind>
</comp>

<comp id="152" class="1005" name="y_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="y_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln119_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln203_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln203_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln203_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln121_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln130_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln130_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln203_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln203_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="1"/>
<pin id="232" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_3_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln123_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="k_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln203_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln203_4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln203_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="1"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln203_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln126_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln126_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="2" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="x_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln130_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="3"/>
<pin id="291" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_4_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln1494_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln1494_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln1494_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln128_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln128_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="y_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln130_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="3"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln1494_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln1494_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="1"/>
<pin id="351" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_7_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln1494_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="2"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln1494_3_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln1494_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="1"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln130_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="0"/>
<pin id="380" dir="0" index="2" bw="16" slack="1"/>
<pin id="381" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln130/7 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="393" class="1005" name="shl_ln_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="3"/>
<pin id="395" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="398" class="1005" name="add_ln203_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="1"/>
<pin id="400" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="406" class="1005" name="j_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="411" class="1005" name="shl_ln130_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="3"/>
<pin id="413" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln130_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_3_cast_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="1"/>
<pin id="418" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="424" class="1005" name="k_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="429" class="1005" name="zext_ln203_3_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="12" slack="2"/>
<pin id="431" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="out_V_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="1"/>
<pin id="436" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="x_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="447" class="1005" name="add_ln1494_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="1"/>
<pin id="449" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1494 "/>
</bind>
</comp>

<comp id="455" class="1005" name="y_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="460" class="1005" name="C2_out_V_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="1"/>
<pin id="462" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C2_out_V_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="select_ln130_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln130 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="40" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="65" pin=1"/></net>

<net id="128"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="140" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="150"><net_src comp="116" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="87" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="87" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="87" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="87" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="87" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="183" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="98" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="98" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="98" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="98" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="109" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="109" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="109" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="109" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="275"><net_src comp="133" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="133" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="133" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="272" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="4" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="288" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="16" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="301" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="156" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="156" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="156" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="323" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="56" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="375"><net_src comp="77" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="140" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="77" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="140" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="169" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="396"><net_src comp="175" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="401"><net_src comp="199" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="409"><net_src comp="211" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="414"><net_src comp="217" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="419"><net_src comp="234" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="427"><net_src comp="248" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="432"><net_src comp="254" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="437"><net_src comp="58" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="445"><net_src comp="282" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="450"><net_src comp="317" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="458"><net_src comp="333" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="463"><net_src comp="70" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="468"><net_src comp="377" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {5 }
 - Input state : 
	Port: pool2 : C2_out_V | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln119 : 1
		i : 1
		br_ln119 : 2
		shl_ln : 1
		zext_ln203 : 1
		tmp_1 : 1
		zext_ln203_1 : 2
		add_ln203 : 3
	State 3
		icmp_ln121 : 1
		j : 1
		br_ln121 : 2
		shl_ln130_1 : 1
		zext_ln203_2 : 1
		add_ln203_1 : 2
		tmp_3_cast : 3
	State 4
		icmp_ln123 : 1
		k : 1
		br_ln123 : 2
		zext_ln203_3 : 1
		zext_ln203_4 : 1
		add_ln203_2 : 2
		zext_ln203_5 : 3
		out_V_addr : 4
	State 5
		zext_ln126 : 1
		icmp_ln126 : 1
		x : 1
		br_ln126 : 2
		add_ln130 : 2
		tmp_4 : 3
		zext_ln1494 : 4
		tmp_5 : 3
		zext_ln1494_1 : 4
		add_ln1494 : 5
		store_ln136 : 1
	State 6
		zext_ln128 : 1
		icmp_ln128 : 1
		y : 1
		br_ln128 : 2
		add_ln130_1 : 2
		zext_ln1494_2 : 3
		add_ln1494_1 : 4
		tmp_7_cast : 5
		add_ln1494_2 : 6
		zext_ln1494_3 : 7
		C2_out_V_addr : 8
		max_V : 9
	State 7
		icmp_ln1494 : 1
		select_ln130 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_169       |    0    |    4    |
|          |   add_ln203_fu_199   |    0    |    7    |
|          |       j_fu_211       |    0    |    4    |
|          |  add_ln203_1_fu_229  |    0    |    6    |
|          |       k_fu_248       |    0    |    7    |
|          |  add_ln203_2_fu_262  |    0    |    10   |
|    add   |       x_fu_282       |    0    |    3    |
|          |   add_ln130_fu_288   |    0    |    6    |
|          |   add_ln1494_fu_317  |    0    |    7    |
|          |       y_fu_333       |    0    |    3    |
|          |  add_ln130_1_fu_339  |    0    |    6    |
|          |  add_ln1494_1_fu_348 |    0    |    8    |
|          |  add_ln1494_2_fu_361 |    0    |    12   |
|----------|----------------------|---------|---------|
|  select  |  select_ln130_fu_377 |    0    |    16   |
|----------|----------------------|---------|---------|
|          |   icmp_ln119_fu_163  |    0    |    2    |
|          |   icmp_ln121_fu_205  |    0    |    2    |
|   icmp   |   icmp_ln123_fu_242  |    0    |    2    |
|          |   icmp_ln126_fu_276  |    0    |    1    |
|          |   icmp_ln128_fu_327  |    0    |    1    |
|          |  icmp_ln1494_fu_371  |    0    |    7    |
|----------|----------------------|---------|---------|
|          |     shl_ln_fu_175    |    0    |    0    |
|          |     tmp_1_fu_187     |    0    |    0    |
|          |  shl_ln130_1_fu_217  |    0    |    0    |
|bitconcatenate|   tmp_3_cast_fu_234  |    0    |    0    |
|          |     tmp_4_fu_293     |    0    |    0    |
|          |     tmp_5_fu_305     |    0    |    0    |
|          |   tmp_7_cast_fu_353  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln203_fu_183  |    0    |    0    |
|          |  zext_ln203_1_fu_195 |    0    |    0    |
|          |  zext_ln203_2_fu_225 |    0    |    0    |
|          |  zext_ln203_3_fu_254 |    0    |    0    |
|          |  zext_ln203_4_fu_258 |    0    |    0    |
|   zext   |  zext_ln203_5_fu_267 |    0    |    0    |
|          |   zext_ln126_fu_272  |    0    |    0    |
|          |  zext_ln1494_fu_301  |    0    |    0    |
|          | zext_ln1494_1_fu_313 |    0    |    0    |
|          |   zext_ln128_fu_323  |    0    |    0    |
|          | zext_ln1494_2_fu_344 |    0    |    0    |
|          | zext_ln1494_3_fu_366 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   114   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|C2_out_V_addr_reg_460|   11   |
|  add_ln1494_reg_447 |    8   |
|  add_ln203_reg_398  |    6   |
|      i_0_reg_83     |    3   |
|      i_reg_388      |    3   |
|      j_0_reg_94     |    3   |
|      j_reg_406      |    3   |
|     k_0_reg_105     |    5   |
|      k_reg_424      |    5   |
|  out_V_addr_reg_434 |    9   |
|    p_07_1_reg_116   |   16   |
|    p_07_2_reg_140   |   16   |
| select_ln130_reg_465|   16   |
| shl_ln130_1_reg_411 |    4   |
|    shl_ln_reg_393   |    4   |
|  tmp_3_cast_reg_416 |   10   |
|     x_0_reg_129     |    2   |
|      x_reg_442      |    2   |
|     y_0_reg_152     |    2   |
|      y_reg_455      |    2   |
| zext_ln203_3_reg_429|   12   |
+---------------------+--------+
|        Total        |   142  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  11  |   22   ||    3    |
|  p_07_1_reg_116  |  p0  |   2  |  16  |   32   ||    3    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   54   ||  0.932  ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    6   |
|  Register |    -   |   142  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   142  |   120  |
+-----------+--------+--------+--------+
