// Seed: 581795770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  specify
    (id_4 => id_5) = (1  : id_4  : id_3, id_2);
    if (id_5) (posedge id_6 => (id_7 -: id_4)) = (id_6, id_5  : 1'b0 : 1);
  endspecify
endmodule
