

================================================================
== Vitis HLS Report for 'load_misc_weights'
================================================================
* Date:           Mon Dec 20 18:46:09 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                       |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75  |load_misc_weights_Pipeline_VITIS_LOOP_387_2  |       19|       19|  76.000 ns|  76.000 ns|   19|   19|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       49|       73|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      226|    -|
|Register             |        -|     -|       73|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      122|      299|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------+---------+----+----+----+-----+
    |                        Instance                       |                    Module                   | BRAM_18K| DSP| FF | LUT| URAM|
    +-------------------------------------------------------+---------------------------------------------+---------+----+----+----+-----+
    |grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75  |load_misc_weights_Pipeline_VITIS_LOOP_387_2  |        0|   0|  49|  73|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+----+----+-----+
    |Total                                                  |                                             |        0|   0|  49|  73|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  59|         11|    1|         11|
    |m_axi_mem_ARADDR    |  20|          4|   64|        256|
    |m_axi_mem_ARBURST   |   9|          2|    2|          4|
    |m_axi_mem_ARCACHE   |   9|          2|    4|          8|
    |m_axi_mem_ARID      |   9|          2|    1|          2|
    |m_axi_mem_ARLEN     |  20|          4|   32|        128|
    |m_axi_mem_ARLOCK    |   9|          2|    2|          4|
    |m_axi_mem_ARPROT    |   9|          2|    3|          6|
    |m_axi_mem_ARQOS     |   9|          2|    4|          8|
    |m_axi_mem_ARREGION  |   9|          2|    4|          8|
    |m_axi_mem_ARSIZE    |   9|          2|    3|          6|
    |m_axi_mem_ARUSER    |   9|          2|    1|          2|
    |m_axi_mem_ARVALID   |  14|          3|    1|          3|
    |m_axi_mem_RREADY    |  14|          3|    1|          3|
    |mem_blk_n_AR        |   9|          2|    1|          2|
    |mem_blk_n_R         |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 226|         47|  125|        453|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |  10|   0|   10|          0|
    |grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_142                                                    |  62|   0|   62|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  73|   0|   73|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|               load_misc_weights|  return value|
|m_axi_mem_AWVALID               |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_AWREADY               |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_AWADDR                |  out|   64|       m_axi|                             mem|       pointer|
|m_axi_mem_AWID                  |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_AWLEN                 |  out|   32|       m_axi|                             mem|       pointer|
|m_axi_mem_AWSIZE                |  out|    3|       m_axi|                             mem|       pointer|
|m_axi_mem_AWBURST               |  out|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_AWLOCK                |  out|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_AWCACHE               |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_AWPROT                |  out|    3|       m_axi|                             mem|       pointer|
|m_axi_mem_AWQOS                 |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_AWREGION              |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_AWUSER                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WVALID                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WREADY                |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WDATA                 |  out|   32|       m_axi|                             mem|       pointer|
|m_axi_mem_WSTRB                 |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_WLAST                 |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WID                   |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_WUSER                 |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_ARVALID               |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_ARREADY               |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_ARADDR                |  out|   64|       m_axi|                             mem|       pointer|
|m_axi_mem_ARID                  |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_ARLEN                 |  out|   32|       m_axi|                             mem|       pointer|
|m_axi_mem_ARSIZE                |  out|    3|       m_axi|                             mem|       pointer|
|m_axi_mem_ARBURST               |  out|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_ARLOCK                |  out|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_ARCACHE               |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_ARPROT                |  out|    3|       m_axi|                             mem|       pointer|
|m_axi_mem_ARQOS                 |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_ARREGION              |  out|    4|       m_axi|                             mem|       pointer|
|m_axi_mem_ARUSER                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RVALID                |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RREADY                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RDATA                 |   in|   32|       m_axi|                             mem|       pointer|
|m_axi_mem_RLAST                 |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RID                   |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RUSER                 |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_RRESP                 |   in|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_BVALID                |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_BREADY                |  out|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_BRESP                 |   in|    2|       m_axi|                             mem|       pointer|
|m_axi_mem_BID                   |   in|    1|       m_axi|                             mem|       pointer|
|m_axi_mem_BUSER                 |   in|    1|       m_axi|                             mem|       pointer|
|graph_pred_linear_weight_fixed  |   in|   64|     ap_none|  graph_pred_linear_weight_fixed|        scalar|
|graph_pred_linear_bias_fixed    |   in|   64|     ap_none|    graph_pred_linear_bias_fixed|        scalar|
|pred_linear_bias_V_0            |  out|   28|      ap_vld|            pred_linear_bias_V_0|       pointer|
|pred_linear_bias_V_0_ap_vld     |  out|    1|      ap_vld|            pred_linear_bias_V_0|       pointer|
|pred_linear_weight_V_address0   |  out|    4|   ap_memory|            pred_linear_weight_V|         array|
|pred_linear_weight_V_ce0        |  out|    1|   ap_memory|            pred_linear_weight_V|         array|
|pred_linear_weight_V_we0        |  out|    1|   ap_memory|            pred_linear_weight_V|         array|
|pred_linear_weight_V_d0         |  out|   28|   ap_memory|            pred_linear_weight_V|         array|
+--------------------------------+-----+-----+------------+--------------------------------+--------------+

