# Sun Apr  9 22:45:06 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_srs/|m0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 249MB peak: 249MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 253MB peak: 253MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_C (Type HAPS100_4F).  



@N: MF105 |Performing bottom-up mapping of Top level view:TraceBuildLib.FB1_uC(verilog_0) 

Start loading ILMs (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1739MB peak: 1739MB)


Finished loading ILMs (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1739MB peak: 1739MB)


Begin compile point sub-process log

@N: MF106 :|Mapping Top level view:TraceBuildLib.FB1_uC(verilog_0) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1739MB peak: 1739MB)

@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_6.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_6.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_6.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_6.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Making connections to hyper_source modules
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.

Starting RAM primitive conversion (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 1742MB peak: 1742MB)


Finished RAM primitive conversion (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 1742MB peak: 1742MB)

@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[2].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "00000" on instance ssc_detector.clkin_cnt[4:0].
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance training_disabled.

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 1742MB peak: 1742MB)

@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h5E000000000E000300000044ABCF000000050000000000191EA929AB00000090.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h00000000800000010000006E000000210000006F00040000003A0002FFFF0002.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h322D535032302E31522D323000000010754300004642315F0000000202040000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h000000003629000032373A312032313A323032322020382028417072312D3120.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h32302E31522D3230000000100000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h3629000032373A312032313A323032322020382028417072312D3120322D5350.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h4841505300000003000000000000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h0000070800150008D00000000000070800140007D00000000000070800130006.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h003C0002F0000000003204B000240014F0000000003204B000230013F0000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'h9000000000000708004100009000000000000708003F0005D0000000003204B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h000004B00047000090000000000004B00046000090000000000004B000450000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0000002000000000003204B000580001F0000000003204B000530001F0000000.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":349:1:349:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC(verilog) instance haps_system_memory_write_control_inst.addr_to_memory_out[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1552:1:1552:6|Found counter in view:TdmLib.hstdm_controller_0s_1048576s_1s_4s_12s_48s_32s_2s_FB1_uC(verilog) instance number_of_ack_for_reporting_flags[11:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[47] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[46] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[45] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[44] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[43] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[42] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[41] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[40] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[39] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[38] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[37] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[36] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[35] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[34] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[33] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[31] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[30] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[29] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[28] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[27] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[26] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[25] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[24] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[23] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[22] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[21] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[20] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[19] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_6.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_6.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_6.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_6.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_6.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_6.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uC(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uC(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uC(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uC(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_FB1_uC(verilog) instance channel_flags_id[5:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_FB1_uC(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_6.infopipe_data_flags[40] because it is equivalent to instance hstdm_training_monitor_6.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_12_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_12_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_13_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_13_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_14_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_14_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_15_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_15_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: TdmLib.hstdm_memory_Z1_FB1_uC(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h002A0003000000290005000500000010000100000000000CABCF0000000000A7.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h302E31312E30332E3230323000000003000000004000000000000001C0000008.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_02 = 256'hFFFF0002FFFF04B00007002400000258000000000000002A000004B000060024.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h000900470000000000000000FFFF0004FFFF04B0000800450000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h00000000FFFF0005FFFF04B0000A003C0000000000000000FFFF0004FFFF04B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0E = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0F = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_10 = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_11 = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_12 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_13 = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_14 = 256'h0000000000000000000000007800000400000000000000007800000400000000.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2311:1:2311:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uC(verilog) instance debug_cnt_ack_rt_flag[7:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uC(verilog) instance memory_core.rd_addr_to_memory[27:0] 

Starting factoring (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 1742MB peak: 1742MB)


Finished factoring (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 1742MB peak: 1742MB)


Available hyper_sources - for debug and ip models
HyperSrc tag sysip_inst.umr3_clk
HyperSrc tag sysip_inst.umr3_reset
HyperSrc tag haps_fpga_location_id
HyperSrc tag ufpga_hstdm_ctrl_o
HyperSrc tag ufpga_scratch_o
HyperSrc tag ufpga_type_id_o
HyperSrc tag ufpga_loc_id_o
HyperSrc tag ufpga_id_o
HyperSrc tag ufpga_usr_id_o
HyperSrc tag ufpga_handle_o
HyperSrc tag ufpga_timestamp_o
HyperSrc tag sys_clk
HyperSrc tag sys_reset_n
HyperSrc tag gclk0
HyperSrc tag haps_umr3_clk
HyperSrc tag haps_umr3_reset
HyperSrc tag umr_clk
HyperSrc tag umr_reset
HyperSrc tag haps_clk_200
HyperSrc tag haps_clk_10
HyperSrc tag haps_umr3_clk_div
HyperSrc tag haps_clk_160
HyperSrc tag haps_clk_10_2_sync
HyperSrc tag haps_clk_50_2_sync
HyperSrc tag hstdm_refclk_100

Making connections to hyper_source modules
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":801:83:801:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":800:83:800:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":799:83:799:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":798:83:798:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":796:80:796:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":795:80:795:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":794:80:794:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":793:80:793:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":788:68:788:85|Missing syn_hyper_source with tag ufpga_scratch_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":787:73:787:95|Missing syn_hyper_source with tag ufpga_hstdm_status_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":773:76:773:83|Missing syn_hyper_source with tag IDENT_BRAM_CMP2CAPI_DIN. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":772:66:772:74|Missing syn_hyper_source with tag IDENT_BRAM_INTR. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":771:81:771:103|Missing syn_hyper_source with tag IDENT_SNPS_DTDPIPE_INBUS. Connecting to default value '0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'
Deleting unused hyper source hyper_src_umr3_clk (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_umr3_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_haps_fpga_location_id (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_hstdm_ctrl_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_scratch_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_type_id_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_loc_id_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_id_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_usr_id_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_handle_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_timestamp_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_sys_clk (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_sys_reset_n (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_gclk0 (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_umr_reset (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_200 (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10 (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_umr3_clk_div (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_160 (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10_2_sync (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_50_2_sync (in view: TraceBuildLib.FB1_uC(verilog_0))
NConnInternalConnection caching is on
For pin clk, cannot find the other pin in a pair, automatically create one (clk_0). 
@N: FX430 |Found 6 global buffers instantiated by user 

Clock Buffers:
  Inserting Clock buffer on net umr3_clk,
  Inserting Clock buffer on net hstdm_refclk_100,
  Inserting Clock buffer on net umr2_clk,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:16s; Memory used current: 1742MB peak: 1742MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:32s; Memory used current: 1802MB peak: 1802MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 1802MB peak: 1802MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:43s; Memory used current: 1802MB peak: 1802MB)


Finished preparing to map (Real Time elapsed 0h:01m:56s; CPU Time elapsed 0h:01m:56s; Memory used current: 1802MB peak: 1802MB)

@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_40_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_40_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_40_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_40_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_39_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_39_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_39_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_39_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_38_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_38_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_38_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_38_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_37_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_37_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_37_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_37_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_36_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_36_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_36_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_36_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_35_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_35_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_35_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_35_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_34_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_34_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_34_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_34_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_33_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_33_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_33_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_33_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.

Only the first 100 messages of id 'MF426' are reported. To see all messages use 'report messages -id MF426' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MF426} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'FX738' are reported. To see all messages use 'report messages -id FX738' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX738} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'FX983' are reported. To see all messages use 'report messages -id FX983' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX983} -count unlimited' in the Tcl shell.

Finished technology mapping (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:02m:08s; Memory used current: 1802MB peak: 1802MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:16s		     1.48ns		4441 /      5547
   2		0h:02m:16s		     1.48ns		4441 /      5547
   3		0h:02m:16s		     1.48ns		4441 /      5547

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:33s; CPU Time elapsed 0h:02m:31s; Memory used current: 1802MB peak: 1802MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:02m:41s; CPU Time elapsed 0h:02m:39s; Memory used current: 1802MB peak: 1802MB)


End compile point sub-process log

@W: MT246 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":546:16:546:32|Blackbox bsa19_system_ip is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":236:34:236:48|Blackbox USR_ACCESSE2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock clk with period 500.00ns 
@N: MT615 |Found clock haps_clk_10 with period 100.00ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_0 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_1 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_2 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_3 with period 7.11ns 
@N: MT615 |Found clock ufpga_lock_clk_o with period 1000.00ns 
@N: MT615 |Found clock sys_clk with period 10.00ns 
@N: MT615 |Found clock gclk0 with period 10.00ns 
@N: MT615 |Found clock umr2_clk with period 10.00ns 
@N: MT615 |Found clock umr3_clk with period 8.00ns 
@N: MT615 |Found clock hstdm_refclk_100 with period 10.00ns 
@N: MT615 |Found clock haps_clk_200 with period 5.00ns 
@N: MT615 |Found clock haps_clk_10_2_sync with period 100.00ns 
@N: MT615 |Found clock haps_clk_50_2_sync with period 20.00ns 
@N: MT615 |Found clock dbg_capiclk with period 25.00ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block6 with period 1.67ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank36_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank36_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block6_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block6_div4 with period 6.67ns 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Sun Apr  9 22:47:50 2023
#


Top view:               FB1_uC
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: 1.475

                                        Requested      Estimated     Requested     Estimated                 Clock                                                                                        Clock              
Starting Clock                          Frequency      Frequency     Period        Period        Slack       Type                                                                                         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System_FB1_uC                           1.0 MHz        53.3 MHz      1000.000      18.770        NA          virtual                                                                                      default_clkgroup   
clk                                     2.0 MHz        106.6 MHz     500.000       9.385         240.190     declared                                                                                     default_clkgroup   
dbg_capiclk                             40.0 MHz       NA            25.000        NA            NA          declared                                                                                     default_clkgroup   
dbg_xcvr_user_clk_0                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup   
dbg_xcvr_user_clk_1                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup   
dbg_xcvr_user_clk_2                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup   
dbg_xcvr_user_clk_3                     140.6 MHz      NA            7.111         NA            NA          declared                                                                                     default_clkgroup   
gclk0                                   100.0 MHz      NA            10.000        NA            NA          declared                                                                                     default_clkgroup   
haps_clk_10                             10.0 MHz       NA            100.000       NA            NA          declared                                                                                     group_219_18       
haps_clk_10_2_sync                      10.0 MHz       NA            100.000       NA            NA          declared                                                                                     default_clkgroup   
haps_clk_50_2_sync                      50.0 MHz       NA            20.000        NA            NA          declared                                                                                     default_clkgroup   
haps_clk_200                            200.0 MHz      NA            5.000         NA            NA          declared                                                                                     default_clkgroup   
hstdm_refclk_100                        100.0 MHz      787.3 MHz     10.000        1.270         8.730       declared                                                                                     default_clkgroup   
hstdm_rxclk_1200_bank36_block6          600.0 MHz      NA            1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank36_block6}                                                    default_clkgroup   
hstdm_rxclk_1200_bank36_block6_div2     300.0 MHz      564.5 MHz     3.333         1.772         1.562       derived (from hstdm_rxclk_1200_bank36_block6) {hstdm_rxclk_1200_bank36_block6}               default_clkgroup   
hstdm_rxclk_1200_bank36_block6_div4     150.0 MHz      281.4 MHz     6.667         3.553         2.494       derived (from hstdm_rxclk_1200_bank36_block6_div2) {hstdm_rxclk_1200_bank36_block6_div2}     default_clkgroup   
hstdm_txclk_1200_bank36_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank36_div2            300.0 MHz      931.9 MHz     3.333         1.073         2.260       derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank60_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank60_div2            300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank69_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank69_div2            300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank71_clkoutphy       1200.0 MHz     NA            0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup   
hstdm_txclk_1200_bank71_div2            300.0 MHz      947.6 MHz     3.333         1.055         2.278       derived (from hstdm_refclk_100)                                                              default_clkgroup   
sys_clk                                 100.0 MHz      NA            10.000        NA            NA          declared                                                                                     default_clkgroup   
ufpga_lock_clk_o                        1.0 MHz        NA            1000.000      NA            NA          declared                                                                                     ufpga_lock_clkgroup
umr2_clk                                100.0 MHz      251.5 MHz     10.000        3.976         1.475       declared                                                                                     default_clkgroup   
umr3_clk                                125.0 MHz      211.1 MHz     8.000         4.738         1.475       declared                                                                                     default_clkgroup   
System                                  1.0 MHz        1.0 MHz       1000.000      994.438       5.562       system                                                                                       system_clkgroup    
=============================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





@S0.0 |Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               umr3_clk                             |  8.000       5.562    |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  clk                                  |  500.000     240.190  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  System_FB1_uC                        |  500.000     490.615  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank71_div2         |  2.500       238.916  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank36_div2         |  2.500       137.966  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank60_div2         |  2.500       238.816  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank69_div2         |  2.500       239.416  |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             umr2_clk                             |  10.000      6.024    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             umr3_clk                             |  2.000       1.475    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank36_block6_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank36_block6_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             System                               |  8.000       7.512    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             umr2_clk                             |  2.000       1.475    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             umr3_clk                             |  8.000       3.262    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank71_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank36_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank60_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank69_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank36_block6_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank36_block6_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_refclk_100                     |  10.000      8.730    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank36_block6_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank36_block6_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank71_div2         hstdm_txclk_1200_bank71_div2         |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank36_div2         hstdm_txclk_1200_bank36_div2         |  3.333       2.260    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank60_div2         hstdm_txclk_1200_bank60_div2         |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank69_div2         hstdm_txclk_1200_bank69_div2         |  3.333       2.278    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  clk                                  |  3.333       234.730  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  System_FB1_uC                        |  3.333       344.609  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  hstdm_txclk_1200_bank36_div2         |  2.500       156.069  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  hstdm_rxclk_1200_bank36_block6_div2  |  3.333       1.562    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  hstdm_rxclk_1200_bank36_block6_div4  |  3.333       2.814    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div4  umr2_clk                             |  3.333       4.481    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div4  hstdm_rxclk_1200_bank36_block6_div2  |  3.333       2.494    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div4  hstdm_rxclk_1200_bank36_block6_div4  |  6.667       3.114    |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                Starting         User           Arrival     Required            
Name                Reference        Constraint     Time        Time         Slack  
                    Clock                                                           
------------------------------------------------------------------------------------
MEMREADEX           NA               NA             0.000       77.290       77.290 
REGWRITEWB_0        NA               NA             0.000       191.734      191.734
WREX[0]             NA               NA             0.000       76.690       76.690 
WREX[1]             NA               NA             0.000       76.690       76.690 
WREX[2]             NA               NA             0.000       76.690       76.690 
WREX[3]             NA               NA             0.000       76.690       76.690 
WRITEDATAWB[0]      NA               NA             0.000       368.665      368.665
WRITEDATAWB[1]      NA               NA             0.000       368.567      368.567
WRITEDATAWB[2]      NA               NA             0.000       368.286      368.286
WRITEDATAWB[3]      NA               NA             0.000       368.286      368.286
WRITEDATAWB[4]      NA               NA             0.000       368.288      368.288
WRITEDATAWB[5]      NA               NA             0.000       368.286      368.286
WRITEDATAWB[6]      NA               NA             0.000       367.913      367.913
WRITEDATAWB[7]      NA               NA             0.000       367.913      367.913
WRITEDATAWB[8]      NA               NA             0.000       368.101      368.101
WRITEDATAWB[9]      NA               NA             0.000       368.104      368.104
WRITEDATAWB[10]     NA               NA             0.000       367.823      367.823
WRITEDATAWB[11]     NA               NA             0.000       367.823      367.823
WRITEDATAWB[12]     NA               NA             0.000       367.824      367.824
WRITEDATAWB[13]     NA               NA             0.000       367.817      367.817
WRITEDATAWB[14]     NA               NA             0.000       368.244      368.244
WRITEDATAWB[15]     NA               NA             0.000       368.244      368.244
WRITEDATAWB[16]     NA               NA             0.000       368.332      368.332
WRITEDATAWB[17]     NA               NA             0.000       368.335      368.335
WRITEDATAWB[18]     NA               NA             0.000       367.254      367.254
WRITEDATAWB[19]     NA               NA             0.000       367.254      367.254
WRITEDATAWB[20]     NA               NA             0.000       367.255      367.255
WRITEDATAWB[21]     NA               NA             0.000       367.254      367.254
WRITEDATAWB[22]     NA               NA             0.000       366.980      366.980
WRITEDATAWB[23]     NA               NA             0.000       366.980      366.980
WRITEDATAWB[24]     NA               NA             0.000       367.069      367.069
WRITEDATAWB[25]     NA               NA             0.000       367.762      367.762
WRITEDATAWB[26]     NA               NA             0.000       367.491      367.491
WRITEDATAWB[27]     NA               NA             0.000       367.491      367.491
WRITEDATAWB[28]     NA               NA             0.000       367.492      367.492
WRITEDATAWB[29]     NA               NA             0.000       367.491      367.491
WRITEDATAWB[30]     NA               NA             0.000       367.117      367.117
WRITEDATAWB[31]     NA               NA             0.000       367.117      367.117
WRITEDATAWB[32]     NA               NA             0.000       367.306      367.306
WRITEDATAWB[33]     NA               NA             0.000       367.308      367.308
WRITEDATAWB[34]     NA               NA             0.000       367.027      367.027
WRITEDATAWB[35]     NA               NA             0.000       367.018      367.018
WRITEDATAWB[36]     NA               NA             0.000       367.028      367.028
WRITEDATAWB[37]     NA               NA             0.000       367.027      367.027
WRITEDATAWB[38]     NA               NA             0.000       366.654      366.654
WRITEDATAWB[39]     NA               NA             0.000       366.654      366.654
WRITEDATAWB[40]     NA               NA             0.000       366.842      366.842
WRITEDATAWB[41]     NA               NA             0.000       365.845      365.845
WRITEDATAWB[42]     NA               NA             0.000       365.564      365.564
WRITEDATAWB[43]     NA               NA             0.000       365.564      365.564
WRITEDATAWB[44]     NA               NA             0.000       365.465      365.465
WRITEDATAWB[45]     NA               NA             0.000       365.564      365.564
WRITEDATAWB[46]     NA               NA             0.000       365.190      365.190
WRITEDATAWB[47]     NA               NA             0.000       365.190      365.190
WRITEDATAWB[48]     NA               NA             0.000       364.785      364.785
WRITEDATAWB[49]     NA               NA             0.000       364.787      364.787
WRITEDATAWB[50]     NA               NA             0.000       364.506      364.506
WRITEDATAWB[51]     NA               NA             0.000       364.498      364.498
WRITEDATAWB[52]     NA               NA             0.000       364.508      364.508
WRITEDATAWB[53]     NA               NA             0.000       364.506      364.506
WRITEDATAWB[54]     NA               NA             0.000       364.133      364.133
WRITEDATAWB[55]     NA               NA             0.000       364.133      364.133
WRITEDATAWB[56]     NA               NA             0.000       363.255      363.255
WRITEDATAWB[57]     NA               NA             0.000       363.157      363.157
WRITEDATAWB[58]     NA               NA             0.000       362.781      362.781
WRITEDATAWB[59]     NA               NA             0.000       362.593      362.593
WRITEDATAWB[60]     NA               NA             0.000       362.056      362.056
WRITEDATAWB[61]     NA               NA             0.000       362.055      362.055
WRITEDATAWB[62]     NA               NA             0.000       361.303      361.303
WRITEDATAWB[63]     NA               NA             0.000       353.029      353.029
WRWB[0]             NA               NA             0.000       197.503      197.503
WRWB[1]             NA               NA             0.000       197.503      197.503
WRWB[2]             NA               NA             0.000       198.016      198.016
WRWB[3]             NA               NA             0.000       198.016      198.016
WRWB[4]             NA               NA             0.000       198.038      198.038
rst_n               clk (rising)     6.000          6.000       246.190      240.190
====================================================================================


Output Ports: 

Port                     Starting                                         User                            Arrival     Required            
Name                     Reference                                        Constraint                      Time        Time         Slack  
                         Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------
ALUOUTEX[62]             hstdm_rxclk_1200_bank36_block6_div2 (rising)     0.000(System_FB1_uC rising)     4.614       349.400      344.786
ALUOUTEX[63]             hstdm_rxclk_1200_bank36_block6_div2 (rising)     0.000(System_FB1_uC rising)     4.791       349.400      344.609
ALUOUTMEM[0]             clk (rising)                                     NA                              1.569       61.800       60.231 
ALUOUTMEM[1]             clk (rising)                                     NA                              1.569       61.800       60.231 
ALUOUTMEM[2]             clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[3]             clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[4]             clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[5]             clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[6]             clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[7]             clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[8]             clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[9]             clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[10]            clk (rising)                                     NA                              1.569       62.000       60.431 
ALUOUTMEM[11]            clk (rising)                                     NA                              1.603       117.800      116.197
ALUOUTMEM[12]            clk (rising)                                     NA                              1.603       117.900      116.297
ALUOUTMEM[13]            clk (rising)                                     NA                              1.682       117.800      116.118
ALUOUTMEM[14]            clk (rising)                                     NA                              1.682       117.800      116.118
ALUOUTMEM[15]            clk (rising)                                     NA                              1.682       117.800      116.118
ALUOUTMEM[16]            clk (rising)                                     NA                              1.682       117.800      116.118
ALUOUTMEM[17]            clk (rising)                                     NA                              1.682       117.800      116.118
ALUOUTMEM[18]            clk (rising)                                     NA                              1.682       118.400      116.718
ALUOUTMEM[19]            clk (rising)                                     NA                              1.682       118.400      116.718
ALUOUTMEM[20]            clk (rising)                                     NA                              1.682       118.400      116.718
ALUOUTMEM[21]            clk (rising)                                     NA                              1.682       118.400      116.718
ALUOUTMEM[22]            clk (rising)                                     NA                              1.682       118.400      116.718
ALUOUTMEM[23]            clk (rising)                                     NA                              1.682       118.400      116.718
ALUOUTMEM[24]            clk (rising)                                     NA                              1.682       118.200      116.518
ALUOUTMEM[25]            clk (rising)                                     NA                              1.682       118.200      116.518
ALUOUTMEM[26]            clk (rising)                                     NA                              1.682       118.200      116.518
ALUOUTMEM[27]            clk (rising)                                     NA                              1.682       118.200      116.518
ALUOUTMEM[28]            clk (rising)                                     NA                              1.682       118.200      116.518
ALUOUTMEM[29]            clk (rising)                                     NA                              1.682       118.200      116.518
ALUOUTMEM[30]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[31]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[32]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[33]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[34]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[35]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[36]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[37]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[38]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[39]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[40]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[41]            clk (rising)                                     NA                              1.682       118.700      117.018
ALUOUTMEM[42]            clk (rising)                                     NA                              1.682       119.300      117.618
ALUOUTMEM[43]            clk (rising)                                     NA                              1.682       119.300      117.618
ALUOUTMEM[44]            clk (rising)                                     NA                              1.682       119.300      117.618
ALUOUTMEM[45]            clk (rising)                                     NA                              1.682       119.300      117.618
ALUOUTMEM[46]            clk (rising)                                     NA                              1.682       119.300      117.618
ALUOUTMEM[47]            clk (rising)                                     NA                              1.682       119.300      117.618
ALUOUTMEM[48]            clk (rising)                                     NA                              1.682       119.800      118.118
ALUOUTMEM[49]            clk (rising)                                     NA                              1.682       119.800      118.118
ALUOUTMEM[50]            clk (rising)                                     NA                              1.682       119.800      118.118
ALUOUTMEM[51]            clk (rising)                                     NA                              1.682       119.800      118.118
ALUOUTMEM[52]            clk (rising)                                     NA                              1.682       119.800      118.118
ALUOUTMEM[53]            clk (rising)                                     NA                              1.682       119.800      118.118
ALUOUTMEM[54]            clk (rising)                                     NA                              1.682       120.400      118.718
ALUOUTMEM[55]            clk (rising)                                     NA                              1.682       120.400      118.718
ALUOUTMEM[56]            clk (rising)                                     NA                              1.682       120.400      118.718
ALUOUTMEM[57]            clk (rising)                                     NA                              1.682       120.600      118.918
ALUOUTMEM[58]            clk (rising)                                     NA                              1.682       120.600      118.918
ALUOUTMEM[59]            clk (rising)                                     NA                              1.682       120.600      118.918
ALUOUTMEM_aptn_s[11]     clk (rising)                                     NA                              1.603       238.100      236.497
ALUOUTMEM_aptn_s[12]     clk (rising)                                     NA                              1.603       238.700      237.097
ALUOUTMEM_aptn_s[13]     clk (rising)                                     NA                              1.682       238.700      237.018
ALUOUTMEM_aptn_s[14]     clk (rising)                                     NA                              1.682       239.600      237.918
ALUOUTMEM_aptn_s[15]     clk (rising)                                     NA                              1.682       240.100      238.418
ALUOUTMEM_aptn_s[16]     clk (rising)                                     NA                              1.682       240.100      238.418
ALUOUTMEM_aptn_s[17]     clk (rising)                                     NA                              1.682       238.700      237.018
ALUOUTMEM_aptn_s[18]     clk (rising)                                     NA                              1.682       228.800      227.118
ALUOUTMEM_aptn_s[19]     clk (rising)                                     NA                              1.682       228.300      226.618
ALUOUTMEM_aptn_s[20]     clk (rising)                                     NA                              1.682       228.800      227.118
ALUOUTMEM_aptn_s[21]     clk (rising)                                     NA                              1.682       228.800      227.118
ALUOUTMEM_aptn_s[22]     clk (rising)                                     NA                              1.682       248.300      246.618
ALUOUTMEM_aptn_s[23]     clk (rising)                                     NA                              1.682       248.300      246.618
ALUOUTMEM_aptn_s[24]     clk (rising)                                     NA                              1.682       251.000      249.318
ALUOUTMEM_aptn_s[25]     clk (rising)                                     NA                              1.682       251.000      249.318
ALUOUTMEM_aptn_s[26]     clk (rising)                                     NA                              1.682       237.400      235.718
ALUOUTMEM_aptn_s[27]     clk (rising)                                     NA                              1.682       239.500      237.818
ALUOUTMEM_aptn_s[28]     clk (rising)                                     NA                              1.682       239.500      237.818
ALUOUTMEM_aptn_s[29]     clk (rising)                                     NA                              1.682       237.400      235.718
ALUOUTMEM_aptn_s[30]     clk (rising)                                     NA                              1.682       238.600      236.918
ALUOUTMEM_aptn_s[31]     clk (rising)                                     NA                              1.682       237.400      235.718
ALUOUTMEM_aptn_s[32]     clk (rising)                                     NA                              1.682       238.600      236.918
ALUOUTMEM_aptn_s[33]     clk (rising)                                     NA                              1.682       238.600      236.918
ALUOUTMEM_aptn_s[34]     clk (rising)                                     NA                              1.682       227.600      225.918
ALUOUTMEM_aptn_s[35]     clk (rising)                                     NA                              1.682       229.500      227.818
ALUOUTMEM_aptn_s[36]     clk (rising)                                     NA                              1.682       229.500      227.818
ALUOUTMEM_aptn_s[37]     clk (rising)                                     NA                              1.682       227.600      225.918
ALUOUTMEM_aptn_s[38]     clk (rising)                                     NA                              1.682       251.900      250.218
ALUOUTMEM_aptn_s[39]     clk (rising)                                     NA                              1.682       250.500      248.818
ALUOUTMEM_aptn_s[40]     clk (rising)                                     NA                              1.682       251.900      250.218
ALUOUTMEM_aptn_s[41]     clk (rising)                                     NA                              1.682       249.700      248.018
ALUOUTMEM_aptn_s[42]     clk (rising)                                     NA                              1.682       238.700      237.018
ALUOUTMEM_aptn_s[43]     clk (rising)                                     NA                              1.682       238.600      236.918
ALUOUTMEM_aptn_s[44]     clk (rising)                                     NA                              1.682       238.700      237.018
ALUOUTMEM_aptn_s[45]     clk (rising)                                     NA                              1.682       238.700      237.018
ALUOUTMEM_aptn_s[46]     clk (rising)                                     NA                              1.682       238.700      237.018
ALUOUTMEM_aptn_s[47]     clk (rising)                                     NA                              1.682       240.100      238.418
ALUOUTMEM_aptn_s[48]     clk (rising)                                     NA                              1.682       240.100      238.418
ALUOUTMEM_aptn_s[49]     clk (rising)                                     NA                              1.682       238.700      237.018
ALUOUTMEM_aptn_s[50]     clk (rising)                                     NA                              1.682       228.800      227.118
ALUOUTMEM_aptn_s[51]     clk (rising)                                     NA                              1.682       228.800      227.118
ALUOUTMEM_aptn_s[52]     clk (rising)                                     NA                              1.682       228.800      227.118
ALUOUTMEM_aptn_s[53]     clk (rising)                                     NA                              1.682       228.800      227.118
ALUOUTMEM_aptn_s[54]     clk (rising)                                     NA                              1.682       248.000      246.318
ALUOUTMEM_aptn_s[55]     clk (rising)                                     NA                              1.682       250.200      248.518
ALUOUTMEM_aptn_s[56]     clk (rising)                                     NA                              1.682       250.200      248.518
ALUOUTMEM_aptn_s[57]     clk (rising)                                     NA                              1.682       248.000      246.318
ALUOUTMEM_aptn_s[58]     clk (rising)                                     NA                              1.682       238.600      236.918
ALUOUTMEM_aptn_s[59]     clk (rising)                                     NA                              1.682       240.200      238.518
ALUOUTMEM_aptn_s[60]     clk (rising)                                     NA                              1.682       240.200      238.518
ALUOUTMEM_aptn_s[61]     clk (rising)                                     NA                              1.682       238.600      236.918
ALUOUTMEM_aptn_s[62]     clk (rising)                                     NA                              1.682       238.700      237.018
ALUOUTMEM_aptn_s[63]     clk (rising)                                     NA                              1.603       238.700      237.097
MEMREADMEM               clk (rising)                                     NA                              1.514       61.500       59.986 
MEMWRITEMEM              clk (rising)                                     NA                              1.514       231.100      229.586
RD2MEM_3[3]              clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_5[5]              clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_12[12]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_15[15]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_25[25]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_27[27]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_35[35]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_40[40]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_47[47]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_49[49]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_60[60]            clk (rising)                                     NA                              1.514       272.200      270.686
RD2MEM_63[63]            clk (rising)                                     NA                              1.514       272.200      270.686
REGWRITEMEM              clk (rising)                                     NA                              1.563       279.100      277.536
WRMEM[0]                 clk (rising)                                     NA                              1.603       66.300       64.697 
WRMEM[1]                 clk (rising)                                     NA                              1.603       66.300       64.697 
WRMEM[2]                 clk (rising)                                     NA                              1.603       65.400       63.797 
WRMEM[3]                 clk (rising)                                     NA                              1.603       65.400       63.797 
WRMEM[4]                 clk (rising)                                     NA                              1.603       67.900       66.297 
==========================================================================================================================================



====================================
@S0.0 |Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                        Arrival           
Instance                          Reference     Type     Pin     Net              Time        Slack 
                                  Clock                                                             
----------------------------------------------------------------------------------------------------
dut_inst.exmem1.memread_out       clk           FDC      Q       MEMREADMEM       0.050       59.986
dut_inst.exmem1.aluout_out[0]     clk           FDC      Q       ALUOUTMEM[0]     0.050       60.231
dut_inst.exmem1.aluout_out[1]     clk           FDC      Q       ALUOUTMEM[1]     0.050       60.231
dut_inst.exmem1.aluout_out[2]     clk           FDC      Q       ALUOUTMEM[2]     0.050       60.431
dut_inst.exmem1.aluout_out[3]     clk           FDC      Q       ALUOUTMEM[3]     0.050       60.431
dut_inst.exmem1.aluout_out[4]     clk           FDC      Q       ALUOUTMEM[4]     0.050       60.431
dut_inst.exmem1.aluout_out[5]     clk           FDC      Q       ALUOUTMEM[5]     0.050       60.431
dut_inst.exmem1.aluout_out[6]     clk           FDC      Q       ALUOUTMEM[6]     0.050       60.431
dut_inst.exmem1.aluout_out[7]     clk           FDC      Q       ALUOUTMEM[7]     0.050       60.431
dut_inst.exmem1.aluout_out[8]     clk           FDC      Q       ALUOUTMEM[8]     0.050       60.431
====================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                 Required           
Instance            Reference     Type     Pin              Net              Time         Slack 
                    Clock                                                                       
------------------------------------------------------------------------------------------------
MEMREADMEM          clk           Port     MEMREADMEM       MEMREADMEM       61.500       59.986
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[0]     ALUOUTMEM[0]     61.800       60.231
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[1]     ALUOUTMEM[1]     61.800       60.231
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[2]     ALUOUTMEM[2]     62.000       60.431
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[3]     ALUOUTMEM[3]     62.000       60.431
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[4]     ALUOUTMEM[4]     62.000       60.431
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[5]     ALUOUTMEM[5]     62.000       60.431
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[6]     ALUOUTMEM[6]     62.000       60.431
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[7]     ALUOUTMEM[7]     62.000       60.431
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[8]     ALUOUTMEM[8]     62.000       60.431
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      61.500
    = Required time:                         61.500

    - Propagation time:                      1.514
    = Slack (non-critical) :                 59.986

    Number of logic level(s):                1
    Starting point:                          dut_inst.exmem1.memread_out / Q
    Ending point:                            MEMREADMEM / MEMREADMEM
    The start point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 61.500000 (rise_from [get_clocks -include_generated_clocks clk] to p:MEMREADMEM)

Instance / Net                           Pin            Pin               Arrival     No. of    
Name                            Type     Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
dut_inst.exmem1.memread_out     FDC      Q              Out     0.050     0.050 r     -         
MEMREADMEM                      Net      -              -       0.438     -           1         
MEMREADMEM_obuf                 OBUF     I              In      -         0.488 r     -         
MEMREADMEM_obuf                 OBUF     O              Out     1.026     1.514 r     -         
MEMREADMEM                      Net      -              -       0.000     -           1         
MEMREADMEM                      Port     MEMREADMEM     Out     -         1.514 r     -         
================================================================================================
Total path delay (propagation time + setup) of 1.514 is 1.076(71.0%) logic and 0.438(29.0%) route.




====================================
@S0.0 |Detailed Report for Clock: hstdm_refclk_100
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                           Arrival          
Instance                                                               Reference            Type     Pin     Net                          Time        Slack
                                                                       Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank60.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              0.050       8.730
hstdm_clkgen_1200_bank69.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              0.050       8.730
hstdm_clkgen_1200_bank71.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              0.050       8.730
hstdm_clkgen_1200_bank36.ar_locked.R1                                  hstdm_refclk_100     FDP      Q       locked_inv_sync              0.050       8.730
hstdm_clkgen_1200_bank71.rst_delay.out                                 hstdm_refclk_100     FD       Q       rst_wire                     0.050       8.752
hstdm_clkgen_1200_bank36.rst_delay.out                                 hstdm_refclk_100     FD       Q       rst_wire                     0.050       8.752
hstdm_clkgen_1200_bank60.rst_delay.out                                 hstdm_refclk_100     FD       Q       rst_wire                     0.050       8.752
hstdm_clkgen_1200_bank69.rst_delay.out                                 hstdm_refclk_100     FD       Q       rst_wire                     0.050       8.752
hstdm_clkgen_1200_bank36.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     hstdm_refclk_100     FD       Q       phy_en_delay.srl_dly_out     0.050       8.840
hstdm_clkgen_1200_bank60.phy_en_delay.DLY.SRL\.SYNC\.delay_DOUT[0]     hstdm_refclk_100     FD       Q       phy_en_delay.srl_dly_out     0.050       8.840
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                       Required          
Instance                                                                          Reference            Type        Pin     Net                   Time         Slack
                                                                                  Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank36.phy_en_delay.out                                         hstdm_refclk_100     FD          D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank71.phy_en_delay.out                                         hstdm_refclk_100     FD          D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank69.phy_en_delay.out                                         hstdm_refclk_100     FD          D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank60.phy_en_delay.out                                         hstdm_refclk_100     FD          D       bs_rst_2_0            10.036       8.730
hstdm_clkgen_1200_bank60.rst_delay.out                                            hstdm_refclk_100     FD          D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank36.rst_delay.out                                            hstdm_refclk_100     FD          D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank71.rst_delay.out                                            hstdm_refclk_100     FD          D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank69.rst_delay.out                                            hstdm_refclk_100     FD          D       locked_inv_sync_0     10.036       8.858
hstdm_clkgen_1200_bank60.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     D       bs_rst_2              10.014       8.881
hstdm_clkgen_1200_bank36.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     D       bs_rst_2              10.014       8.881
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.036

    - Propagation time:                      1.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.730

    Number of logic level(s):                3
    Starting point:                          hstdm_clkgen_1200_bank60.ar_locked.R1 / Q
    Ending point:                            hstdm_clkgen_1200_bank60.phy_en_delay.out / D
    The start point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank60.ar_locked.R1         FDP      Q        Out     0.050     0.050 r     -         
locked_inv_sync                               Net      -        -       0.527     -           5         
hstdm_clkgen_1200_bank60.bs_rst_2             LUT2     I1       In      -         0.577 r     -         
hstdm_clkgen_1200_bank60.bs_rst_2             LUT2     O        Out     0.029     0.606 r     -         
bs_rst_2                                      Net      -        -       0.527     -           5         
hstdm_clkgen_1200_bank60.N_4_mux_i            LUT2     I1       In      -         1.133 r     -         
hstdm_clkgen_1200_bank60.N_4_mux_i            LUT2     O        Out     0.029     1.162 r     -         
N_4_mux_i                                     Net      -        -       0.115     -           1         
hstdm_clkgen_1200_bank60.bs_rst_2_0           LUT3     I2       In      -         1.277 r     -         
hstdm_clkgen_1200_bank60.bs_rst_2_0           LUT3     O        Out     0.029     1.306 r     -         
bs_rst_2_0                                    Net      -        -       0.000     -           1         
hstdm_clkgen_1200_bank60.phy_en_delay.out     FD       D        In      -         1.306 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 1.270 is 0.101(8.0%) logic and 1.169(92.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block6_div2
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                                                     Arrival          
Instance                                                        Reference                               Type     Pin     Net                                 Time        Slack
                                                                Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.check_cnt[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_B_4.training_word_inst.check_cnt[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_A_8.training_word_inst.check_cnt[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_A_11.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_D_6.training_word_inst.check_cnt[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_A_2.training_word_inst.check_cnt[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_B_10.training_word_inst.check_cnt[0]     hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_D_9.training_word_inst.check_cnt[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_D_7.training_word_inst.check_cnt[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
cpm_rcv_HSTDM_4_FB1_B2_C_1.training_word_inst.check_cnt[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      Q       training_word_inst.check_cnt[0]     0.050       1.562
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                                         Required          
Instance                                                Reference                               Type     Pin     Net                                     Time         Slack
                                                        Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_D_1.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_B_7.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_A_6.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_B_3.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_D_0.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_A_5.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_A_4.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_A_3.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_C_8.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
cpm_rcv_HSTDM_4_FB1_B2_C_4.training_word_inst.found     hstdm_rxclk_1200_bank36_block6_div2     FD       D       training_word_inst.found_0_sqmuxa_e     3.369        1.562
===========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.808
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.562

    Number of logic level(s):                3
    Starting point:                          cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.check_cnt[0] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.found / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block6_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block6_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.check_cnt[0]         FDR      Q        Out     0.050     0.050 r     -         
training_word_inst.check_cnt[0]                                    Net      -        -       0.606     -           6         
cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.found8_c5            LUT6     I5       In      -         0.656 r     -         
cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.found8_c5            LUT6     O        Out     0.049     0.705 r     -         
training_word_inst.found8                                          Net      -        -       0.606     -           7         
cpm_rcv_HSTDM_4_FB1_B2_B_2.b1                                      LUT2     I1       In      -         1.311 r     -         
cpm_rcv_HSTDM_4_FB1_B2_B_2.b1                                      LUT2     O        Out     0.029     1.340 r     -         
b1                                                                 Net      -        -       0.438     -           1         
cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.found_0_sqmuxa_e     LUT5     I3       In      -         1.778 r     -         
cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.found_0_sqmuxa_e     LUT5     O        Out     0.029     1.808 r     -         
training_word_inst.found_0_sqmuxa_e                                Net      -        -       0.000     -           1         
cpm_rcv_HSTDM_4_FB1_B2_B_2.training_word_inst.found                FD       D        In      -         1.808 r     -         
=============================================================================================================================
Total path delay (propagation time + setup) of 1.772 is 0.121(6.8%) logic and 1.651(93.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block6_div4
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                          Arrival          
Instance                                              Reference                               Type     Pin     Net                      Time        Slack
                                                      Clock                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_6.channel_rst_pulse_inst.fdcr1.IntQ     hstdm_rxclk_1200_bank36_block6_div4     FD       Q       train_pulse_out          0.050       2.494
hstdm_trainer_6.bitslip_pulse[0]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[0]     0.050       2.803
hstdm_trainer_6.bitslip_pulse[1]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[1]     0.050       2.803
hstdm_trainer_6.bitslip_pulse[2]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[2]     0.050       2.803
hstdm_trainer_6.bitslip_pulse[3]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[3]     0.050       2.803
hstdm_trainer_6.bitslip_pulse[4]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[4]     0.050       2.803
hstdm_trainer_6.bitslip_pulse[5]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[5]     0.050       2.803
hstdm_trainer_6.bitslip_pulse[6]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[6]     0.050       2.803
hstdm_trainer_6.bitslip_pulse[7]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[7]     0.050       2.803
hstdm_trainer_6.bitslip_pulse[8]                      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[8]     0.050       2.803
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                    Required          
Instance                                         Reference                               Type     Pin     Net                Time         Slack
                                                 Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_B_5.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_D_4.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_D_1.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_A_7.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_C_8.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_A_4.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_C_6.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_A_9.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_D_3.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
cpm_rcv_HSTDM_4_FB1_B2_D_2.train_pulse_local     hstdm_rxclk_1200_bank36_block6_div4     FD       D       train_pulse_in     3.351        2.494
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.351

    - Propagation time:                      0.858
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.494

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_6.channel_rst_pulse_inst.fdcr1.IntQ / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_B2_A_10.train_pulse_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block6_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block6_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
hstdm_trainer_6.channel_rst_pulse_inst.fdcr1.IntQ     FD       Q        Out     0.050     0.050 r     -         
train_pulse_out                                       Net      -        -       0.808     -           42        
cpm_rcv_HSTDM_4_FB1_B2_A_10.train_pulse_local         FD       D        In      -         0.858 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 0.840 is 0.032(3.8%) logic and 0.808(96.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank36_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                     Arrival          
Instance                                                                           Reference                        Type     Pin     Net                                        Time        Slack
                                                                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank36_div2     FDC      Q       txctrl_sync[1]                             0.050       2.260
cpm_snd_HSTDM_4_FB1_B2_A_0.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank36_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank36_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_B2_A_0.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank36_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_B2_A_0.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_B2_A_0.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]     0.050       2.756
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]     0.050       2.756
cpm_snd_HSTDM_4_FB1_B2_A_0.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.scrambler_out[2]     0.050       2.756
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.scrambler_out[2]     0.050       2.756
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                                Required          
Instance                                                                          Reference                        Type     Pin     Net                   Time         Slack
                                                                                  Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[0]                                 hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[0]     3.369        2.260
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[1]                                 hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[1]     3.369        2.260
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[2]                                 hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[2]     3.369        2.260
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[3]                                 hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[3]     3.369        2.260
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[0]                                 hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[1]                                 hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[2]                                 hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[3]                                 hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[3]     3.369        2.278
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[0]     hstdm_txclk_1200_bank36_div2     FD       D       N_259_i               3.369        2.746
cpm_snd_HSTDM_4_FB1_B2_A_0.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[0]     hstdm_txclk_1200_bank36_div2     FD       D       N_259_i               3.369        2.746
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.109
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.260

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank36_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank36_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                         Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_B2_A_1.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_B2_A_1.un3_data_in_mux[0]                          LUT2     O        Out     0.047     0.624 r     -         
un3_data_in_mux[0]                                                     Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.062 r     -         
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.109 r     -         
data_to_serdes[0]                                                      Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[0]                      FD       D        In      -         1.109 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 1.073 is 0.108(10.0%) logic and 0.966(90.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank60_div2
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                             Arrival          
Instance                                      Reference                        Type     Pin     Net                Time        Slack
                                              Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_C2_D_2.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_C2_C_6.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_C2_D_3.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_C2_C_0.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_C2_C_1.ar_tx_ctrl1.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]     0.050       2.278
cpm_snd_HSTDM_4_FB1_C2_C_1.ar_tx_ctrl0.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]     0.050       2.726
cpm_snd_HSTDM_4_FB1_C2_D_3.ar_tx_ctrl0.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]     0.050       2.726
cpm_snd_HSTDM_4_FB1_C2_C_6.ar_tx_ctrl0.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]     0.050       2.726
cpm_snd_HSTDM_4_FB1_C2_C_0.ar_tx_ctrl0.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]     0.050       2.726
cpm_snd_HSTDM_4_FB1_C2_D_2.ar_tx_ctrl0.R1     hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[0]     0.050       2.726
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_C2_C_0.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_C_1.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_D_2.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_D_3.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_D_2.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_C_1.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_C_0.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_C2_D_3.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     3.369        2.278
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_C2_D_2.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_C2_D_2.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_C2_D_2.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                         Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_C2_D_2.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_C2_D_2.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                     Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_C2_D_2.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_C2_D_2.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                      Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_C2_D_2.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
=================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank69_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                                     Arrival          
Instance                                                                             Reference                        Type     Pin     Net                                        Time        Slack
                                                                                     Clock                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_CI1_N_17.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_CI1_P_17.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_CI1_P_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_CI1_N_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_CI1_P_17.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_CI1_N_18.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_CI1_N_17.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_CI1_P_18.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_CI1_P_17.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_CI1_N_17.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                Required          
Instance                                                Reference                        Type     Pin     Net                   Time         Slack
                                                        Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_CI1_P_18.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_N_18.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_P_17.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_N_18.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_P_18.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_P_17.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_CI1_P_17.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]     3.369        2.278
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_CI1_N_17.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank69_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank69_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_CI1_N_17.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                           Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_CI1_N_17.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_CI1_N_17.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                       Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_CI1_N_17.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_CI1_N_17.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                        Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank71_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                                                     Arrival          
Instance                                                                            Reference                        Type     Pin     Net                                        Time        Slack
                                                                                    Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_DI3_N_8.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_DI3_P_8.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_DI3_P_7.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_DI3_N_7.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.050       2.278
cpm_snd_HSTDM_4_FB1_DI3_P_8.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_DI3_N_7.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_DI3_N_8.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_DI3_P_7.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[0]                             0.050       2.726
cpm_snd_HSTDM_4_FB1_DI3_P_8.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
cpm_snd_HSTDM_4_FB1_DI3_N_8.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.050       2.756
==================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                Required          
Instance                                               Reference                        Type     Pin     Net                   Time         Slack
                                                       Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_DI3_P_7.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_P_8.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_N_8.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_P_7.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_N_8.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_P_8.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_N_8.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     3.369        2.278
cpm_snd_HSTDM_4_FB1_DI3_P_8.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     3.369        2.278
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.369

    - Propagation time:                      1.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.278

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_DI3_N_8.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_DI3_N_8.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank71_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank71_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_DI3_N_8.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.050 r     -         
txctrl_sync[1]                                                          Net      -        -       0.527     -           4         
cpm_snd_HSTDM_4_FB1_DI3_N_8.un3_data_in_mux[0]                          LUT2     I1       In      -         0.577 r     -         
cpm_snd_HSTDM_4_FB1_DI3_N_8.un3_data_in_mux[0]                          LUT2     O        Out     0.029     0.606 r     -         
un3_data_in_mux[0]                                                      Net      -        -       0.438     -           1         
cpm_snd_HSTDM_4_FB1_DI3_N_8.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         1.044 r     -         
cpm_snd_HSTDM_4_FB1_DI3_N_8.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.047     1.091 r     -         
data_to_serdes[0]                                                       Net      -        -       0.000     -           1         
cpm_snd_HSTDM_4_FB1_DI3_N_8.tx_core.FF\.data_in[0]                      FD       D        In      -         1.091 r     -         
==================================================================================================================================
Total path delay (propagation time + setup) of 1.055 is 0.090(8.5%) logic and 0.966(91.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: umr2_clk
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                Arrival          
Instance                                                      Reference     Type     Pin     Net                      Time        Slack
                                                              Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]       umr2_clk      FD       Q       hstdm_cmd_script_ack     0.050       1.475
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       mem_waddr_7[0]           0.050       6.024
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       mem_waddr_7[1]           0.050       6.024
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[8]      umr2_clk      FDRE     Q       address_received[2]      0.050       6.024
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[10]     umr2_clk      FDRE     Q       address_received[10]     0.050       6.328
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[10]     umr2_clk      FDRE     Q       address_received[11]     0.050       6.328
hstdm_memory.infopipe_rcv_inst.BIT\[0\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[12]     0.050       6.330
hstdm_memory.infopipe_rcv_inst.BIT\[1\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[13]     0.050       6.330
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[14]     0.050       6.330
hstdm_memory.infopipe_rcv_inst.BIT\[3\]\.RCV.data_out[11]     umr2_clk      FDRE     Q       address_received[15]     0.050       6.330
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                Required          
Instance                                      Reference     Type     Pin     Net                      Time         Slack
                                              Clock                                                                     
------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ack_ff1     umr2_clk      FD       D       hstdm_cmd_script_ack     2.018        1.475
hstdm_memory.mem_waddr[0]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        6.024
hstdm_memory.mem_waddr[1]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        6.024
hstdm_memory.mem_waddr[2]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        6.024
hstdm_memory.mem_waddr[3]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        6.024
hstdm_memory.mem_waddr[4]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        6.024
hstdm_memory.mem_waddr[5]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        6.024
hstdm_memory.mem_waddr[6]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        6.024
hstdm_memory.mem_waddr[7]                     umr2_clk      FDE      CE      N_6_mux_i                9.971        6.024
hstdm_memory.mem_wdata[0]                     umr2_clk      FDRE     CE      mem_we_0_sqmuxa          9.971        6.662
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.018

    - Propagation time:                      0.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.475

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.infopipe_arbiter_inst.data_sent_out[0] / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ack_ff1 / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FD       Q        Out     0.050     0.050 r     -         
hstdm_cmd_script_ack                                        Net      -        -       0.493     -           3         
hstdm_controller.hstdm_cmd_script_ack_ff1                   FD       D        In      -         0.543 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 0.525 is 0.032(6.1%) logic and 0.493(93.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: umr3_clk
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                    Arrival          
Instance                                                   Reference     Type     Pin     Net                          Time        Slack
                                                           Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_ready_out         umr3_clk      FD       Q       hstdm_cmd_script_ready       0.050       1.475
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[0]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[0]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[1]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[1]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[2]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[2]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[3]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[3]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[4]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[4]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[5]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[5]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[6]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[6]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[7]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[7]     0.050       1.481
hstdm_controller.hstdm_ctrl_inst.command_data_out_1[8]     umr3_clk      FDRE     Q       hstdm_cmd_script_data[8]     0.050       1.481
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                               Required          
Instance                                               Reference     Type     Pin     Net                                     Time         Slack
                                                       Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ready_ff1            umr3_clk      FD       D       hstdm_cmd_script_ready                  2.018        1.475
hstdm_controller.infopipe_arbiter_inst.data_out[0]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[0]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[1]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[1]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[2]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[2]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[3]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[3]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[4]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[4]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[5]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[5]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[6]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[6]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[7]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[7]     2.036        1.481
hstdm_controller.infopipe_arbiter_inst.data_out[8]     umr3_clk      FDRE     D       infopipe_arbiter_inst.data_out_4[8]     2.036        1.481
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.018

    - Propagation time:                      0.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.475

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.hstdm_ctrl_inst.command_ready_out / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ready_ff1 / D
    The start point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.command_ready_out     FD       Q        Out     0.050     0.050 r     -         
hstdm_cmd_script_ready                                 Net      -        -       0.493     -           3         
hstdm_controller.hstdm_cmd_script_ready_ff1            FD       D        In      -         0.543 r     -         
=================================================================================================================
Total path delay (propagation time + setup) of 0.525 is 0.032(6.1%) logic and 0.493(93.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                       Arrival          
Instance                         Reference     Type                Pin                       Net                                                Time        Slack
                                 Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_1       haps_system_memory_interface_enable_in             0.000       5.562
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     umr3_reset                umr3_reset                                         0.000       5.666
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_1           haps_system_memory_interface_wr_raw                0.000       5.838
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_2       hstdm_system_capim_interface_enable_memory_out     0.000       5.983
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_2           hstdm_system_capim_interface_mem_wr_out            0.000       5.983
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[26]     haps_system_memory_interface_raddr_raw[26]         0.000       6.002
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[24]     haps_system_memory_interface_raddr_raw[24]         0.000       6.090
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[25]     haps_system_memory_interface_raddr_raw[25]         0.000       6.090
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[0]      haps_system_memory_interface_raddr_raw[0]          0.000       6.240
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_1[1]      haps_system_memory_interface_raddr_raw[1]          0.000       6.259
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                                                        Required          
Instance                                                       Reference     Type         Pin          Net                                     Time         Slack
                                                               Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[0]     wr_to_memory                            7.307        5.562
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[1]     wr_to_memory                            7.307        5.562
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[2]     wr_to_memory                            7.307        5.562
haps_system_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     WEBWE[3]     wr_to_memory                            7.307        5.562
hstdm_memory.memory_core.rd_addr_to_memory[26]                 System        FDE          D            memory_core.rd_addr_to_memory_s[26]     8.018        5.666
hstdm_memory.memory_core.rd_addr_to_memory[25]                 System        FDE          D            memory_core.rd_addr_to_memory_s[25]     8.018        5.666
hstdm_memory.memory_core.rd_addr_to_memory[27]                 System        FDE          D            memory_core.rd_addr_to_memory_s[27]     8.036        5.668
hstdm_memory.memory_core.rd_addr_to_memory[24]                 System        FDE          D            memory_core.rd_addr_to_memory_s[24]     8.018        5.668
hstdm_memory.memory_core.rd_addr_to_memory[22]                 System        FDE          D            memory_core.rd_addr_to_memory_s[22]     8.018        5.679
hstdm_memory.memory_core.rd_addr_to_memory[20]                 System        FDE          D            memory_core.rd_addr_to_memory_s[20]     8.018        5.679
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.693
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.307

    - Propagation time:                      1.745
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.562

    Number of logic level(s):                2
    Starting point:                          sysip_inst.bsa19_system_ip_u / capim2_enable_out_1
    Ending point:                            haps_system_memory.memory_core.memory_inst_memory_inst_0_0 / WEBWE[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLKBWRCLK

Instance / Net                                                                                         Pin                     Pin               Arrival     No. of    
Name                                                                               Type                Name                    Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                                       bsa19_system_ip     capim2_enable_out_1     Out     0.000     0.000 r     -         
haps_system_memory_interface_enable_in                                             Net                 -                       -       0.808     -           38        
haps_system_memory.haps_system_memory_write_control_inst.wr_to_memory_0_a2_0_2     LUT6                I5                      In      -         0.808 r     -         
haps_system_memory.haps_system_memory_write_control_inst.wr_to_memory_0_a2_0_2     LUT6                O                       Out     0.029     0.837 r     -         
haps_system_memory_write_control_inst.wr_to_memory_0_a2_0                          Net                 -                       -       0.115     -           1         
haps_system_memory.haps_system_memory_write_control_inst.wr_to_memory_0            LUT6                I5                      In      -         0.952 r     -         
haps_system_memory.haps_system_memory_write_control_inst.wr_to_memory_0            LUT6                O                       Out     0.029     0.981 r     -         
wr_to_memory                                                                       Net                 -                       -       0.764     -           4         
haps_system_memory.memory_core.memory_inst_memory_inst_0_0                         RAMB18E2            WEBWE[0]                In      -         1.745 r     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 2.438 is 0.751(30.8%) logic and 1.687(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
@S0.0 |Detailed Report for Paths without Starting Clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                 Arrival            
Instance         Reference     Type     Pin              Net              Time        Slack  
                 Clock                                                                       
---------------------------------------------------------------------------------------------
WREX[0:3]        NA            Port     WREX[0]          WREX[0]          0.000       76.690 
WREX[0:3]        NA            Port     WREX[1]          WREX[1]          0.000       76.690 
WREX[0:3]        NA            Port     WREX[2]          WREX[2]          0.000       76.690 
WREX[0:3]        NA            Port     WREX[3]          WREX[3]          0.000       76.690 
MEMREADEX        NA            Port     MEMREADEX        MEMREADEX        0.000       77.290 
REGWRITEWB_0     NA            Port     REGWRITEWB_0     REGWRITEWB_0     0.000       191.734
WRWB[4:0]        NA            Port     WRWB[0]          WRWB[0]          0.000       197.503
WRWB[4:0]        NA            Port     WRWB[1]          WRWB[1]          0.000       197.503
WRWB[4:0]        NA            Port     WRWB[2]          WRWB[2]          0.000       198.016
WRWB[4:0]        NA            Port     WRWB[3]          WRWB[3]          0.000       198.016
=============================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                      Required            
Instance                                              Reference     Type     Pin              Net                   Time         Slack  
                                                      Clock                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
dut_inst.exmem1.writeregister_out[0]                  NA            FDC      D                WREX[0]               77.918       76.690 
dut_inst.exmem1.writeregister_out[1]                  NA            FDC      D                WREX[1]               77.918       76.690 
dut_inst.exmem1.writeregister_out[2]                  NA            FDC      D                WREX[2]               77.918       76.690 
dut_inst.exmem1.writeregister_out[3]                  NA            FDC      D                WREX[3]               77.918       76.690 
dut_inst.exmem1.memread_out                           NA            FDC      D                MEMREADEX             78.518       77.290 
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[3]     NA            FD       D                data_to_serdes[3]     195.436      191.734
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[1]     NA            FD       D                data_to_serdes[1]     195.436      191.782
ALUOUTEX[63:0]                                        NA            Port     ALUOUTEX[63]     ALUOUTEX[63]          357.700      353.029
dut_inst.exmem1.aluout_out[63]                        NA            FDC      D                ALUOUTEX[63]          358.418      354.773
dut_inst.exmem1.readdata2_out[63]                     NA            FDC      D                muxin1[63]            358.418      356.547
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      77.900
    - Setup time:                            -0.018
    = Required time:                         77.918

    - Propagation time:                      1.228
    = Slack (non-critical) :                 76.690

    Number of logic level(s):                1
    Starting point:                          WREX[0:3] / WREX[0]
    Ending point:                            dut_inst.exmem1.writeregister_out[0] / D
    The start point is clocked by            NA
    The end   point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    -Timing constraint applied as path with max delay (datapathonly) 77.900002 (from p:WREX[0] rise_to [get_clocks -include_generated_clocks clk])

Instance / Net                                    Pin         Pin               Arrival     No. of    
Name                                     Type     Name        Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
WREX[0:3]                                Port     WREX[0]     In      0.000     0.000 r     -         
WREX[0]                                  Net      -           -       0.000     -           1         
WREX_ibuf[0]                             IBUF     I           In      -         0.000 r     -         
WREX_ibuf[0]                             IBUF     O           Out     0.790     0.790 r     -         
WREX_c[0]                                Net      -           -       0.438     -           1         
dut_inst.exmem1.writeregister_out[0]     FDC      D           In      -         1.228 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 1.210 is 0.772(63.8%) logic and 0.438(36.2%) route.



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied
Writing compile point status file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_srs/map/m0/FB1_uC/cpprop

Summary of Compile Points :
*************************** 
Name       Status     Reason     
---------------------------------
FB1_uC     Mapped     No database
=================================

Process took 0h:02m:44s realtime, 0h:02m:42s cputime
# Sun Apr  9 22:47:51 2023

###########################################################]
