# Single-Cycle-CPU-8-master
单周期MIPS处理器，MIPS-Lite ISA：addu，subu，ori，lui，lw，sw，beq，j
[Project_Implement 1-cycle MIPS Processor Using Verilog HDL.pdf](https://github.com/hdhyz/Single-Cycle-CPU-8-master/files/6440925/Project_Implement.1-cycle.MIPS.Processor.Using.Verilog.HDL.pdf)
[项目说明.pdf](https://github.com/hdhyz/Single-Cycle-CPU-8-master/files/6440926/default.pdf)
