Analysis & Synthesis report for Euklidischer_Algorithmus
Sat Mar 15 14:51:31 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state
 11. State Machine - |testbench|ggt_top:TOP|controller:controller|current_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|altsyncram_e272:altsyncram1
 17. Parameter Settings for User Entity Instance: LEDM:MEM1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: logic_pll:PLL|altpll:altpll_component
 19. altsyncram Parameter Settings by Entity Instance
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "ggt_top:TOP"
 22. Port Connectivity Checks: "LEDM:MEM1"
 23. In-System Memory Content Editor Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 15 14:51:31 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; Euklidischer_Algorithmus                    ;
; Top-level Entity Name              ; testbench                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 582                                         ;
;     Total combinational functions  ; 448                                         ;
;     Dedicated logic registers      ; 363                                         ;
; Total registers                    ; 363                                         ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                    ;
+------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                           ; Setting            ; Default Value            ;
+------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                           ; 10M08SAU169C8G     ;                          ;
; Top-level entity name                                            ; testbench          ; Euklidischer_Algorithmus ;
; Family name                                                      ; MAX 10             ; Cyclone V                ;
; Maximum processors allowed for parallel compilation              ; All                ;                          ;
; Use smart compilation                                            ; Off                ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                      ; Off                ; Off                      ;
; Restructure Multiplexers                                         ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                      ;
; Preserve fewer node names                                        ; On                 ; On                       ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                   ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                         ; Auto               ; Auto                     ;
; Safe State Machine                                               ; Off                ; Off                      ;
; Extract Verilog State Machines                                   ; On                 ; On                       ;
; Extract VHDL State Machines                                      ; On                 ; On                       ;
; Ignore Verilog initial constructs                                ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                       ;
; Parallel Synthesis                                               ; On                 ; On                       ;
; DSP Block Balancing                                              ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                               ; On                 ; On                       ;
; Power-Up Don't Care                                              ; On                 ; On                       ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                      ;
; Remove Duplicate Registers                                       ; On                 ; On                       ;
; Ignore CARRY Buffers                                             ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                      ;
; Ignore LCELL Buffers                                             ; Off                ; Off                      ;
; Ignore SOFT Buffers                                              ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                      ;
; Optimization Technique                                           ; Balanced           ; Balanced                 ;
; Carry Chain Length                                               ; 70                 ; 70                       ;
; Auto Carry Chains                                                ; On                 ; On                       ;
; Auto Open-Drain Pins                                             ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                      ;
; Auto ROM Replacement                                             ; On                 ; On                       ;
; Auto RAM Replacement                                             ; On                 ; On                       ;
; Auto DSP Block Replacement                                       ; On                 ; On                       ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                    ; On                 ; On                       ;
; Strict RAM Replacement                                           ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                      ;
; Auto RAM Block Balancing                                         ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                      ;
; Auto Resource Sharing                                            ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                      ;
; Timing-Driven Synthesis                                          ; On                 ; On                       ;
; Report Parameter Settings                                        ; On                 ; On                       ;
; Report Source Assignments                                        ; On                 ; On                       ;
; Report Connectivity Checks                                       ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                      ;
; Synchronization Register Chain Length                            ; 2                  ; 2                        ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation       ;
; HDL message level                                                ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                      ;
; Clock MUX Protection                                             ; On                 ; On                       ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                      ;
; Block Design Naming                                              ; Auto               ; Auto                     ;
; SDC constraint protection                                        ; Off                ; Off                      ;
; Synthesis Effort                                                 ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                       ;
+------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../Code/testbench.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v                                                           ;             ;
; ../Code/modulo_top.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v                                                          ;             ;
; ../Code/ggt_top.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v                                                             ;             ;
; ../Code/datapath_modulo.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v                                                     ;             ;
; ../Code/datapath.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v                                                            ;             ;
; ../Code/controller_modulo.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v                                                   ;             ;
; ../Code/controller.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v                                                          ;             ;
; ../Code/alu_modulo.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu_modulo.v                                                          ;             ;
; ../Code/alu.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v                                                                 ;             ;
; logic_pll.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v                                                        ;             ;
; LEDM.v                                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/LEDM.v                                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_6ng1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/altsyncram_6ng1.tdf                                             ;             ;
; db/altsyncram_e272.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/altsyncram_e272.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                                       ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                  ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                ;             ;
; db/logic_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/logic_pll_altpll.v                                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sld680e4599/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 582                                                                                    ;
;                                             ;                                                                                        ;
; Total combinational functions               ; 448                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 136                                                                                    ;
;     -- 3 input functions                    ; 221                                                                                    ;
;     -- <=2 input functions                  ; 91                                                                                     ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 365                                                                                    ;
;     -- arithmetic mode                      ; 83                                                                                     ;
;                                             ;                                                                                        ;
; Total registers                             ; 363                                                                                    ;
;     -- Dedicated logic registers            ; 363                                                                                    ;
;     -- I/O registers                        ; 0                                                                                      ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 1                                                                                      ;
; Total memory bits                           ; 4096                                                                                   ;
;                                             ;                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 1                                                                                      ;
;     -- PLLs                                 ; 1                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 247                                                                                    ;
; Total fan-out                               ; 2717                                                                                   ;
; Average fan-out                             ; 3.24                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |testbench                                                                                                                              ; 448 (1)             ; 363 (0)                   ; 4096        ; 0          ; 0            ; 0       ; 0         ; 1    ; 0            ; 0          ; |testbench                                                                                                                                                                                                                                                                                                                                            ; testbench                         ; work         ;
;    |LEDM:MEM1|                                                                                                                          ; 75 (0)              ; 47 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|LEDM:MEM1                                                                                                                                                                                                                                                                                                                                  ; LEDM                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 75 (0)              ; 47 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_6ng1:auto_generated|                                                                                               ; 75 (0)              ; 47 (0)                    ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_6ng1                   ; work         ;
;             |altsyncram_e272:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|altsyncram_e272:altsyncram1                                                                                                                                                                                                                                       ; altsyncram_e272                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 75 (53)             ; 47 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |ggt_top:TOP|                                                                                                                        ; 253 (0)             ; 230 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|ggt_top:TOP                                                                                                                                                                                                                                                                                                                                ; ggt_top                           ; work         ;
;       |controller:controller|                                                                                                           ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|ggt_top:TOP|controller:controller                                                                                                                                                                                                                                                                                                          ; controller                        ; work         ;
;       |datapath:datapath|                                                                                                               ; 247 (73)            ; 219 (112)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|ggt_top:TOP|datapath:datapath                                                                                                                                                                                                                                                                                                              ; datapath                          ; work         ;
;          |alu:alu|                                                                                                                      ; 174 (67)            ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu                                                                                                                                                                                                                                                                                                      ; alu                               ; work         ;
;             |modulo_top:modulo|                                                                                                         ; 107 (0)             ; 107 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo                                                                                                                                                                                                                                                                                    ; modulo_top                        ; work         ;
;                |controller_modulo:controller|                                                                                           ; 9 (9)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller                                                                                                                                                                                                                                                       ; controller_modulo                 ; work         ;
;                |datapath_modulo:datapath|                                                                                               ; 98 (50)             ; 97 (97)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath                                                                                                                                                                                                                                                           ; datapath_modulo                   ; work         ;
;                   |alu_modulo:alu|                                                                                                      ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_modulo:alu                                                                                                                                                                                                                                            ; alu_modulo                        ; work         ;
;    |logic_pll:PLL|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|logic_pll:PLL                                                                                                                                                                                                                                                                                                                              ; logic_pll                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|logic_pll:PLL|altpll:altpll_component                                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;          |logic_pll_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated                                                                                                                                                                                                                                                                      ; logic_pll_altpll                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (81)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|altsyncram_e272:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |testbench|LEDM:MEM1                                                                                                                                                                                                                                                           ; LEDM.v          ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |testbench|logic_pll:PLL                                                                                                                                                                                                                                                       ; logic_pll.v     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |testbench|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state                                                                                                                                                  ;
+--------------------------------+----------------------------+---------------------------+--------------------------+--------------------------------+--------------------------------+-----------------------------+--------------------------------+--------------------------+
; Name                           ; current_state.STATE_update ; current_state.STATE_write ; current_state.STATE_diff ; current_state.STATE_check_term ; current_state.STATE_write_comp ; current_state.STATE_compare ; current_state.STATE_write_init ; current_state.STATE_IDLE ;
+--------------------------------+----------------------------+---------------------------+--------------------------+--------------------------------+--------------------------------+-----------------------------+--------------------------------+--------------------------+
; current_state.STATE_IDLE       ; 0                          ; 0                         ; 0                        ; 0                              ; 0                              ; 0                           ; 0                              ; 0                        ;
; current_state.STATE_write_init ; 0                          ; 0                         ; 0                        ; 0                              ; 0                              ; 0                           ; 1                              ; 1                        ;
; current_state.STATE_compare    ; 0                          ; 0                         ; 0                        ; 0                              ; 0                              ; 1                           ; 0                              ; 1                        ;
; current_state.STATE_write_comp ; 0                          ; 0                         ; 0                        ; 0                              ; 1                              ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_check_term ; 0                          ; 0                         ; 0                        ; 1                              ; 0                              ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_diff       ; 0                          ; 0                         ; 1                        ; 0                              ; 0                              ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_write      ; 0                          ; 1                         ; 0                        ; 0                              ; 0                              ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_update     ; 1                          ; 0                         ; 0                        ; 0                              ; 0                              ; 0                           ; 0                              ; 1                        ;
+--------------------------------+----------------------------+---------------------------+--------------------------+--------------------------------+--------------------------------+-----------------------------+--------------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testbench|ggt_top:TOP|controller:controller|current_state                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+-------------------------------+--------------------------+--------------------------------------------+--------------------------------+----------------------------------+---------------------------------+--------------------------+
; Name                                       ; current_state.STATE_initial_write ; current_state.STATE_write_numbers ; current_state.STATE_write_Zahl ; current_state.STATE_check_if_zero ; current_state.STATE_write_erg ; current_state.STATE_calc ; current_state.STATE_write_zwischenspeicher ; current_state.STATE_write_both ; current_state.STATE_find_smaller ; current_state.STATE_find_bigger ; current_state.STATE_IDLE ;
+--------------------------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+-------------------------------+--------------------------+--------------------------------------------+--------------------------------+----------------------------------+---------------------------------+--------------------------+
; current_state.STATE_IDLE                   ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 0                               ; 0                        ;
; current_state.STATE_find_bigger            ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 1                               ; 1                        ;
; current_state.STATE_find_smaller           ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 1                                ; 0                               ; 1                        ;
; current_state.STATE_write_both             ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 1                              ; 0                                ; 0                               ; 1                        ;
; current_state.STATE_write_zwischenspeicher ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 1                                          ; 0                              ; 0                                ; 0                               ; 1                        ;
; current_state.STATE_calc                   ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 0                             ; 1                        ; 0                                          ; 0                              ; 0                                ; 0                               ; 1                        ;
; current_state.STATE_write_erg              ; 0                                 ; 0                                 ; 0                              ; 0                                 ; 1                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 0                               ; 1                        ;
; current_state.STATE_check_if_zero          ; 0                                 ; 0                                 ; 0                              ; 1                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 0                               ; 1                        ;
; current_state.STATE_write_Zahl             ; 0                                 ; 0                                 ; 1                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 0                               ; 1                        ;
; current_state.STATE_write_numbers          ; 0                                 ; 1                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 0                               ; 1                        ;
; current_state.STATE_initial_write          ; 1                                 ; 0                                 ; 0                              ; 0                                 ; 0                             ; 0                        ; 0                                          ; 0                              ; 0                                ; 0                               ; 1                        ;
+--------------------------------------------+-----------------------------------+-----------------------------------+--------------------------------+-----------------------------------+-------------------------------+--------------------------+--------------------------------------------+--------------------------------+----------------------------------+---------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                        ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+
; ggt_top:TOP|datapath:datapath|Zahl2_i_r[0..2]                                                        ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl2_i_r[3]                                                           ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl2_i_r[4]                                                           ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl2_i_r[5..7]                                                        ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl2_i_r[8]                                                           ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl2_i_r[9]                                                           ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl2_i_r[10..15]                                                      ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[0]                                                           ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[1]                                                           ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[2,3]                                                         ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[4]                                                           ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[5]                                                           ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[6]                                                           ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[7]                                                           ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[8]                                                           ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[9]                                                           ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|Zahl1_i_r[10..15]                                                      ; Stuck at GND due to stuck port data_in ;
; ggt_top:TOP|controller:controller|start_r                                                            ; Stuck at VCC due to stuck port data_in ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~2 ; Lost fanout                            ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~3 ; Lost fanout                            ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~4 ; Lost fanout                            ;
; ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|current_state~5 ; Lost fanout                            ;
; ggt_top:TOP|controller:controller|current_state~2                                                    ; Lost fanout                            ;
; ggt_top:TOP|controller:controller|current_state~3                                                    ; Lost fanout                            ;
; ggt_top:TOP|controller:controller|current_state~4                                                    ; Lost fanout                            ;
; ggt_top:TOP|controller:controller|current_state~5                                                    ; Lost fanout                            ;
; Total Number of Removed Registers = 41                                                               ;                                        ;
+------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 363   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 55    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 242   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|ergebnis_r[0]                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |testbench|ggt_top:TOP|datapath:datapath|erg_zuvor_r[0]                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |testbench|ggt_top:TOP|datapath:datapath|Zahl1_r[4]                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |testbench|ggt_top:TOP|datapath:datapath|Zahl2_r[14]                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |testbench|ggt_top:TOP|datapath:datapath|alu_c_r[7]                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |testbench|LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |testbench|ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller|next_state.STATE_IDLE                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|altsyncram_e272:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LEDM:MEM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_6ng1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_pll:PLL|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------+
; Parameter Name                ; Value                       ; Type                 ;
+-------------------------------+-----------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped              ;
; PLL_TYPE                      ; AUTO                        ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=logic_pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped              ;
; SCAN_CHAIN                    ; LONG                        ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 83333                       ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped              ;
; LOCK_HIGH                     ; 1                           ; Untyped              ;
; LOCK_LOW                      ; 1                           ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped              ;
; SKIP_VCO                      ; OFF                         ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped              ;
; BANDWIDTH                     ; 0                           ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped              ;
; DOWN_SPREAD                   ; 0                           ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped              ;
; CLK0_DIVIDE_BY                ; 12                          ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped              ;
; DPA_DIVIDER                   ; 0                           ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped              ;
; VCO_MIN                       ; 0                           ; Untyped              ;
; VCO_MAX                       ; 0                           ; Untyped              ;
; VCO_CENTER                    ; 0                           ; Untyped              ;
; PFD_MIN                       ; 0                           ; Untyped              ;
; PFD_MAX                       ; 0                           ; Untyped              ;
; M_INITIAL                     ; 0                           ; Untyped              ;
; M                             ; 0                           ; Untyped              ;
; N                             ; 1                           ; Untyped              ;
; M2                            ; 1                           ; Untyped              ;
; N2                            ; 1                           ; Untyped              ;
; SS                            ; 1                           ; Untyped              ;
; C0_HIGH                       ; 0                           ; Untyped              ;
; C1_HIGH                       ; 0                           ; Untyped              ;
; C2_HIGH                       ; 0                           ; Untyped              ;
; C3_HIGH                       ; 0                           ; Untyped              ;
; C4_HIGH                       ; 0                           ; Untyped              ;
; C5_HIGH                       ; 0                           ; Untyped              ;
; C6_HIGH                       ; 0                           ; Untyped              ;
; C7_HIGH                       ; 0                           ; Untyped              ;
; C8_HIGH                       ; 0                           ; Untyped              ;
; C9_HIGH                       ; 0                           ; Untyped              ;
; C0_LOW                        ; 0                           ; Untyped              ;
; C1_LOW                        ; 0                           ; Untyped              ;
; C2_LOW                        ; 0                           ; Untyped              ;
; C3_LOW                        ; 0                           ; Untyped              ;
; C4_LOW                        ; 0                           ; Untyped              ;
; C5_LOW                        ; 0                           ; Untyped              ;
; C6_LOW                        ; 0                           ; Untyped              ;
; C7_LOW                        ; 0                           ; Untyped              ;
; C8_LOW                        ; 0                           ; Untyped              ;
; C9_LOW                        ; 0                           ; Untyped              ;
; C0_INITIAL                    ; 0                           ; Untyped              ;
; C1_INITIAL                    ; 0                           ; Untyped              ;
; C2_INITIAL                    ; 0                           ; Untyped              ;
; C3_INITIAL                    ; 0                           ; Untyped              ;
; C4_INITIAL                    ; 0                           ; Untyped              ;
; C5_INITIAL                    ; 0                           ; Untyped              ;
; C6_INITIAL                    ; 0                           ; Untyped              ;
; C7_INITIAL                    ; 0                           ; Untyped              ;
; C8_INITIAL                    ; 0                           ; Untyped              ;
; C9_INITIAL                    ; 0                           ; Untyped              ;
; C0_MODE                       ; BYPASS                      ; Untyped              ;
; C1_MODE                       ; BYPASS                      ; Untyped              ;
; C2_MODE                       ; BYPASS                      ; Untyped              ;
; C3_MODE                       ; BYPASS                      ; Untyped              ;
; C4_MODE                       ; BYPASS                      ; Untyped              ;
; C5_MODE                       ; BYPASS                      ; Untyped              ;
; C6_MODE                       ; BYPASS                      ; Untyped              ;
; C7_MODE                       ; BYPASS                      ; Untyped              ;
; C8_MODE                       ; BYPASS                      ; Untyped              ;
; C9_MODE                       ; BYPASS                      ; Untyped              ;
; C0_PH                         ; 0                           ; Untyped              ;
; C1_PH                         ; 0                           ; Untyped              ;
; C2_PH                         ; 0                           ; Untyped              ;
; C3_PH                         ; 0                           ; Untyped              ;
; C4_PH                         ; 0                           ; Untyped              ;
; C5_PH                         ; 0                           ; Untyped              ;
; C6_PH                         ; 0                           ; Untyped              ;
; C7_PH                         ; 0                           ; Untyped              ;
; C8_PH                         ; 0                           ; Untyped              ;
; C9_PH                         ; 0                           ; Untyped              ;
; L0_HIGH                       ; 1                           ; Untyped              ;
; L1_HIGH                       ; 1                           ; Untyped              ;
; G0_HIGH                       ; 1                           ; Untyped              ;
; G1_HIGH                       ; 1                           ; Untyped              ;
; G2_HIGH                       ; 1                           ; Untyped              ;
; G3_HIGH                       ; 1                           ; Untyped              ;
; E0_HIGH                       ; 1                           ; Untyped              ;
; E1_HIGH                       ; 1                           ; Untyped              ;
; E2_HIGH                       ; 1                           ; Untyped              ;
; E3_HIGH                       ; 1                           ; Untyped              ;
; L0_LOW                        ; 1                           ; Untyped              ;
; L1_LOW                        ; 1                           ; Untyped              ;
; G0_LOW                        ; 1                           ; Untyped              ;
; G1_LOW                        ; 1                           ; Untyped              ;
; G2_LOW                        ; 1                           ; Untyped              ;
; G3_LOW                        ; 1                           ; Untyped              ;
; E0_LOW                        ; 1                           ; Untyped              ;
; E1_LOW                        ; 1                           ; Untyped              ;
; E2_LOW                        ; 1                           ; Untyped              ;
; E3_LOW                        ; 1                           ; Untyped              ;
; L0_INITIAL                    ; 1                           ; Untyped              ;
; L1_INITIAL                    ; 1                           ; Untyped              ;
; G0_INITIAL                    ; 1                           ; Untyped              ;
; G1_INITIAL                    ; 1                           ; Untyped              ;
; G2_INITIAL                    ; 1                           ; Untyped              ;
; G3_INITIAL                    ; 1                           ; Untyped              ;
; E0_INITIAL                    ; 1                           ; Untyped              ;
; E1_INITIAL                    ; 1                           ; Untyped              ;
; E2_INITIAL                    ; 1                           ; Untyped              ;
; E3_INITIAL                    ; 1                           ; Untyped              ;
; L0_MODE                       ; BYPASS                      ; Untyped              ;
; L1_MODE                       ; BYPASS                      ; Untyped              ;
; G0_MODE                       ; BYPASS                      ; Untyped              ;
; G1_MODE                       ; BYPASS                      ; Untyped              ;
; G2_MODE                       ; BYPASS                      ; Untyped              ;
; G3_MODE                       ; BYPASS                      ; Untyped              ;
; E0_MODE                       ; BYPASS                      ; Untyped              ;
; E1_MODE                       ; BYPASS                      ; Untyped              ;
; E2_MODE                       ; BYPASS                      ; Untyped              ;
; E3_MODE                       ; BYPASS                      ; Untyped              ;
; L0_PH                         ; 0                           ; Untyped              ;
; L1_PH                         ; 0                           ; Untyped              ;
; G0_PH                         ; 0                           ; Untyped              ;
; G1_PH                         ; 0                           ; Untyped              ;
; G2_PH                         ; 0                           ; Untyped              ;
; G3_PH                         ; 0                           ; Untyped              ;
; E0_PH                         ; 0                           ; Untyped              ;
; E1_PH                         ; 0                           ; Untyped              ;
; E2_PH                         ; 0                           ; Untyped              ;
; E3_PH                         ; 0                           ; Untyped              ;
; M_PH                          ; 0                           ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped              ;
; CLK0_COUNTER                  ; G0                          ; Untyped              ;
; CLK1_COUNTER                  ; G0                          ; Untyped              ;
; CLK2_COUNTER                  ; G0                          ; Untyped              ;
; CLK3_COUNTER                  ; G0                          ; Untyped              ;
; CLK4_COUNTER                  ; G0                          ; Untyped              ;
; CLK5_COUNTER                  ; G0                          ; Untyped              ;
; CLK6_COUNTER                  ; E0                          ; Untyped              ;
; CLK7_COUNTER                  ; E1                          ; Untyped              ;
; CLK8_COUNTER                  ; E2                          ; Untyped              ;
; CLK9_COUNTER                  ; E3                          ; Untyped              ;
; L0_TIME_DELAY                 ; 0                           ; Untyped              ;
; L1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G0_TIME_DELAY                 ; 0                           ; Untyped              ;
; G1_TIME_DELAY                 ; 0                           ; Untyped              ;
; G2_TIME_DELAY                 ; 0                           ; Untyped              ;
; G3_TIME_DELAY                 ; 0                           ; Untyped              ;
; E0_TIME_DELAY                 ; 0                           ; Untyped              ;
; E1_TIME_DELAY                 ; 0                           ; Untyped              ;
; E2_TIME_DELAY                 ; 0                           ; Untyped              ;
; E3_TIME_DELAY                 ; 0                           ; Untyped              ;
; M_TIME_DELAY                  ; 0                           ; Untyped              ;
; N_TIME_DELAY                  ; 0                           ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped              ;
; ENABLE0_COUNTER               ; L0                          ; Untyped              ;
; ENABLE1_COUNTER               ; L0                          ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped              ;
; LOOP_FILTER_C                 ; 5                           ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped              ;
; VCO_POST_SCALE                ; 0                           ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped              ;
; M_TEST_SOURCE                 ; 5                           ; Untyped              ;
; C0_TEST_SOURCE                ; 5                           ; Untyped              ;
; C1_TEST_SOURCE                ; 5                           ; Untyped              ;
; C2_TEST_SOURCE                ; 5                           ; Untyped              ;
; C3_TEST_SOURCE                ; 5                           ; Untyped              ;
; C4_TEST_SOURCE                ; 5                           ; Untyped              ;
; C5_TEST_SOURCE                ; 5                           ; Untyped              ;
; C6_TEST_SOURCE                ; 5                           ; Untyped              ;
; C7_TEST_SOURCE                ; 5                           ; Untyped              ;
; C8_TEST_SOURCE                ; 5                           ; Untyped              ;
; C9_TEST_SOURCE                ; 5                           ; Untyped              ;
; CBXI_PARAMETER                ; logic_pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped              ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; LEDM:MEM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; logic_pll:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ggt_top:TOP"           ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; rst_i           ; Input ; Info     ; Stuck at GND ;
; start_i         ; Input ; Info     ; Stuck at VCC ;
; Zahl1_i[3..2]   ; Input ; Info     ; Stuck at VCC ;
; Zahl1_i[15..10] ; Input ; Info     ; Stuck at GND ;
; Zahl1_i[9]      ; Input ; Info     ; Stuck at VCC ;
; Zahl1_i[8]      ; Input ; Info     ; Stuck at GND ;
; Zahl1_i[7]      ; Input ; Info     ; Stuck at VCC ;
; Zahl1_i[6]      ; Input ; Info     ; Stuck at GND ;
; Zahl1_i[5]      ; Input ; Info     ; Stuck at VCC ;
; Zahl1_i[4]      ; Input ; Info     ; Stuck at GND ;
; Zahl1_i[1]      ; Input ; Info     ; Stuck at GND ;
; Zahl1_i[0]      ; Input ; Info     ; Stuck at VCC ;
; Zahl2_i[7..5]   ; Input ; Info     ; Stuck at VCC ;
; Zahl2_i[15..10] ; Input ; Info     ; Stuck at GND ;
; Zahl2_i[2..0]   ; Input ; Info     ; Stuck at GND ;
; Zahl2_i[9]      ; Input ; Info     ; Stuck at VCC ;
; Zahl2_i[8]      ; Input ; Info     ; Stuck at GND ;
; Zahl2_i[4]      ; Input ; Info     ; Stuck at GND ;
; Zahl2_i[3]      ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LEDM:MEM1"                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; q       ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[15..1]" have no fanouts ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; 0              ; MEM1        ; 16    ; 256   ; Read/Write ; LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 277                         ;
;     CLR               ; 7                           ;
;     ENA               ; 132                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 26                          ;
;     ENA SLD           ; 11                          ;
;     plain             ; 86                          ;
; cycloneiii_lcell_comb ; 329                         ;
;     arith             ; 75                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 60                          ;
;     normal            ; 254                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 131                         ;
;         4 data inputs ; 84                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.50                        ;
; Average LUT depth     ; 3.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Mar 15 14:51:09 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/modulo_top.v
    Info (12023): Found entity 1: modulo_top File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/ggt_top.v
    Info (12023): Found entity 1: ggt_top File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath_modulo.v
    Info (12023): Found entity 1: datapath_modulo File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller_modulo.v
    Info (12023): Found entity 1: controller_modulo File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu_modulo.v
    Info (12023): Found entity 1: alu_modulo File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu_modulo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file euklidischer_algorithmus.bdf
    Info (12023): Found entity 1: Euklidischer_Algorithmus
Info (12021): Found 1 design units, including 1 entities, in source file logic_pll.v
    Info (12023): Found entity 1: logic_pll File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ledm.v
    Info (12023): Found entity 1: LEDM File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/LEDM.v Line: 40
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Info (12128): Elaborating entity "LEDM" for hierarchy "LEDM:MEM1" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 28
Info (12128): Elaborating entity "altsyncram" for hierarchy "LEDM:MEM1|altsyncram:altsyncram_component" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/LEDM.v Line: 86
Info (12130): Elaborated megafunction instantiation "LEDM:MEM1|altsyncram:altsyncram_component" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/LEDM.v Line: 86
Info (12133): Instantiated megafunction "LEDM:MEM1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/LEDM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MEM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ng1.tdf
    Info (12023): Found entity 1: altsyncram_6ng1 File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/altsyncram_6ng1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6ng1" for hierarchy "LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e272.tdf
    Info (12023): Found entity 1: altsyncram_e272 File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/altsyncram_e272.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e272" for hierarchy "LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|altsyncram_e272:altsyncram1" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/altsyncram_6ng1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/altsyncram_6ng1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/altsyncram_6ng1.tdf Line: 38
Info (12133): Instantiated megafunction "LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/altsyncram_6ng1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1296387377"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "LEDM:MEM1|altsyncram:altsyncram_component|altsyncram_6ng1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ggt_top" for hierarchy "ggt_top:TOP" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 46
Info (12128): Elaborating entity "controller" for hierarchy "ggt_top:TOP|controller:controller" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v Line: 58
Info (12128): Elaborating entity "datapath" for hierarchy "ggt_top:TOP|datapath:datapath" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v Line: 88
Info (12128): Elaborating entity "alu" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v Line: 61
Info (12128): Elaborating entity "modulo_top" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v Line: 28
Info (12128): Elaborating entity "controller_modulo" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v Line: 39
Info (12128): Elaborating entity "datapath_modulo" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v Line: 64
Info (12128): Elaborating entity "alu_modulo" for hierarchy "ggt_top:TOP|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath|alu_modulo:alu" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v Line: 57
Info (12128): Elaborating entity "logic_pll" for hierarchy "logic_pll:PLL" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "logic_pll:PLL|altpll:altpll_component" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "logic_pll:PLL|altpll:altpll_component" File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v Line: 91
Info (12133): Instantiated megafunction "logic_pll:PLL|altpll:altpll_component" with the following parameter: File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/logic_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "12"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=logic_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/logic_pll_altpll.v
    Info (12023): Found entity 1: logic_pll_altpll File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/logic_pll_altpll.v Line: 30
Info (12128): Elaborating entity "logic_pll_altpll" for hierarchy "logic_pll:PLL|altpll:altpll_component|logic_pll_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.03.15.14:51:21 Progress: Loading sld680e4599/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld680e4599/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Quartus/db/ip/sld680e4599/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 657 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 634 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Sat Mar 15 14:51:31 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:47


