Xref: msuinfo comp.arch:30700 sci.crypt:8072
Newsgroups: comp.arch,sci.crypt
Path: msuinfo!caen!zaphod.mps.ohio-state.edu!cs.utexas.edu!uunet!decwrl!pa.dec.com!nntpd2.cxo.dec.com!nntpd.lkg.dec.com!news.crl.dec.com!news!reeves
From: reeves@yauw.aosg.gsf.dec.com (jon reeves)
Subject: Re: The NSA Instruction
Message-ID: <1992May5.151930.17835@aosg.gsf.dec.com>
Sender: usenet@aosg.gsf.dec.com (USENET News System)
Nntp-Posting-Host: yauw.aosg.gsf.dec.com
Reply-To: reeves@decvax.dec.com
Organization: AOSG
References:  <29354@hoptoad.uucp>
Date: Tue, 5 May 1992 15:19:30 GMT
Lines: 17

In article <29354@hoptoad.uucp>, gnu@hoptoad.uucp (John Gilmore) writes:
|> It occurred to me to wonder just how many architectures have the following
|> instructions:
|>... 
|> 	Find First One (or Zero) -- can speed up emulation
|> 				    of popcount on machines without it

The venerable old UNIVAC/Sperry Univac/Sperry/Unisys 1100/2200 architecture has
the instructions "load shift and count" and "double LSC" that will circular shift
the target 36-bit word/72-bit double word until the two high-order bits differ. 
The resultant shift count is stored in the next higher register.

This was used primarily for normalizing floating point numbers.
-- 
Jon Reeves	Digital Equipment Corporation, Alpha Open Systems Group
		5 Wentworth Drive, MS GSF1-1K13, Hudson NH 03051-4929 USA
+1 603 884 5859	reeves@decvax.dec.com	FAX: +1 603 884 1685
