/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [14:0] celloutsig_0_4z;
  wire [33:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [31:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_0z[5] ? celloutsig_1_4z[7] : celloutsig_1_2z[2]);
  assign celloutsig_1_12z = ~((celloutsig_1_2z[9] | celloutsig_1_7z) & (celloutsig_1_11z[1] | celloutsig_1_3z[2]));
  assign celloutsig_1_13z = ~((celloutsig_1_12z | celloutsig_1_1z) & (celloutsig_1_3z[1] | celloutsig_1_7z));
  assign celloutsig_0_0z = in_data[90] | in_data[81];
  assign celloutsig_0_9z = celloutsig_0_5z[3] | celloutsig_0_0z;
  assign celloutsig_1_14z = celloutsig_1_2z[26] | celloutsig_1_13z;
  assign celloutsig_1_16z = ~(celloutsig_1_9z ^ celloutsig_1_8z[0]);
  assign celloutsig_0_5z = { celloutsig_0_2z[5:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } & { celloutsig_0_2z[4:1], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[136:129] & in_data[168:161];
  assign celloutsig_0_1z = { in_data[14:4], celloutsig_0_0z, celloutsig_0_0z } & in_data[31:19];
  assign celloutsig_0_7z = celloutsig_0_1z[11:5] || { celloutsig_0_5z[24:20], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_2z[4:1] || { in_data[178], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_3z = { celloutsig_0_1z[10:5], celloutsig_0_1z, celloutsig_0_0z } != { in_data[74], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_3z = - in_data[169:166];
  assign celloutsig_1_4z = - { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[149:146] !== celloutsig_1_0z[3:0];
  assign celloutsig_1_5z = celloutsig_1_2z[24:20] !== celloutsig_1_4z[6:2];
  assign celloutsig_0_8z = | { celloutsig_0_1z[6:0], celloutsig_0_0z };
  assign celloutsig_0_6z = ~^ { in_data[75:59], celloutsig_0_3z };
  assign celloutsig_1_6z = ~^ in_data[121:101];
  assign celloutsig_1_9z = ^ { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_11z = celloutsig_1_4z[7:4] << celloutsig_1_8z[5:2];
  assign celloutsig_1_8z = celloutsig_1_0z ^ { celloutsig_1_4z[6:1], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_2z = { celloutsig_0_1z[8:4], celloutsig_0_0z } ^ celloutsig_0_1z[11:6];
  assign celloutsig_1_18z = { celloutsig_1_2z[31:29], celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_14z } ^ { celloutsig_1_3z[2:0], celloutsig_1_7z, celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 15'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_4z = { celloutsig_0_1z[8:7], celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_2z = 32'd0;
    else if (clkin_data[0]) celloutsig_1_2z = { in_data[140:118], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_9z) | (celloutsig_0_7z & celloutsig_0_8z));
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
