// Seed: 1449761182
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = 1 - 1'b0;
  logic id_3;
  logic id_4 = id_1;
endmodule
