m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
valu
!s110 1692955835
!i10b 1
!s100 ?F9L_B]8gX5TKWf^Ul7DX3
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IEFeYfJAN3hT2eaXR]WSoc1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/ModelSim
w1692949306
Z3 8C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/alu.v
Z4 FC:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/alu.v
!i122 209
L0 1 76
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1692955835.000000
Z7 !s107 C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/alu.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/alu.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vALU
Z11 !s110 1692871588
!i10b 1
!s100 T8TfkaaAWB>]3A=A6Gg>g1
R0
IlPimz2k]TD6ROS?B[W^j41
R1
R2
w1692871538
R3
R4
!i122 3
L0 1 56
R5
r1
!s85 0
31
Z12 !s108 1692871588.000000
R7
R8
!i113 1
R9
R10
n@a@l@u
vema
Z13 !s110 1692955836
!i10b 1
!s100 1AI:QP9><?ONo5@LSb2ec1
R0
IPnY:@2Qc72kzaT0D6BEUo0
R1
R2
w1692953816
8C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/ema.v
FC:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/ema.v
!i122 211
L0 1 178
R5
r1
!s85 0
31
!s108 1692955836.000000
!s107 C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/ema.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/ema.v|
!i113 1
R9
R10
vEMA
R11
!i10b 1
!s100 Yb?fnbdAP0hSUlAl9O`iC0
R0
Ih0N1lRm]KWKCP8WY=P;CI3
R1
R2
w1692870944
8C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/EMA.v
FC:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/EMA.v
!i122 4
L0 1 165
R5
r1
!s85 0
31
R12
!s107 C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/EMA.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/EMA.v|
!i113 1
R9
R10
n@e@m@a
vema_tb
R13
!i10b 1
!s100 m:0kj_>dBi_c5;3fN_m?S0
R0
IHN]g1QGzTQmg>FGnSd4AM0
R1
R2
w1692955832
8C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/ema_tb.v
FC:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/ema_tb.v
!i122 210
L0 1 67
R5
r1
!s85 0
31
R6
!s107 C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/ema_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/David/Documents/GitHub/Hardwareentwurf_EMA_Filter/Verilog/ema_tb.v|
!i113 1
R9
R10
