# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bog_zem.srcs/sources_1/new/change_wariant.vhd" \
"../../../../bog_zem.srcs/sources_1/new/debouncer.vhd" \
"../../../../bog_zem.srcs/sources_1/new/v_controller.vhd" \
"../../../../bog_zem.srcs/sources_1/new/main.vhd" \
"../../../../bog_zem.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
