<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/iordana/Documents/GitHub/RiscY/RISCY/impl/gwsynthesis/RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/iordana/Documents/GitHub/RiscY/RISCY/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/iordana/Documents/GitHub/RiscY/RISCY/src/Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 11 19:56:48 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17575</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8727</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>488</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>16</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">21.264(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>39.534(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td>92.306(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1835.279</td>
<td>340</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-30.126</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/state_0_s1/D</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>40.284</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-30.056</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/rd_cycle_1_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>40.570</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-30.056</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/rd_cycle_2_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>40.570</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-30.056</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/rd_cycle_3_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>40.570</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-30.056</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/rd_cycle_4_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>40.570</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-30.056</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/rd_cycle_5_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>40.570</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-30.056</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/rd_cycle_7_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>40.570</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-29.964</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/rd_cycle_6_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>40.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-29.234</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/addr1_3_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-29.234</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/addr1_8_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-29.215</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/wr_cycle_0_s1/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-29.215</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/wr_cycle_1_s1/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-29.215</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/wr_cycle_2_s1/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-29.215</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/wr_cycle_3_s1/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-29.210</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/wr_cycle_4_s1/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-29.210</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/wr_cycle_5_s1/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-29.210</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/wr_cycle_6_s1/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-29.210</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/wr_cycle_7_s1/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-29.152</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/rd_cycle_0_s3/D</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.309</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-28.968</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/addr1_2_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.483</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-28.968</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/addr1_10_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.483</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-28.968</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/addr1_15_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.483</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-28.867</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/addr1_4_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.381</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-28.833</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/addr1_6_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-28.554</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>ramData_inst/addr1_12_s0/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>39.068</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.122</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.122</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.178</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.102</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.102</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.091</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.209</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.073</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.227</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.890</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.890</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.410</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.862</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.438</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.843</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.457</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.808</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.492</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.781</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.519</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.616</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.616</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.616</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.563</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.737</td>
</tr>
<tr>
<td>17</td>
<td>0.516</td>
<td>cpu_1/PC_3_s0/Q</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0/ADA[4]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.591</td>
</tr>
<tr>
<td>18</td>
<td>0.558</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0/CE</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.055</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.086</td>
<td>-0.531</td>
<td>5.597</td>
</tr>
<tr>
<td>10</td>
<td>1.020</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.597</td>
</tr>
<tr>
<td>11</td>
<td>1.020</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.597</td>
</tr>
<tr>
<td>12</td>
<td>1.020</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.597</td>
</tr>
<tr>
<td>13</td>
<td>1.020</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.597</td>
</tr>
<tr>
<td>14</td>
<td>1.020</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.597</td>
</tr>
<tr>
<td>15</td>
<td>1.020</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.597</td>
</tr>
<tr>
<td>16</td>
<td>1.020</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.597</td>
</tr>
<tr>
<td>17</td>
<td>1.020</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-0.519</td>
<td>5.597</td>
</tr>
<tr>
<td>18</td>
<td>4.916</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.597</td>
</tr>
<tr>
<td>19</td>
<td>4.916</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.597</td>
</tr>
<tr>
<td>20</td>
<td>4.916</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.597</td>
</tr>
<tr>
<td>21</td>
<td>4.916</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.597</td>
</tr>
<tr>
<td>22</td>
<td>4.916</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.597</td>
</tr>
<tr>
<td>23</td>
<td>4.916</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.597</td>
</tr>
<tr>
<td>24</td>
<td>4.916</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.597</td>
</tr>
<tr>
<td>25</td>
<td>4.916</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>12.346</td>
<td>1.758</td>
<td>5.597</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>2</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>3</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>4</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_5_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>5</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>6</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_3_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>7</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>8</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>9</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>10</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>11</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>12</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>13</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>14</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>15</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>16</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>17</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>18</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>19</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>20</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>21</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>22</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>23</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>24</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>25</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_instr_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_instr_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/read_calibration[0].id_reg_15_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_15_s1</td>
</tr>
<tr>
<td>5</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_14_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1</td>
</tr>
<tr>
<td>8</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
<tr>
<td>10</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>41.517</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>ramData_inst/n520_s2/I3</td>
</tr>
<tr>
<td>42.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n520_s2/F</td>
</tr>
<tr>
<td>42.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>ramData_inst/state_0_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/state_0_s1</td>
</tr>
<tr>
<td>12.490</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>ramData_inst/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.146, 42.563%; route: 22.680, 56.299%; tC2Q: 0.458, 1.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/rd_cycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>41.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ramData_inst/rd_cycle_7_s8/I1</td>
</tr>
<tr>
<td>42.105</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s8/F</td>
</tr>
<tr>
<td>42.902</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/rd_cycle_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>ramData_inst/rd_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/rd_cycle_1_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>ramData_inst/rd_cycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.108, 42.169%; route: 23.004, 56.701%; tC2Q: 0.458, 1.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/rd_cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>41.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ramData_inst/rd_cycle_7_s8/I1</td>
</tr>
<tr>
<td>42.105</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s8/F</td>
</tr>
<tr>
<td>42.902</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/rd_cycle_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>ramData_inst/rd_cycle_2_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/rd_cycle_2_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>ramData_inst/rd_cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.108, 42.169%; route: 23.004, 56.701%; tC2Q: 0.458, 1.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/rd_cycle_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>41.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ramData_inst/rd_cycle_7_s8/I1</td>
</tr>
<tr>
<td>42.105</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s8/F</td>
</tr>
<tr>
<td>42.902</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/rd_cycle_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>ramData_inst/rd_cycle_3_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/rd_cycle_3_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>ramData_inst/rd_cycle_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.108, 42.169%; route: 23.004, 56.701%; tC2Q: 0.458, 1.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/rd_cycle_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>41.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ramData_inst/rd_cycle_7_s8/I1</td>
</tr>
<tr>
<td>42.105</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s8/F</td>
</tr>
<tr>
<td>42.902</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/rd_cycle_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>ramData_inst/rd_cycle_4_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/rd_cycle_4_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>ramData_inst/rd_cycle_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.108, 42.169%; route: 23.004, 56.701%; tC2Q: 0.458, 1.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/rd_cycle_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>41.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ramData_inst/rd_cycle_7_s8/I1</td>
</tr>
<tr>
<td>42.105</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s8/F</td>
</tr>
<tr>
<td>42.902</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/rd_cycle_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>ramData_inst/rd_cycle_5_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/rd_cycle_5_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>ramData_inst/rd_cycle_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.108, 42.169%; route: 23.004, 56.701%; tC2Q: 0.458, 1.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>41.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ramData_inst/rd_cycle_7_s8/I1</td>
</tr>
<tr>
<td>42.105</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s8/F</td>
</tr>
<tr>
<td>42.902</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/rd_cycle_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.108, 42.169%; route: 23.004, 56.701%; tC2Q: 0.458, 1.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/rd_cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>41.044</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][B]</td>
<td>ramData_inst/rd_cycle_7_s8/I1</td>
</tr>
<tr>
<td>42.105</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R12C15[2][B]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s8/F</td>
</tr>
<tr>
<td>42.810</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/rd_cycle_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>ramData_inst/rd_cycle_6_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/rd_cycle_6_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>ramData_inst/rd_cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.108, 42.264%; route: 22.912, 56.603%; tC2Q: 0.458, 1.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/addr1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.119</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ramData_inst/n926_s4/I2</td>
</tr>
<tr>
<td>40.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s4/F</td>
</tr>
<tr>
<td>42.081</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/addr1_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>ramData_inst/addr1_3_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/addr1_3_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>ramData_inst/addr1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.009, 40.275%; route: 23.281, 58.571%; tC2Q: 0.458, 1.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/addr1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.119</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ramData_inst/n926_s4/I2</td>
</tr>
<tr>
<td>40.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s4/F</td>
</tr>
<tr>
<td>42.081</td>
<td>1.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/addr1_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>ramData_inst/addr1_8_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/addr1_8_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>ramData_inst/addr1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.009, 40.275%; route: 23.281, 58.571%; tC2Q: 0.458, 1.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/wr_cycle_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>38.187</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>ramData_inst/n926_s2/I1</td>
</tr>
<tr>
<td>39.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s2/F</td>
</tr>
<tr>
<td>40.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>ramData_inst/wr_cycle_7_s3/I1</td>
</tr>
<tr>
<td>40.898</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/wr_cycle_7_s3/F</td>
</tr>
<tr>
<td>42.061</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/wr_cycle_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ramData_inst/wr_cycle_0_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/wr_cycle_0_s1</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>ramData_inst/wr_cycle_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.849, 42.410%; route: 22.422, 56.437%; tC2Q: 0.458, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/wr_cycle_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>38.187</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>ramData_inst/n926_s2/I1</td>
</tr>
<tr>
<td>39.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s2/F</td>
</tr>
<tr>
<td>40.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>ramData_inst/wr_cycle_7_s3/I1</td>
</tr>
<tr>
<td>40.898</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/wr_cycle_7_s3/F</td>
</tr>
<tr>
<td>42.061</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/wr_cycle_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>ramData_inst/wr_cycle_1_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/wr_cycle_1_s1</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>ramData_inst/wr_cycle_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.849, 42.410%; route: 22.422, 56.437%; tC2Q: 0.458, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/wr_cycle_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>38.187</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>ramData_inst/n926_s2/I1</td>
</tr>
<tr>
<td>39.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s2/F</td>
</tr>
<tr>
<td>40.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>ramData_inst/wr_cycle_7_s3/I1</td>
</tr>
<tr>
<td>40.898</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/wr_cycle_7_s3/F</td>
</tr>
<tr>
<td>42.061</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/wr_cycle_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>ramData_inst/wr_cycle_2_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/wr_cycle_2_s1</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>ramData_inst/wr_cycle_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.849, 42.410%; route: 22.422, 56.437%; tC2Q: 0.458, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/wr_cycle_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>38.187</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>ramData_inst/n926_s2/I1</td>
</tr>
<tr>
<td>39.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s2/F</td>
</tr>
<tr>
<td>40.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>ramData_inst/wr_cycle_7_s3/I1</td>
</tr>
<tr>
<td>40.898</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/wr_cycle_7_s3/F</td>
</tr>
<tr>
<td>42.061</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/wr_cycle_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>ramData_inst/wr_cycle_3_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/wr_cycle_3_s1</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>ramData_inst/wr_cycle_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.849, 42.410%; route: 22.422, 56.437%; tC2Q: 0.458, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/wr_cycle_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>38.187</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>ramData_inst/n926_s2/I1</td>
</tr>
<tr>
<td>39.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s2/F</td>
</tr>
<tr>
<td>40.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>ramData_inst/wr_cycle_7_s3/I1</td>
</tr>
<tr>
<td>40.898</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/wr_cycle_7_s3/F</td>
</tr>
<tr>
<td>42.057</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/wr_cycle_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>ramData_inst/wr_cycle_4_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/wr_cycle_4_s1</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>ramData_inst/wr_cycle_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.849, 42.414%; route: 22.417, 56.432%; tC2Q: 0.458, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/wr_cycle_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>38.187</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>ramData_inst/n926_s2/I1</td>
</tr>
<tr>
<td>39.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s2/F</td>
</tr>
<tr>
<td>40.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>ramData_inst/wr_cycle_7_s3/I1</td>
</tr>
<tr>
<td>40.898</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/wr_cycle_7_s3/F</td>
</tr>
<tr>
<td>42.057</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/wr_cycle_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>ramData_inst/wr_cycle_5_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/wr_cycle_5_s1</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>ramData_inst/wr_cycle_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.849, 42.414%; route: 22.417, 56.432%; tC2Q: 0.458, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/wr_cycle_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>38.187</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>ramData_inst/n926_s2/I1</td>
</tr>
<tr>
<td>39.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s2/F</td>
</tr>
<tr>
<td>40.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>ramData_inst/wr_cycle_7_s3/I1</td>
</tr>
<tr>
<td>40.898</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/wr_cycle_7_s3/F</td>
</tr>
<tr>
<td>42.057</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/wr_cycle_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>ramData_inst/wr_cycle_6_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/wr_cycle_6_s1</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>ramData_inst/wr_cycle_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.849, 42.414%; route: 22.417, 56.432%; tC2Q: 0.458, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/wr_cycle_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>38.187</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][B]</td>
<td>ramData_inst/n926_s2/I1</td>
</tr>
<tr>
<td>39.286</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s2/F</td>
</tr>
<tr>
<td>40.096</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>ramData_inst/wr_cycle_7_s3/I1</td>
</tr>
<tr>
<td>40.898</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">ramData_inst/wr_cycle_7_s3/F</td>
</tr>
<tr>
<td>42.057</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/wr_cycle_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>ramData_inst/wr_cycle_7_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/wr_cycle_7_s1</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>ramData_inst/wr_cycle_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.849, 42.414%; route: 22.417, 56.432%; tC2Q: 0.458, 1.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/rd_cycle_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.123</td>
<td>1.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][A]</td>
<td>ramData_inst/rd_cycle_7_s7/I3</td>
</tr>
<tr>
<td>40.184</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/rd_cycle_7_s7/F</td>
</tr>
<tr>
<td>40.609</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>ramData_inst/n528_s3/I2</td>
</tr>
<tr>
<td>41.641</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">ramData_inst/n528_s3/F</td>
</tr>
<tr>
<td>41.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/rd_cycle_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>ramData_inst/rd_cycle_0_s3/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/rd_cycle_0_s3</td>
</tr>
<tr>
<td>12.490</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>ramData_inst/rd_cycle_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.041, 43.351%; route: 21.810, 55.483%; tC2Q: 0.458, 1.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/addr1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.119</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ramData_inst/n926_s4/I2</td>
</tr>
<tr>
<td>40.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s4/F</td>
</tr>
<tr>
<td>41.815</td>
<td>1.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/addr1_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>ramData_inst/addr1_2_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/addr1_2_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>ramData_inst/addr1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.009, 40.547%; route: 23.016, 58.292%; tC2Q: 0.458, 1.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/addr1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.119</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ramData_inst/n926_s4/I2</td>
</tr>
<tr>
<td>40.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s4/F</td>
</tr>
<tr>
<td>41.815</td>
<td>1.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/addr1_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>ramData_inst/addr1_10_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/addr1_10_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>ramData_inst/addr1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.009, 40.547%; route: 23.016, 58.292%; tC2Q: 0.458, 1.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/addr1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.119</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ramData_inst/n926_s4/I2</td>
</tr>
<tr>
<td>40.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s4/F</td>
</tr>
<tr>
<td>41.815</td>
<td>1.635</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/addr1_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>ramData_inst/addr1_15_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/addr1_15_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>ramData_inst/addr1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.009, 40.547%; route: 23.016, 58.292%; tC2Q: 0.458, 1.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/addr1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.119</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ramData_inst/n926_s4/I2</td>
</tr>
<tr>
<td>40.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s4/F</td>
</tr>
<tr>
<td>41.713</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/addr1_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>ramData_inst/addr1_4_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/addr1_4_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[2][B]</td>
<td>ramData_inst/addr1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.009, 40.651%; route: 22.914, 58.185%; tC2Q: 0.458, 1.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/addr1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.119</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ramData_inst/n926_s4/I2</td>
</tr>
<tr>
<td>40.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s4/F</td>
</tr>
<tr>
<td>41.680</td>
<td>1.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/addr1_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>ramData_inst/addr1_6_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/addr1_6_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>ramData_inst/addr1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.009, 40.686%; route: 22.881, 58.149%; tC2Q: 0.458, 1.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/addr1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.577</td>
<td>2.787</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/I0</td>
</tr>
<tr>
<td>6.535</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C35[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C35[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>2.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>cpu_1/n2122_s9/I2</td>
</tr>
<tr>
<td>10.678</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s9/F</td>
</tr>
<tr>
<td>10.683</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>cpu_1/n2122_s7/I3</td>
</tr>
<tr>
<td>11.782</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s7/F</td>
</tr>
<tr>
<td>12.591</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>cpu_1/ALUInB_2_s3/I1</td>
</tr>
<tr>
<td>13.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>58</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s3/F</td>
</tr>
<tr>
<td>16.918</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[1][A]</td>
<td>cpu_1/ALUInB_2_s1/I1</td>
</tr>
<tr>
<td>18.017</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>74</td>
<td>R2C39[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_2_s1/F</td>
</tr>
<tr>
<td>19.212</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I1</td>
</tr>
<tr>
<td>19.762</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>19.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C29[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>19.819</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>19.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>19.876</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>19.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C29[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>19.933</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>19.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>19.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>20.047</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>20.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>20.104</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.161</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.218</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C30[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.275</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.332</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.389</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.446</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.503</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.560</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.617</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>20.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>20.674</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>20.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>20.731</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>20.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>20.788</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>20.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>20.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>20.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>20.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>20.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C32[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>20.959</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>20.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>21.016</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_24_s/COUT</td>
</tr>
<tr>
<td>21.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_25_s/CIN</td>
</tr>
<tr>
<td>21.073</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_25_s/COUT</td>
</tr>
<tr>
<td>21.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_26_s/CIN</td>
</tr>
<tr>
<td>21.130</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_26_s/COUT</td>
</tr>
<tr>
<td>21.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_27_s/CIN</td>
</tr>
<tr>
<td>21.187</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_27_s/COUT</td>
</tr>
<tr>
<td>21.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_28_s/CIN</td>
</tr>
<tr>
<td>21.244</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_28_s/COUT</td>
</tr>
<tr>
<td>21.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C33[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_29_s/CIN</td>
</tr>
<tr>
<td>21.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C34[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_30_s/SUM</td>
</tr>
<tr>
<td>23.328</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>cpu_1/n2025_s18/I1</td>
</tr>
<tr>
<td>23.954</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s18/F</td>
</tr>
<tr>
<td>24.758</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>cpu_1/n2025_s17/I2</td>
</tr>
<tr>
<td>25.857</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s17/F</td>
</tr>
<tr>
<td>26.347</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td>cpu_1/n2025_s13/I3</td>
</tr>
<tr>
<td>27.446</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C35[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s13/F</td>
</tr>
<tr>
<td>27.936</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td>cpu_1/n2025_s7/I3</td>
</tr>
<tr>
<td>28.968</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s7/F</td>
</tr>
<tr>
<td>29.458</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>cpu_1/n2025_s4/I1</td>
</tr>
<tr>
<td>30.490</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s4/F</td>
</tr>
<tr>
<td>32.932</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>bu/n212_s7/I0</td>
</tr>
<tr>
<td>33.558</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C23[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s7/F</td>
</tr>
<tr>
<td>35.678</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[2][A]</td>
<td>bu/n212_s3/I0</td>
</tr>
<tr>
<td>36.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C16[2][A]</td>
<td style=" background: #97FFFF;">bu/n212_s3/F</td>
</tr>
<tr>
<td>36.315</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bu/n212_s2/I0</td>
</tr>
<tr>
<td>37.137</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">bu/n212_s2/F</td>
</tr>
<tr>
<td>39.119</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][A]</td>
<td>ramData_inst/n926_s4/I2</td>
</tr>
<tr>
<td>40.180</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R13C13[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/n926_s4/F</td>
</tr>
<tr>
<td>41.400</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/addr1_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>ramData_inst/addr1_12_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/addr1_12_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>ramData_inst/addr1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.009, 40.977%; route: 22.601, 57.850%; tC2Q: 0.458, 1.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 71.715%; tC2Q: 0.333, 28.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 71.715%; tC2Q: 0.333, 28.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.713</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 72.178%; tC2Q: 0.333, 27.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.713</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 72.178%; tC2Q: 0.333, 27.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.724</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.876, 72.432%; tC2Q: 0.333, 27.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.894, 72.834%; tC2Q: 0.333, 27.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.925</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 76.358%; tC2Q: 0.333, 23.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.925</td>
<td>1.077</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.077, 76.358%; tC2Q: 0.333, 23.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.953</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.105, 76.827%; tC2Q: 0.333, 23.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.971</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.123, 77.116%; tC2Q: 0.333, 22.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.007</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 77.658%; tC2Q: 0.333, 22.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.034</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.186, 78.054%; tC2Q: 0.333, 21.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 80.209%; tC2Q: 0.333, 19.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 80.209%; tC2Q: 0.333, 19.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.351, 80.209%; tC2Q: 0.333, 19.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.251</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 80.806%; tC2Q: 0.333, 19.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>cpu_1/PC_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_3_s0/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">programMemory_inst/BRAM_0/dpb_inst_0/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.652</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>programMemory_inst/BRAM_0/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 43.597%; tC2Q: 0.333, 56.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C12[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.527</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C3[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q9_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_5_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.086</td>
<td>3.086</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.574</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>5.827</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>5.949</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>5.874</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.086</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.660</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.023</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>8.993</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>8.948</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[3][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>4.817</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R17C2[3][A]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>7.928</td>
<td>3.112</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>814</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>12.845</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.346</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.440%; route: 4.106, 73.370%; tC2Q: 0.458, 8.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>D1/R_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>D1/R_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[2][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[2][A]</td>
<td>D1/R_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C41[2][A]</td>
<td>D1/R_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" font-weight:bold;">D1/R_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>D1/R_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>D1/R_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td style=" font-weight:bold;">D1/G_tmp_5_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td>D1/G_tmp_5_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C45[0][A]</td>
<td>D1/G_tmp_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[0][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[0][B]</td>
<td>D1/G_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C44[0][B]</td>
<td>D1/G_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[1][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[1][B]</td>
<td>D1/G_tmp_3_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C44[1][B]</td>
<td>D1/G_tmp_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>D1/B_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C45[1][A]</td>
<td>D1/B_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td style=" font-weight:bold;">D1/B_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>D1/B_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C45[1][B]</td>
<td>D1/B_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td style=" font-weight:bold;">D1/B_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[0][B]</td>
<td>D1/B_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C45[0][B]</td>
<td>D1/B_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>D1/LineCtr_0_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C43[0][B]</td>
<td>D1/LineCtr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[2][A]</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[1][B]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[1][B]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[2][A]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C42[2][A]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[1][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[1][B]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[1][B]</td>
<td>D1/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C41[0][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C40[2][A]</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C42[1][B]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C45[1][A]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[2][B]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[2][B]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2104</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C2[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1867</td>
<td>R24C2[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_instr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_instr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_instr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_instr_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_instr_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_instr_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/read_calibration[0].id_reg_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/read_calibration[0].id_reg_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/read_calibration[0].id_reg_15_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_15_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_14_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2104</td>
<td>clk_d</td>
<td>-30.126</td>
<td>0.262</td>
</tr>
<tr>
<td>1867</td>
<td>reset</td>
<td>3.287</td>
<td>2.976</td>
</tr>
<tr>
<td>814</td>
<td>user_clk</td>
<td>1.512</td>
<td>0.262</td>
</tr>
<tr>
<td>672</td>
<td>ddr_rsti</td>
<td>-2.055</td>
<td>3.112</td>
</tr>
<tr>
<td>520</td>
<td>imm_j[11]</td>
<td>16.370</td>
<td>3.256</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>14.926</td>
<td>7.286</td>
</tr>
<tr>
<td>274</td>
<td>EXMEM_ALUOut_31_9</td>
<td>25.412</td>
<td>2.797</td>
</tr>
<tr>
<td>262</td>
<td>imm_j[1]</td>
<td>15.933</td>
<td>8.062</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>16.661</td>
<td>5.238</td>
</tr>
<tr>
<td>215</td>
<td>dataOutTxt[2]</td>
<td>2.542</td>
<td>4.561</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C27</td>
<td>95.83%</td>
</tr>
<tr>
<td>R20C27</td>
<td>95.83%</td>
</tr>
<tr>
<td>R14C30</td>
<td>95.83%</td>
</tr>
<tr>
<td>R17C21</td>
<td>94.44%</td>
</tr>
<tr>
<td>R21C30</td>
<td>94.44%</td>
</tr>
<tr>
<td>R22C26</td>
<td>94.44%</td>
</tr>
<tr>
<td>R21C33</td>
<td>94.44%</td>
</tr>
<tr>
<td>R20C26</td>
<td>94.44%</td>
</tr>
<tr>
<td>R17C26</td>
<td>94.44%</td>
</tr>
<tr>
<td>R18C26</td>
<td>94.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
