[200~cat > README.md << 'EOF'
# Ring Buffer (VHDL)

This project implements a **ring buffer (circular buffer)** in VHDL.
It includes both the design and self-contained testbenches.

## Tools
- Language: VHDL
- Tool: Xilinx Vivado
- Simulation: Vivado Simulator

## Project Structure
- `buffer_ring.srcs/sources_1/new/`  
  â†’ RTL design files  
- `buffer_ring.srcs/sim_1/new/`  
  â†’ Testbench files  

## How to run
1. Open Vivado
2. Open `buffer_ring.xpr`
3. Run simulation using provided testbenches

## Author
Talha Yakin
