#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaad7d244d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaad7d1fbf0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaad7d244d0;
 .timescale 0 0;
v0xaaaad7d37ed0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaad7d1fbf0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaad7d37ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaad7d20750 .scope module, "aoc4_tb" "aoc4_tb" 4 3;
 .timescale 0 0;
L_0xaaaad7d6ddd0 .functor AND 1, L_0xaaaad7d5d670, L_0xaaaad7d6dc80, C4<1>, C4<1>;
L_0xffffaee1f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad7d5b390_0 .net/2s *"_ivl_0", 31 0, L_0xffffaee1f0f0;  1 drivers
v0xaaaad7d5b490_0 .net/2u *"_ivl_11", 0 0, L_0xaaaad7d6e110;  1 drivers
v0xaaaad7d5b550_0 .net/2u *"_ivl_15", 0 0, L_0xaaaad7d6e2d0;  1 drivers
v0xaaaad7d5b620_0 .net/2u *"_ivl_19", 0 0, L_0xaaaad7d6e4a0;  1 drivers
v0xaaaad7d5b6e0_0 .net *"_ivl_2", 0 0, L_0xaaaad7d6dc80;  1 drivers
v0xaaaad7d5b7f0_0 .net/2u *"_ivl_23", 0 0, L_0xaaaad7d6e6d0;  1 drivers
v0xaaaad7d5b8b0_0 .net/2u *"_ivl_7", 0 0, L_0xaaaad7d6de90;  1 drivers
v0xaaaad7d5b970_0 .net "ack", 0 0, L_0xaaaad7d5d670;  1 drivers
v0xaaaad7d5ba10_0 .net "bank_partial_vec_out", 3 0, L_0xaaaad7d6d9c0;  1 drivers
v0xaaaad7d5bab0_0 .net "busy", 0 0, L_0xaaaad7cfe9b0;  1 drivers
v0xaaaad7d5bb50_0 .var/2s "c", 31 0;
v0xaaaad7d5bc10_0 .var "clock", 0 0;
v0xaaaad7d5bcb0_0 .net "col_addr_in", 3 0, L_0xaaaad7d6e3b0;  1 drivers
v0xaaaad7d5bda0_0 .var/2s "col_i", 31 0;
v0xaaaad7d5be60_0 .var/2s "done", 31 0;
v0xaaaad7d5bf40_0 .var/2s "fd", 31 0;
v0xaaaad7d5c020_0 .net "mach_col_addr_out", 3 0, v0xaaaad7d27480_0;  1 drivers
v0xaaaad7d5c220_0 .net "mach_partial_vec_out", 3 0, v0xaaaad7d57120_0;  1 drivers
v0xaaaad7d5c2f0_0 .net "mach_read_en", 0 0, v0xaaaad7d572c0_0;  1 drivers
v0xaaaad7d5c3c0_0 .net "mach_row_addr_out", 3 0, v0xaaaad7d578e0_0;  1 drivers
v0xaaaad7d5c490_0 .net "mach_write_en", 0 0, v0xaaaad7d57b60_0;  1 drivers
v0xaaaad7d5c560_0 .var "partial_row_vec", 3 0;
v0xaaaad7d5c600_0 .net "partial_vec_in", 3 0, L_0xaaaad7d6df80;  1 drivers
v0xaaaad7d5c6d0_0 .net "read_en", 0 0, L_0xaaaad7d6e590;  1 drivers
v0xaaaad7d5c7a0_0 .var "reset", 0 0;
v0xaaaad7d5c890_0 .net "row_addr_in", 3 0, L_0xaaaad7d6e1e0;  1 drivers
v0xaaaad7d5c980_0 .var/2s "row_i", 31 0;
v0xaaaad7d5ca40_0 .var "run", 0 0;
v0xaaaad7d5cae0_0 .var "tb_col_addr_in", 3 0;
v0xaaaad7d5cba0_0 .var "tb_partial_vec_in", 3 0;
v0xaaaad7d5cc80_0 .var "tb_read_en", 0 0;
v0xaaaad7d5cd40_0 .var "tb_row_addr_in", 3 0;
v0xaaaad7d5ce20_0 .var "tb_write_en", 0 0;
v0xaaaad7d5cee0_0 .net "write_en", 0 0, L_0xaaaad7d6e7d0;  1 drivers
E_0xaaaad7ceb7e0 .event negedge, v0xaaaad7d57760_0;
L_0xaaaad7d6dc80 .cmp/ne 32, v0xaaaad7d5be60_0, L_0xffffaee1f0f0;
L_0xaaaad7d6de90 .reduce/nor v0xaaaad7d5be60_0;
L_0xaaaad7d6df80 .functor MUXZ 4, v0xaaaad7d57120_0, v0xaaaad7d5cba0_0, L_0xaaaad7d6de90, C4<>;
L_0xaaaad7d6e110 .reduce/nor v0xaaaad7d5be60_0;
L_0xaaaad7d6e1e0 .functor MUXZ 4, v0xaaaad7d578e0_0, v0xaaaad7d5cd40_0, L_0xaaaad7d6e110, C4<>;
L_0xaaaad7d6e2d0 .reduce/nor v0xaaaad7d5be60_0;
L_0xaaaad7d6e3b0 .functor MUXZ 4, v0xaaaad7d27480_0, v0xaaaad7d5cae0_0, L_0xaaaad7d6e2d0, C4<>;
L_0xaaaad7d6e4a0 .reduce/nor v0xaaaad7d5be60_0;
L_0xaaaad7d6e590 .functor MUXZ 1, v0xaaaad7d572c0_0, v0xaaaad7d5cc80_0, L_0xaaaad7d6e4a0, C4<>;
L_0xaaaad7d6e6d0 .reduce/nor v0xaaaad7d5be60_0;
L_0xaaaad7d6e7d0 .functor MUXZ 1, v0xaaaad7d57b60_0, v0xaaaad7d5ce20_0, L_0xaaaad7d6e6d0, C4<>;
S_0xaaaad7d56560 .scope module, "mach" "freemachine" 4 23, 5 1 0, S_0xaaaad7d20750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 1 "changed_out";
    .port_info 6 /OUTPUT 1 "done_out";
    .port_info 7 /OUTPUT 1 "write_en_out";
    .port_info 8 /OUTPUT 1 "read_en_out";
    .port_info 9 /OUTPUT 4 "row_addr_out";
    .port_info 10 /OUTPUT 4 "col_addr_out";
    .port_info 11 /OUTPUT 4 "partial_vec_out";
P_0xaaaad7cd7510 .param/l "end_row" 0 5 3, +C4<00000000000000000000000000001010>;
P_0xaaaad7cd7550 .param/l "start_row" 0 5 2, +C4<00000000000000000000000000000000>;
v0xaaaad7d57380_0 .array/port v0xaaaad7d57380, 0;
L_0xaaaad7d6db00 .functor BUFZ 12, v0xaaaad7d57380_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaad7d57380_1 .array/port v0xaaaad7d57380, 1;
L_0xaaaad7d6db70 .functor BUFZ 12, v0xaaaad7d57380_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaad7d57380_2 .array/port v0xaaaad7d57380, 2;
L_0xaaaad7d6dbe0 .functor BUFZ 12, v0xaaaad7d57380_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaad7d3ab80_0 .net "ack_in", 0 0, L_0xaaaad7d6ddd0;  1 drivers
v0xaaaad7d3ae60_0 .var "changed_out", 0 0;
v0xaaaad7d3b410_0 .net "clock", 0 0, v0xaaaad7d5bc10_0;  1 drivers
v0xaaaad7d27480_0 .var "col_addr_out", 3 0;
v0xaaaad7d21be0_0 .var/2s "col_i", 31 0;
v0xaaaad7d56b20_0 .var "degree", 3 0;
v0xaaaad7d56c00_0 .var "done_out", 0 0;
v0xaaaad7d56cc0_0 .var "insert_reg", 1 0;
v0xaaaad7d56da0_0 .var "next_regs_0", 11 0;
v0xaaaad7d56e80_0 .var "next_regs_1", 11 0;
v0xaaaad7d56f60_0 .var "next_regs_2", 11 0;
v0xaaaad7d57040_0 .net "partial_vec_in", 3 0, L_0xaaaad7d6d9c0;  alias, 1 drivers
v0xaaaad7d57120_0 .var "partial_vec_out", 3 0;
v0xaaaad7d57200_0 .var "prune", 0 0;
v0xaaaad7d572c0_0 .var "read_en_out", 0 0;
v0xaaaad7d57380 .array "regs", 0 2, 11 0;
v0xaaaad7d574c0_0 .net "regs_dbg_0", 11 0, L_0xaaaad7d6db00;  1 drivers
v0xaaaad7d575a0_0 .net "regs_dbg_1", 11 0, L_0xaaaad7d6db70;  1 drivers
v0xaaaad7d57680_0 .net "regs_dbg_2", 11 0, L_0xaaaad7d6dbe0;  1 drivers
v0xaaaad7d57760_0 .var "regs_valid", 0 0;
v0xaaaad7d57820_0 .net "reset", 0 0, v0xaaaad7d5c7a0_0;  1 drivers
v0xaaaad7d578e0_0 .var "row_addr_out", 3 0;
v0xaaaad7d579c0_0 .net "run", 0 0, v0xaaaad7d5ca40_0;  1 drivers
v0xaaaad7d57a80_0 .var/2s "updates", 31 0;
v0xaaaad7d57b60_0 .var "write_en_out", 0 0;
E_0xaaaad7cece10 .event posedge, v0xaaaad7d3b410_0;
E_0xaaaad7cbfef0/0 .event edge, v0xaaaad7d57380_0, v0xaaaad7d57380_0, v0xaaaad7d57380_0, v0xaaaad7d57380_1;
E_0xaaaad7cbfef0/1 .event edge, v0xaaaad7d57380_1, v0xaaaad7d57380_2, v0xaaaad7d57380_2, v0xaaaad7d57380_2;
E_0xaaaad7cbfef0/2 .event edge, v0xaaaad7d57380_1, v0xaaaad7d574c0_0, v0xaaaad7d574c0_0, v0xaaaad7d57380_1;
E_0xaaaad7cbfef0/3 .event edge, v0xaaaad7d57380_2, v0xaaaad7d21be0_0;
E_0xaaaad7cbfef0 .event/or E_0xaaaad7cbfef0/0, E_0xaaaad7cbfef0/1, E_0xaaaad7cbfef0/2, E_0xaaaad7cbfef0/3;
S_0xaaaad7d57da0 .scope module, "main_mem" "mem" 4 11, 6 5 0, S_0xaaaad7d20750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 4 "row_addr_in";
    .port_info 5 /INPUT 4 "partial_vec_in";
    .port_info 6 /INPUT 4 "col_addr_in";
    .port_info 7 /OUTPUT 1 "ack";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaad7cc1e80 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaad7d380b0 .functor AND 1, v0xaaaad7d59b80_0, L_0xaaaad7d5cf80, C4<1>, C4<1>;
L_0xaaaad7d3ad00 .functor OR 1, L_0xaaaad7d6e590, L_0xaaaad7d6e7d0, C4<0>, C4<0>;
L_0xaaaad7d3b2f0 .functor AND 1, L_0xaaaad7d3ad00, L_0xaaaad7d5d1d0, C4<1>, C4<1>;
L_0xaaaad7d27360 .functor OR 1, L_0xaaaad7d3b2f0, L_0xaaaad7d5d360, C4<0>, C4<0>;
L_0xaaaad7d21ac0 .functor OR 1, L_0xaaaad7d6e590, L_0xaaaad7d6e7d0, C4<0>, C4<0>;
L_0xaaaad7cfe9b0 .functor OR 1, L_0xaaaad7d21ac0, L_0xaaaad7d5d360, C4<0>, C4<0>;
L_0xaaaad7d5d600 .functor AND 1, L_0xaaaad7d380b0, L_0xaaaad7d6e590, C4<1>, C4<1>;
L_0xaaaad7d5d670 .functor OR 1, L_0xaaaad7d5d600, L_0xaaaad7d5d360, C4<0>, C4<0>;
L_0xffffaee1f0a8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaad7d6d8b0 .functor AND 32, L_0xaaaad7d5d730, L_0xffffaee1f0a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaad7d58a80_0 .net *"_ivl_0", 0 0, L_0xaaaad7d5cf80;  1 drivers
L_0xffffaee1f018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaad7d58b60_0 .net/2u *"_ivl_10", 1 0, L_0xffffaee1f018;  1 drivers
v0xaaaad7d58c40_0 .net *"_ivl_17", 0 0, L_0xaaaad7d21ac0;  1 drivers
v0xaaaad7d58ce0_0 .net *"_ivl_21", 0 0, L_0xaaaad7d5d600;  1 drivers
v0xaaaad7d58da0_0 .net *"_ivl_24", 31 0, L_0xaaaad7d5d730;  1 drivers
L_0xffffaee1f060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad7d58ed0_0 .net *"_ivl_27", 27 0, L_0xffffaee1f060;  1 drivers
v0xaaaad7d58fb0_0 .net/2u *"_ivl_28", 31 0, L_0xffffaee1f0a8;  1 drivers
v0xaaaad7d59090_0 .net *"_ivl_30", 31 0, L_0xaaaad7d6d8b0;  1 drivers
v0xaaaad7d59170_0 .net *"_ivl_5", 0 0, L_0xaaaad7d3ad00;  1 drivers
v0xaaaad7d59230_0 .net *"_ivl_7", 0 0, L_0xaaaad7d5d1d0;  1 drivers
v0xaaaad7d592f0_0 .net "ack", 0 0, L_0xaaaad7d5d670;  alias, 1 drivers
v0xaaaad7d593b0_0 .net "addr_saved", 0 0, L_0xaaaad7d380b0;  1 drivers
v0xaaaad7d59470_0 .net "bank_read_data", 11 0, v0xaaaad7d58710_0;  1 drivers
v0xaaaad7d59530_0 .var "bank_vec_addr_saved", 3 0;
v0xaaaad7d595f0_0 .var "bank_vec_stable", 11 0;
v0xaaaad7d596e0_0 .net "busy", 0 0, L_0xaaaad7cfe9b0;  alias, 1 drivers
v0xaaaad7d59780_0 .net "clock", 0 0, v0xaaaad7d5bc10_0;  alias, 1 drivers
v0xaaaad7d59820_0 .net "col_addr_in", 3 0, L_0xaaaad7d6e3b0;  alias, 1 drivers
v0xaaaad7d59900_0 .var "dirty_list", 9 0;
v0xaaaad7d599e0_0 .net "fetch_en", 0 0, L_0xaaaad7d3b2f0;  1 drivers
v0xaaaad7d59aa0_0 .var "fetch_state", 1 0;
v0xaaaad7d59b80_0 .var "mem_init", 0 0;
v0xaaaad7d59c40_0 .var "next_fetch_state", 1 0;
v0xaaaad7d59d20_0 .net "partial_vec_in", 3 0, L_0xaaaad7d6df80;  alias, 1 drivers
v0xaaaad7d59e00_0 .net "partial_vec_out", 3 0, L_0xaaaad7d6d9c0;  alias, 1 drivers
v0xaaaad7d59ec0_0 .net "read_en", 0 0, L_0xaaaad7d6e590;  alias, 1 drivers
v0xaaaad7d59f60_0 .net "reset", 0 0, v0xaaaad7d5c7a0_0;  alias, 1 drivers
v0xaaaad7d5a030_0 .net "row_addr_in", 3 0, L_0xaaaad7d6e1e0;  alias, 1 drivers
v0xaaaad7d5a100_0 .net "write_en", 0 0, L_0xaaaad7d6e7d0;  alias, 1 drivers
v0xaaaad7d5a1a0_0 .net "writeback_commit", 0 0, L_0xaaaad7d5d360;  1 drivers
E_0xaaaad7d3b0b0 .event edge, v0xaaaad7d59aa0_0, v0xaaaad7d599e0_0, v0xaaaad7d593b0_0, v0xaaaad7d5a100_0;
L_0xaaaad7d5cf80 .cmp/eq 4, L_0xaaaad7d6e1e0, v0xaaaad7d59530_0;
L_0xaaaad7d5d1d0 .reduce/nor L_0xaaaad7d380b0;
L_0xaaaad7d5d360 .cmp/eq 2, v0xaaaad7d59aa0_0, L_0xffffaee1f018;
L_0xaaaad7d5d730 .concat [ 4 28 0 0], L_0xaaaad7d6e3b0, L_0xffffaee1f060;
L_0xaaaad7d6d9c0 .part/v v0xaaaad7d595f0_0, L_0xaaaad7d6d8b0, 4;
S_0xaaaad7d580a0 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaad7d57da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaad7d3a630 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000100>;
P_0xaaaad7d3a670 .param/l "DEPTH" 0 7 5, +C4<00000000000000000000000000001010>;
v0xaaaad7d583e0_0 .net "addr", 3 0, L_0xaaaad7d6e1e0;  alias, 1 drivers
v0xaaaad7d584e0_0 .net "bank_en", 0 0, L_0xaaaad7d27360;  1 drivers
v0xaaaad7d585a0_0 .net "clock", 0 0, v0xaaaad7d5bc10_0;  alias, 1 drivers
v0xaaaad7d58670 .array "mem", 0 9, 11 0;
v0xaaaad7d58710_0 .var "read_data", 11 0;
v0xaaaad7d58820_0 .net "write_data", 11 0, v0xaaaad7d595f0_0;  1 drivers
v0xaaaad7d58900_0 .net "write_en", 0 0, L_0xaaaad7d5d360;  alias, 1 drivers
S_0xaaaad7d5a3f0 .scope task, "print_mem" "print_mem" 4 46, 4 46 0, S_0xaaaad7d20750;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaaad7d5a600;
    %jmp t_0;
    .scope S_0xaaaad7d5a600;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad7d5a7e0_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaaad7d5a7e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 48 "$display", "%0d: %1b", v0xaaaad7d5a7e0_0, &A<v0xaaaad7d58670, v0xaaaad7d5a7e0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad7d5a7e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad7d5a7e0_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaaad7d5a3f0;
t_0 %join;
    %end;
S_0xaaaad7d5a600 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 47, 4 47 0, S_0xaaaad7d5a3f0;
 .timescale 0 0;
v0xaaaad7d5a7e0_0 .var/2s "i", 31 0;
S_0xaaaad7d5a8e0 .scope task, "print_regs" "print_regs" 4 52, 4 52 0, S_0xaaaad7d20750;
 .timescale 0 0;
TD_aoc4_tb.print_regs ;
    %fork t_3, S_0xaaaad7d5aac0;
    %jmp t_2;
    .scope S_0xaaaad7d5aac0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad7d5acc0_0, 0, 32;
T_2.15 ;
    %load/vec4 v0xaaaad7d5acc0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_2.16, 5;
    %vpi_call/w 4 54 "$display", "%0d: %1b", v0xaaaad7d5acc0_0, &A<v0xaaaad7d57380, v0xaaaad7d5acc0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad7d5acc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad7d5acc0_0, 0, 32;
    %jmp T_2.15;
T_2.16 ;
    %end;
    .scope S_0xaaaad7d5a8e0;
t_2 %join;
    %end;
S_0xaaaad7d5aac0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 53, 4 53 0, S_0xaaaad7d5a8e0;
 .timescale 0 0;
v0xaaaad7d5acc0_0 .var/2s "i", 31 0;
S_0xaaaad7d5adc0 .scope task, "write_mem" "write_mem" 4 58, 4 58 0, S_0xaaaad7d20750;
 .timescale 0 0;
v0xaaaad7d5b0f0_0 .var "col_i", 3 0;
v0xaaaad7d5b1f0_0 .var "partial_vec", 3 0;
v0xaaaad7d5b2d0_0 .var "row_i", 3 0;
E_0xaaaad7d3b130 .event negedge, v0xaaaad7d592f0_0;
E_0xaaaad7d5b030 .event posedge, v0xaaaad7d592f0_0;
E_0xaaaad7d5b090 .event negedge, v0xaaaad7d3b410_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaad7d5b090;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad7d5ce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad7d5cc80_0, 0, 1;
    %load/vec4 v0xaaaad7d5b1f0_0;
    %store/vec4 v0xaaaad7d5cba0_0, 0, 4;
    %load/vec4 v0xaaaad7d5b2d0_0;
    %store/vec4 v0xaaaad7d5cd40_0, 0, 4;
    %load/vec4 v0xaaaad7d5b0f0_0;
    %store/vec4 v0xaaaad7d5cae0_0, 0, 4;
    %load/vec4 v0xaaaad7d5b970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %wait E_0xaaaad7d5b030;
T_3.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad7d5ce20_0, 0, 1;
    %load/vec4 v0xaaaad7d5bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.19, 8;
    %wait E_0xaaaad7d3b130;
T_3.19 ;
    %end;
    .scope S_0xaaaad7d580a0;
T_4 ;
    %wait E_0xaaaad7cece10;
    %load/vec4 v0xaaaad7d584e0_0;
    %load/vec4 v0xaaaad7d58900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xaaaad7d58820_0;
    %load/vec4 v0xaaaad7d583e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d58670, 0, 4;
T_4.0 ;
    %load/vec4 v0xaaaad7d584e0_0;
    %load/vec4 v0xaaaad7d58900_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaad7d583e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaad7d58670, 4;
    %assign/vec4 v0xaaaad7d58710_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaad7d57da0;
T_5 ;
Ewait_0 .event/or E_0xaaaad7d3b0b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaad7d59aa0_0;
    %store/vec4 v0xaaaad7d59c40_0, 0, 2;
    %load/vec4 v0xaaaad7d59aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0xaaaad7d599e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaad7d59c40_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaaad7d593b0_0;
    %load/vec4 v0xaaaad7d5a100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaad7d59c40_0, 0, 2;
T_5.6 ;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0xaaaad7d5a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaad7d59c40_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad7d59c40_0, 0, 2;
T_5.9 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad7d59c40_0, 0, 2;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaaad7d57da0;
T_6 ;
    %wait E_0xaaaad7cece10;
    %load/vec4 v0xaaaad7d59f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad7d59aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d59b80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaad7d59900_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xaaaad7d59c40_0;
    %assign/vec4 v0xaaaad7d59aa0_0, 0;
    %load/vec4 v0xaaaad7d59aa0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xaaaad7d59900_0;
    %load/vec4 v0xaaaad7d5a030_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0xaaaad7d59470_0;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0xaaaad7d595f0_0, 0;
    %load/vec4 v0xaaaad7d5a030_0;
    %assign/vec4 v0xaaaad7d59530_0, 0;
    %load/vec4 v0xaaaad7d5a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0xaaaad7d59d20_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad7d59820_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaad7d595f0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaad7d5a030_0;
    %assign/vec4/off/d v0xaaaad7d59900_0, 4, 5;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad7d59b80_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xaaaad7d593b0_0;
    %load/vec4 v0xaaaad7d5a100_0;
    %and;
    %load/vec4 v0xaaaad7d59aa0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0xaaaad7d59d20_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad7d59820_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaad7d595f0_0, 4, 5;
T_6.8 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaad7d56560;
T_7 ;
Ewait_1 .event/or E_0xaaaad7cbfef0, E_0x0;
    %wait Ewait_1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaad7d56b20_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaad7d56b20_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaad7d57200_0, 0, 1;
    %load/vec4 v0xaaaad7d574c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xaaaad7d574c0_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad7d56da0_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad7d56e80_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad7d57380, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaad7d56f60_0, 0, 12;
    %load/vec4 v0xaaaad7d57200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad7d56e80_0, 4, 1;
T_7.0 ;
    %load/vec4 v0xaaaad7d21be0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xaaaad7d56e80_0;
    %store/vec4 v0xaaaad7d56da0_0, 0, 12;
    %load/vec4 v0xaaaad7d56f60_0;
    %store/vec4 v0xaaaad7d56e80_0, 0, 12;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0xaaaad7d56f60_0, 0, 12;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaaad7d56560;
T_8 ;
    %wait E_0xaaaad7cece10;
    %load/vec4 v0xaaaad7d57820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d57380, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d57380, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d57380, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d56c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d57760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad7d57a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d572c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d57b60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaad7d579c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad7d27480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad7d572c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d57b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d57760_0, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d57380, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaad7d56cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad7d578e0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaaad7d3ab80_0;
    %load/vec4 v0xaaaad7d57760_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0xaaaad7d57040_0;
    %load/vec4 v0xaaaad7d56cc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaad7d27480_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaad7d57380, 5, 6;
    %load/vec4 v0xaaaad7d578e0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d57380, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad7d57760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad7d21be0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0xaaaad7d27480_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0xaaaad7d27480_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaad7d27480_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xaaaad7d56cc0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0xaaaad7d578e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad7d578e0_0, 0;
    %load/vec4 v0xaaaad7d56cc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaad7d56cc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad7d27480_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad7d57760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad7d21be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d572c0_0, 0;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0xaaaad7d57760_0;
    %load/vec4 v0xaaaad7d56c00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0xaaaad7d56da0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d57380, 0, 4;
    %load/vec4 v0xaaaad7d56e80_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d57380, 0, 4;
    %load/vec4 v0xaaaad7d56f60_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad7d57380, 0, 4;
    %load/vec4 v0xaaaad7d57200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0xaaaad7d57a80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad7d57a80_0, 0;
T_8.14 ;
    %load/vec4 v0xaaaad7d21be0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %load/vec4 v0xaaaad7d578e0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad7d56c00_0, 0;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad7d572c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad7d21be0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaad7d27480_0, 0;
    %load/vec4 v0xaaaad7d578e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaad7d578e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad7d57760_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0xaaaad7d21be0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad7d21be0_0, 0;
T_8.17 ;
T_8.12 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaad7d20750;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaad7d5bc10_0;
    %inv;
    %store/vec4 v0xaaaad7d5bc10_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0xaaaad7d20750;
T_10 ;
    %vpi_call/w 4 42 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaad7d20750 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xaaaad7d20750;
T_11 ;
    %vpi_func 4 80 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad7d5bf40_0, 0, 32;
    %load/vec4 v0xaaaad7d5bf40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 4 81 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad7d5bc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad7d5c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad7d5cd40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad7d5cba0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad7d5cae0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad7d5be60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad7d5c980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad7d5bda0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad7d5c560_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad7d5ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad7d5cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad7d5ce20_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad7d5b090;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad7d5c7a0_0, 0, 1;
    %wait E_0xaaaad7d5b090;
T_11.4 ;
    %load/vec4 v0xaaaad7d5be60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_11.5, 8;
    %vpi_func 4 102 "$fgetc" 32, v0xaaaad7d5bf40_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad7d5bb50_0, 0, 32;
    %load/vec4 v0xaaaad7d5bb50_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaad7d5be60_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0xaaaad7d5bb50_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0xaaaad7d5c560_0;
    %store/vec4 v0xaaaad7d5b1f0_0, 0, 4;
    %load/vec4 v0xaaaad7d5c980_0;
    %pad/s 4;
    %store/vec4 v0xaaaad7d5b2d0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaad7d5b0f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaad7d5adc0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad7d5bda0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad7d5c980_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad7d5c980_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0xaaaad7d5bda0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaad7d5bda0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0xaaaad7d5c560_0;
    %store/vec4 v0xaaaad7d5b1f0_0, 0, 4;
    %load/vec4 v0xaaaad7d5c980_0;
    %pad/s 4;
    %store/vec4 v0xaaaad7d5b2d0_0, 0, 4;
    %load/vec4 v0xaaaad7d5bda0_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaad7d5b0f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaad7d5adc0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaad7d5c560_0, 0, 4;
T_11.10 ;
    %load/vec4 v0xaaaad7d5bb50_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaad7d5bda0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaad7d5c560_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad7d5bda0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad7d5bda0_0, 0, 32;
T_11.9 ;
T_11.7 ;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0xaaaad7d5bda0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %load/vec4 v0xaaaad7d5c560_0;
    %store/vec4 v0xaaaad7d5b1f0_0, 0, 4;
    %load/vec4 v0xaaaad7d5c980_0;
    %pad/s 4;
    %store/vec4 v0xaaaad7d5b2d0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaad7d5b0f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaad7d5adc0;
    %join;
T_11.12 ;
    %wait E_0xaaaad7d5b090;
    %fork TD_aoc4_tb.print_mem, S_0xaaaad7d5a3f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad7d5ca40_0, 0, 1;
    %wait E_0xaaaad7d5b090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad7d5ca40_0, 0, 1;
    %wait E_0xaaaad7ceb7e0;
    %pushi/vec4 1000, 0, 32;
T_11.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.15, 5;
    %jmp/1 T_11.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad7d5b090;
    %jmp T_11.14;
T_11.15 ;
    %pop/vec4 1;
    %vpi_call/w 4 131 "$display" {0 0 0};
    %fork TD_aoc4_tb.print_regs, S_0xaaaad7d5a8e0;
    %join;
    %vpi_call/w 4 133 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/single_port_ram.sv";
