// Seed: 1409364313
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output supply1 id_13,
    output wire id_14
);
  assign id_13 = id_6;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input wor id_2,
    input logic id_3,
    input supply0 id_4,
    output wor id_5
);
  assign id_1 = 1;
  always @(posedge 1'b0 or 1) begin
    id_1 <= id_0;
    id_1 <= id_3;
  end
  module_0(
      id_5, id_5, id_2, id_4, id_5, id_2, id_4, id_4, id_5, id_5, id_4, id_2, id_2, id_5, id_5
  );
endmodule
