{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 20:14:18 2013 " "Info: Processing started: Mon May 13 20:14:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PORTAS_LOGICAS -c PORTAS_LOGICAS " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PORTAS_LOGICAS -c PORTAS_LOGICAS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "S5\$latch~6 " "Warning: Node \"S5\$latch~6\"" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "S4\$latch~6 " "Warning: Node \"S4\$latch~6\"" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "S3\$latch~6 " "Warning: Node \"S3\$latch~6\"" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "S2\$latch~6 " "Warning: Node \"S2\$latch~6\"" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "S1\$latch~6 " "Warning: Node \"S1\$latch~6\"" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "S0\$latch~6 " "Warning: Node \"S0\$latch~6\"" {  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A S5 9.600 ns Longest " "Info: Longest tpd from source pin \"A\" to destination pin \"S5\" is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns A 1 PIN PIN_24 9 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_24; Fanout = 9; PIN Node = 'A'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.600 ns) 4.800 ns S4~2 2 COMB LC4 6 " "Info: 2: + IC(1.000 ns) + CELL(3.600 ns) = 4.800 ns; Loc. = LC4; Fanout = 6; COMB Node = 'S4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { A S4~2 } "NODE_NAME" } } { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.600 ns) 9.400 ns S5\$latch~6 3 COMB LOOP LC7 3 " "Info: 3: + IC(0.000 ns) + CELL(4.600 ns) = 9.400 ns; Loc. = LC7; Fanout = 3; COMB LOOP Node = 'S5\$latch~6'" { { "Info" "ITDB_PART_OF_SCC" "S5\$latch~6 LC7 " "Info: Loc. = LC7; Node \"S5\$latch~6\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S5$latch~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S5$latch~6 } "NODE_NAME" } } { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 12 0 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { S4~2 S5$latch~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 9.600 ns S5 4 PIN PIN_11 0 " "Info: 4: + IC(0.000 ns) + CELL(0.200 ns) = 9.600 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'S5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { S5$latch~6 S5 } "NODE_NAME" } } { "PORTAS_LOGICAS.vhd" "" { Text "C:/Users/Thiago/Desktop/TRABALHO_CD2/PORTAS_LOGICAS/PORTAS_LOGICAS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 89.58 % ) " "Info: Total cell delay = 8.600 ns ( 89.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 10.42 % ) " "Info: Total interconnect delay = 1.000 ns ( 10.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { A S4~2 S5$latch~6 S5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { A {} A~out {} S4~2 {} S5$latch~6 {} S5 {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 3.600ns 4.600ns 0.200ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 20:14:18 2013 " "Info: Processing ended: Mon May 13 20:14:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
