Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/prj/dsd/New folder/dsde1txt/test_isim_beh.exe -prj D:/prj/dsd/New folder/dsde1txt/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/prj/dsd/New folder/dsde1txt/fulladder.v" into library work
Analyzing Verilog file "D:/prj/dsd/New folder/dsde1txt/fulladder5.v" into library work
Analyzing Verilog file "D:/prj/dsd/New folder/dsde1txt/div3equal.v" into library work
Analyzing Verilog file "D:/prj/dsd/New folder/dsde1txt/div11equal.v" into library work
Analyzing Verilog file "D:/prj/dsd/New folder/dsde1txt/div3.v" into library work
Analyzing Verilog file "D:/prj/dsd/New folder/dsde1txt/div11.v" into library work
Analyzing Verilog file "D:/prj/dsd/New folder/dsde1txt/div.v" into library work
Analyzing Verilog file "D:/prj/dsd/New folder/dsde1txt/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 24: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 25: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 26: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 28: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 29: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 30: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 32: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 33: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 34: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 35: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 37: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 38: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 18: Size mismatch in connection of port <a4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 19: Size mismatch in connection of port <a4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div3.v" Line 23: Size mismatch in connection of port <b5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div11.v" Line 26: Size mismatch in connection of port <a4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div11.v" Line 27: Size mismatch in connection of port <a4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div11.v" Line 37: Size mismatch in connection of port <b4>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div11.v" Line 39: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div11.v" Line 44: Size mismatch in connection of port <a5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div11.v" Line 46: Size mismatch in connection of port <a5>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/prj/dsd/New folder/dsde1txt/div11.v" Line 42: Size mismatch in connection of port <a5>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module fulladder
Compiling module fulladder5
Compiling module div3equal
Compiling module div3
Compiling module div11equal
Compiling module div11
Compiling module div
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\test_isim_beh.exe.sim\libPortability.dll".
Compiled 9 Verilog Units
Built simulation executable D:/prj/dsd/New folder/dsde1txt/test_isim_beh.exe
Fuse Memory Usage: 28632 KB
Fuse CPU Usage: 406 ms
