

================================================================
== Vitis HLS Report for 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc'
================================================================
* Date:           Wed Jul 16 18:22:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_REVIDTAB  |      256|      256|         3|          2|          1|   128|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    100|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |number_fu_67_p2            |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln650_fu_73_p2        |      icmp|   0|  0|  14|           7|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          16|           6|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  14|          3|    1|          3|
    |ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_done_int                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   9|          2|    1|          2|
    |number3_fu_32                                     |   9|          2|    7|         14|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  68|         15|   13|         27|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  2|   0|    2|          0|
    |ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_done_reg                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |  1|   0|    1|          0|
    |icmp_ln650_reg_109                                |  1|   0|    1|          0|
    |number3_fu_32                                     |  7|   0|    7|          0|
    |number3_load_reg_94                               |  7|   0|    7|          0|
    |number_reg_104                                    |  7|   0|    7|          0|
    |reversed_reg_99                                   |  7|   0|    7|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 36|   0|   36|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc|  return value|
|revIdxTab_address0  |  out|    7|   ap_memory|                                 revIdxTab|         array|
|revIdxTab_ce0       |  out|    1|   ap_memory|                                 revIdxTab|         array|
|revIdxTab_we0       |  out|    1|   ap_memory|                                 revIdxTab|         array|
|revIdxTab_d0        |  out|    7|   ap_memory|                                 revIdxTab|         array|
+--------------------+-----+-----+------------+------------------------------------------+--------------+

