14:09:08 INFO  : Registering command handlers for SDK TCF services
14:09:09 INFO  : Launching XSCT server: xsct.bat -interactive H:\Desktop\PYNQ\Zynq\VIP\ov7725\cap_ov7725_16bit\cap_ov7725_16bit.sdk\temp_xsdb_launch_script.tcl
14:09:13 INFO  : XSCT server has started successfully.
14:09:13 INFO  : Successfully done setting XSCT server connection channel  
14:09:13 INFO  : Successfully done setting SDK workspace  
14:09:13 INFO  : Processing command line option -hwspec H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper.hdf.
14:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:07 INFO  : 'jtag frequency' command is executed.
14:19:07 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:07 INFO  : Context for 'APU' is selected.
14:19:08 INFO  : System reset is completed.
14:19:11 INFO  : 'after 3000' command is executed.
14:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:14 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
14:19:14 INFO  : Context for 'APU' is selected.
14:19:14 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
14:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:14 INFO  : Context for 'APU' is selected.
14:19:15 INFO  : 'ps7_init' command is executed.
14:19:15 INFO  : 'ps7_post_config' command is executed.
14:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:15 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:16 INFO  : 'con' command is executed.
14:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:16 INFO  : Disconnected from the channel tcfchan#1.
14:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:11 INFO  : 'jtag frequency' command is executed.
14:21:11 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:11 INFO  : Context for 'APU' is selected.
14:21:11 INFO  : System reset is completed.
14:21:14 INFO  : 'after 3000' command is executed.
14:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:17 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
14:21:17 INFO  : Context for 'APU' is selected.
14:21:21 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
14:21:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:21 INFO  : Context for 'APU' is selected.
14:21:22 INFO  : 'ps7_init' command is executed.
14:21:22 INFO  : 'ps7_post_config' command is executed.
14:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:22 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:22 INFO  : 'con' command is executed.
14:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:22 INFO  : Disconnected from the channel tcfchan#2.
15:41:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:27 INFO  : 'jtag frequency' command is executed.
15:41:28 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:28 INFO  : Context for 'APU' is selected.
15:41:28 INFO  : System reset is completed.
15:41:31 INFO  : 'after 3000' command is executed.
15:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:34 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
15:41:34 INFO  : Context for 'APU' is selected.
15:41:42 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
15:41:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:42 INFO  : Context for 'APU' is selected.
15:41:42 INFO  : 'ps7_init' command is executed.
15:41:42 INFO  : 'ps7_post_config' command is executed.
15:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:43 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:43 INFO  : 'con' command is executed.
15:41:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:41:43 INFO  : Disconnected from the channel tcfchan#3.
18:25:26 INFO  : Registering command handlers for SDK TCF services
18:25:29 INFO  : Launching XSCT server: xsct.bat -interactive H:\Desktop\PYNQ\Zynq\VIP\ov7725\cap_ov7725_16bit\cap_ov7725_16bit.sdk\temp_xsdb_launch_script.tcl
18:25:43 INFO  : XSCT server has started successfully.
18:25:44 INFO  : Successfully done setting XSCT server connection channel  
18:25:44 INFO  : Successfully done setting SDK workspace  
18:25:44 INFO  : Processing command line option -hwspec H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper.hdf.
18:25:44 INFO  : Checking for hwspec changes in the project sys_design_wrapper_hw_platform_0.
18:25:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1590401112029,  Project:1590385912180
18:25:52 INFO  : The hardware specification for project 'sys_design_wrapper_hw_platform_0' is different from H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper.hdf.
18:25:52 INFO  : Copied contents of H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper.hdf into \sys_design_wrapper_hw_platform_0\system.hdf.
18:26:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:26:10 INFO  : 
18:26:13 INFO  : 
18:26:14 INFO  : Updating hardware inferred compiler options for ov7670_cap_16bit.
18:26:14 INFO  : Updating hardware inferred compiler options for ov7725_cap_16bit.
18:26:14 INFO  : Clearing existing target manager status.
18:26:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:26:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:31:01 INFO  : 'jtag frequency' command is executed.
18:31:01 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:01 INFO  : Context for 'APU' is selected.
18:31:01 INFO  : System reset is completed.
18:31:04 INFO  : 'after 3000' command is executed.
18:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:31:08 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
18:31:08 INFO  : Context for 'APU' is selected.
18:31:08 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
18:31:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:08 INFO  : Context for 'APU' is selected.
18:31:08 INFO  : 'ps7_init' command is executed.
18:31:08 INFO  : 'ps7_post_config' command is executed.
18:31:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:08 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:09 INFO  : 'con' command is executed.
18:31:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:31:09 INFO  : Disconnected from the channel tcfchan#1.
18:31:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:31:51 INFO  : 'jtag frequency' command is executed.
18:31:51 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:51 INFO  : Context for 'APU' is selected.
18:31:52 INFO  : System reset is completed.
18:31:55 INFO  : 'after 3000' command is executed.
18:31:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:31:58 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
18:31:58 INFO  : Context for 'APU' is selected.
18:32:03 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
18:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:03 INFO  : Context for 'APU' is selected.
18:32:03 INFO  : 'ps7_init' command is executed.
18:32:03 INFO  : 'ps7_post_config' command is executed.
18:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:04 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:04 INFO  : 'con' command is executed.
18:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:32:04 INFO  : Disconnected from the channel tcfchan#2.
18:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:32:46 INFO  : 'jtag frequency' command is executed.
18:32:46 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:46 INFO  : Context for 'APU' is selected.
18:32:46 INFO  : System reset is completed.
18:32:49 INFO  : 'after 3000' command is executed.
18:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:32:52 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
18:32:52 INFO  : Context for 'APU' is selected.
18:32:52 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
18:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:52 INFO  : Context for 'APU' is selected.
18:32:52 INFO  : 'ps7_init' command is executed.
18:32:52 INFO  : 'ps7_post_config' command is executed.
18:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:53 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:53 INFO  : 'con' command is executed.
18:32:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:32:53 INFO  : Disconnected from the channel tcfchan#3.
18:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:40:02 INFO  : 'jtag frequency' command is executed.
18:40:02 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:02 INFO  : Context for 'APU' is selected.
18:40:02 INFO  : System reset is completed.
18:40:05 INFO  : 'after 3000' command is executed.
18:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:40:08 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
18:40:08 INFO  : Context for 'APU' is selected.
18:40:08 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
18:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:08 INFO  : Context for 'APU' is selected.
18:40:08 INFO  : 'ps7_init' command is executed.
18:40:09 INFO  : 'ps7_post_config' command is executed.
18:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:09 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:09 INFO  : 'con' command is executed.
18:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:40:09 INFO  : Disconnected from the channel tcfchan#4.
18:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:42 INFO  : 'jtag frequency' command is executed.
18:46:42 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:42 INFO  : Context for 'APU' is selected.
18:46:42 INFO  : System reset is completed.
18:46:45 INFO  : 'after 3000' command is executed.
18:46:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:46:47 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
18:46:48 INFO  : Context for 'APU' is selected.
18:46:48 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
18:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:48 INFO  : Context for 'APU' is selected.
18:46:48 INFO  : 'ps7_init' command is executed.
18:46:48 INFO  : 'ps7_post_config' command is executed.
18:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:48 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:48 INFO  : 'con' command is executed.
18:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:46:48 INFO  : Disconnected from the channel tcfchan#5.
18:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:25 INFO  : 'jtag frequency' command is executed.
18:47:25 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:25 INFO  : Context for 'APU' is selected.
18:47:25 INFO  : System reset is completed.
18:47:28 INFO  : 'after 3000' command is executed.
18:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:47:30 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
18:47:31 INFO  : Context for 'APU' is selected.
18:47:31 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
18:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:31 INFO  : Context for 'APU' is selected.
18:47:31 INFO  : 'ps7_init' command is executed.
18:47:31 INFO  : 'ps7_post_config' command is executed.
18:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:31 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:32 INFO  : 'con' command is executed.
18:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:47:32 INFO  : Disconnected from the channel tcfchan#6.
18:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:04 INFO  : 'jtag frequency' command is executed.
18:49:04 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:04 INFO  : Context for 'APU' is selected.
18:49:04 INFO  : System reset is completed.
18:49:07 INFO  : 'after 3000' command is executed.
18:49:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:10 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
18:49:10 INFO  : Context for 'APU' is selected.
18:49:10 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
18:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:10 INFO  : Context for 'APU' is selected.
18:49:10 INFO  : 'ps7_init' command is executed.
18:49:10 INFO  : 'ps7_post_config' command is executed.
18:49:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:11 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:11 INFO  : 'con' command is executed.
18:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:49:11 INFO  : Disconnected from the channel tcfchan#7.
19:31:57 INFO  : Registering command handlers for SDK TCF services
19:31:58 INFO  : Launching XSCT server: xsct.bat -interactive H:\Desktop\PYNQ\Zynq\VIP\ov7725\cap_ov7725_16bit\cap_ov7725_16bit.sdk\temp_xsdb_launch_script.tcl
19:32:03 INFO  : XSCT server has started successfully.
19:32:03 INFO  : Successfully done setting XSCT server connection channel  
19:32:03 INFO  : Successfully done setting SDK workspace  
19:32:03 INFO  : Processing command line option -hwspec H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper.hdf.
19:32:03 INFO  : Checking for hwspec changes in the project sys_design_wrapper_hw_platform_0.
19:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:32:41 INFO  : 'jtag frequency' command is executed.
19:32:41 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:41 INFO  : Context for 'APU' is selected.
19:32:41 INFO  : System reset is completed.
19:32:44 INFO  : 'after 3000' command is executed.
19:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:32:49 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
19:32:49 INFO  : Context for 'APU' is selected.
19:32:50 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
19:32:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:50 INFO  : Context for 'APU' is selected.
19:32:50 INFO  : 'ps7_init' command is executed.
19:32:50 INFO  : 'ps7_post_config' command is executed.
19:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:51 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:51 INFO  : 'con' command is executed.
19:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:32:51 INFO  : Disconnected from the channel tcfchan#1.
19:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:34:41 INFO  : 'jtag frequency' command is executed.
19:34:41 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:41 INFO  : Context for 'APU' is selected.
19:34:41 INFO  : System reset is completed.
19:34:44 INFO  : 'after 3000' command is executed.
19:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:34:47 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
19:34:47 INFO  : Context for 'APU' is selected.
19:34:52 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
19:34:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:52 INFO  : Context for 'APU' is selected.
19:34:52 INFO  : 'ps7_init' command is executed.
19:34:52 INFO  : 'ps7_post_config' command is executed.
19:34:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:53 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:53 INFO  : 'con' command is executed.
19:34:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:34:53 INFO  : Disconnected from the channel tcfchan#2.
19:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:38 INFO  : 'jtag frequency' command is executed.
19:40:38 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:38 INFO  : Context for 'APU' is selected.
19:40:38 INFO  : System reset is completed.
19:40:41 INFO  : 'after 3000' command is executed.
19:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:40:43 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
19:40:44 INFO  : Context for 'APU' is selected.
19:40:48 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
19:40:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:48 INFO  : Context for 'APU' is selected.
19:40:49 INFO  : 'ps7_init' command is executed.
19:40:49 INFO  : 'ps7_post_config' command is executed.
19:40:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:49 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:51 INFO  : 'con' command is executed.
19:40:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:40:51 INFO  : Disconnected from the channel tcfchan#3.
20:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:14:56 INFO  : 'jtag frequency' command is executed.
20:14:56 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:56 INFO  : Context for 'APU' is selected.
20:14:56 INFO  : System reset is completed.
20:14:59 INFO  : 'after 3000' command is executed.
20:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:15:02 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:15:02 INFO  : Context for 'APU' is selected.
20:15:06 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:15:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:06 INFO  : Context for 'APU' is selected.
20:15:06 INFO  : 'ps7_init' command is executed.
20:15:06 INFO  : 'ps7_post_config' command is executed.
20:15:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:06 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:07 INFO  : 'con' command is executed.
20:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:15:07 INFO  : Disconnected from the channel tcfchan#4.
20:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:16:31 INFO  : 'jtag frequency' command is executed.
20:16:31 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:31 INFO  : Context for 'APU' is selected.
20:16:31 INFO  : System reset is completed.
20:16:34 INFO  : 'after 3000' command is executed.
20:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:16:36 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:16:36 INFO  : Context for 'APU' is selected.
20:16:40 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:16:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:40 INFO  : Context for 'APU' is selected.
20:16:41 INFO  : 'ps7_init' command is executed.
20:16:41 INFO  : 'ps7_post_config' command is executed.
20:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:41 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:41 INFO  : 'con' command is executed.
20:16:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:16:41 INFO  : Disconnected from the channel tcfchan#5.
20:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:19 INFO  : 'jtag frequency' command is executed.
20:17:19 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:19 INFO  : Context for 'APU' is selected.
20:17:19 INFO  : System reset is completed.
20:17:22 INFO  : 'after 3000' command is executed.
20:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:25 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:17:25 INFO  : Context for 'APU' is selected.
20:17:29 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:29 INFO  : Context for 'APU' is selected.
20:17:29 INFO  : 'ps7_init' command is executed.
20:17:29 INFO  : 'ps7_post_config' command is executed.
20:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:30 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:30 INFO  : 'con' command is executed.
20:17:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:17:30 INFO  : Disconnected from the channel tcfchan#6.
20:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:36 INFO  : 'jtag frequency' command is executed.
20:18:36 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:36 INFO  : Context for 'APU' is selected.
20:18:36 INFO  : System reset is completed.
20:18:39 INFO  : 'after 3000' command is executed.
20:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:41 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:18:41 INFO  : Context for 'APU' is selected.
20:18:46 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:46 INFO  : Context for 'APU' is selected.
20:18:46 INFO  : 'ps7_init' command is executed.
20:18:46 INFO  : 'ps7_post_config' command is executed.
20:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:46 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:47 INFO  : 'con' command is executed.
20:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:18:47 INFO  : Disconnected from the channel tcfchan#7.
20:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:30:39 INFO  : 'jtag frequency' command is executed.
20:30:39 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:39 INFO  : Context for 'APU' is selected.
20:30:39 INFO  : System reset is completed.
20:30:42 INFO  : 'after 3000' command is executed.
20:30:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:45 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:30:45 INFO  : Context for 'APU' is selected.
20:30:51 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:30:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:51 INFO  : Context for 'APU' is selected.
20:30:51 INFO  : 'ps7_init' command is executed.
20:30:51 INFO  : 'ps7_post_config' command is executed.
20:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:52 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:52 INFO  : 'con' command is executed.
20:30:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:30:52 INFO  : Disconnected from the channel tcfchan#8.
20:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:34:24 INFO  : 'jtag frequency' command is executed.
20:34:24 INFO  : Sourcing of 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:24 INFO  : Context for 'APU' is selected.
20:34:24 INFO  : System reset is completed.
20:34:27 INFO  : 'after 3000' command is executed.
20:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:34:30 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:34:30 INFO  : Context for 'APU' is selected.
20:34:35 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:34:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:37 INFO  : Context for 'APU' is selected.
20:34:38 INFO  : 'ps7_init' command is executed.
20:34:39 INFO  : 'ps7_post_config' command is executed.
20:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:39 INFO  : The application 'H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:39 INFO  : 'con' command is executed.
20:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:34:39 INFO  : Disconnected from the channel tcfchan#9.
01:06:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1590426379998,  Project:1590401112029
01:06:32 INFO  : Project sys_design_wrapper_hw_platform_0's source hardware specification located at H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:06:41 INFO  : Copied contents of H:/Desktop/PYNQ/Zynq/VIP/ov7725/cap_ov7725_16bit/cap_ov7725_16bit.sdk/sys_design_wrapper.hdf into \sys_design_wrapper_hw_platform_0\system.hdf.
01:06:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:07:07 INFO  : 
01:07:10 INFO  : 
01:07:11 INFO  : Updating hardware inferred compiler options for ov7670_cap_16bit.
01:07:12 INFO  : Updating hardware inferred compiler options for ov7725_cap_16bit.
01:07:12 INFO  : Clearing existing target manager status.
01:07:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:07:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:22:33 INFO  : Registering command handlers for SDK TCF services
10:22:34 INFO  : Launching XSCT server: xsct.bat -interactive H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\temp_xsdb_launch_script.tcl
10:22:38 INFO  : XSCT server has started successfully.
10:22:38 INFO  : Successfully done setting XSCT server connection channel  
10:22:40 INFO  : Successfully done setting SDK workspace  
10:22:40 INFO  : Processing command line option -hwspec H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper.hdf.
10:23:39 ERROR : Exception occured while setting Project Nature toHardware Project Nature
org.eclipse.core.internal.resources.ResourceException: Resource '/sys_design_wrapper_hw_platform_1' does not exist.
	at org.eclipse.core.internal.resources.Resource.checkExists(Resource.java:335)
	at org.eclipse.core.internal.resources.Resource.checkAccessible(Resource.java:209)
	at org.eclipse.core.internal.resources.Project.checkAccessible(Project.java:141)
	at org.eclipse.core.internal.resources.Project.setDescription(Project.java:1230)
	at org.eclipse.core.internal.resources.Project.setDescription(Project.java:1280)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.setHWProjectNature(HwProjectCreator.java:262)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.assignHwProjectNature(HwProjectCreator.java:145)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.createHwProjectFromZip(HwProjectCreator.java:123)
	at com.xilinx.sdk.hw.HwProjectUtil.internalCreate(HwProjectUtil.java:277)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:221)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:208)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:182)
	at com.xilinx.sdk.startup.InitSDK.processHwSpecArgumentTask(InitSDK.java:515)
	at com.xilinx.sdk.startup.InitSDK.access$8(InitSDK.java:497)
	at com.xilinx.sdk.startup.InitSDK$12.run(InitSDK.java:448)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
10:23:39 ERROR : Error occurred while creating hardware platform sys_design_wrapper_hw_platform_1 from sysdef
java.lang.RuntimeException: Resource '/sys_design_wrapper_hw_platform_1' does not exist.
	at com.xilinx.sdk.hw.internal.HwProjectCreator.setHWProjectNature(HwProjectCreator.java:272)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.assignHwProjectNature(HwProjectCreator.java:145)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.createHwProjectFromZip(HwProjectCreator.java:123)
	at com.xilinx.sdk.hw.HwProjectUtil.internalCreate(HwProjectUtil.java:277)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:221)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:208)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:182)
	at com.xilinx.sdk.startup.InitSDK.processHwSpecArgumentTask(InitSDK.java:515)
	at com.xilinx.sdk.startup.InitSDK.access$8(InitSDK.java:497)
	at com.xilinx.sdk.startup.InitSDK$12.run(InitSDK.java:448)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
10:23:39 ERROR : Unable to create Hardware Specification Project with specification file: H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper.hdf
10:24:04 INFO  : Registering command handlers for SDK TCF services
10:24:05 INFO  : Launching XSCT server: xsct.bat -interactive H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\temp_xsdb_launch_script.tcl
10:24:09 INFO  : XSCT server has started successfully.
10:24:09 INFO  : Successfully done setting XSCT server connection channel  
10:24:09 INFO  : Successfully done setting SDK workspace  
10:24:09 INFO  : Processing command line option -hwspec H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper.hdf.
10:25:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:25:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:25:09 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:25:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:25:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:25:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:25:09 INFO  : Unable to read in MSS file H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7670_cap_16bit_bsp\system.mss : null
10:25:09 ERROR : Failed to closesw "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss"
Reason: Cannot close sw design 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss'.
Design is not opened in the current session.


10:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:25:24 INFO  : 'jtag frequency' command is executed.
10:25:24 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:25:25 INFO  : Context for 'APU' is selected.
10:25:25 INFO  : System reset is completed.
10:25:28 INFO  : 'after 3000' command is executed.
10:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:25:31 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:25:31 INFO  : Context for 'APU' is selected.
10:25:32 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:32 INFO  : Context for 'APU' is selected.
10:25:32 INFO  : 'ps7_init' command is executed.
10:25:32 INFO  : 'ps7_post_config' command is executed.
10:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:33 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:33 INFO  : 'con' command is executed.
10:25:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:25:33 INFO  : Disconnected from the channel tcfchan#1.
10:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:26:02 INFO  : 'jtag frequency' command is executed.
10:26:02 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:03 INFO  : Context for 'APU' is selected.
10:26:03 INFO  : System reset is completed.
10:26:06 INFO  : 'after 3000' command is executed.
10:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:26:09 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:26:10 INFO  : Context for 'APU' is selected.
10:26:12 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:12 INFO  : Context for 'APU' is selected.
10:26:13 INFO  : 'ps7_init' command is executed.
10:26:13 INFO  : 'ps7_post_config' command is executed.
10:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:13 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:13 INFO  : 'con' command is executed.
10:26:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:26:13 INFO  : Disconnected from the channel tcfchan#2.
10:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:32:20 INFO  : 'jtag frequency' command is executed.
10:32:20 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:20 INFO  : Context for 'APU' is selected.
10:32:20 INFO  : System reset is completed.
10:32:23 INFO  : 'after 3000' command is executed.
10:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:32:26 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:32:27 INFO  : Context for 'APU' is selected.
10:32:30 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:30 INFO  : Context for 'APU' is selected.
10:32:30 INFO  : 'ps7_init' command is executed.
10:32:30 INFO  : 'ps7_post_config' command is executed.
10:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:31 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:31 INFO  : 'con' command is executed.
10:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:32:31 INFO  : Disconnected from the channel tcfchan#3.
10:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:33:03 INFO  : 'jtag frequency' command is executed.
10:33:03 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:33:03 INFO  : Context for 'APU' is selected.
10:33:04 INFO  : System reset is completed.
10:33:07 INFO  : 'after 3000' command is executed.
10:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:33:09 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:33:09 INFO  : Context for 'APU' is selected.
10:33:12 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:33:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:33:12 INFO  : Context for 'APU' is selected.
10:33:12 INFO  : 'ps7_init' command is executed.
10:33:12 INFO  : 'ps7_post_config' command is executed.
10:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:12 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:13 INFO  : 'con' command is executed.
10:33:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:33:13 INFO  : Disconnected from the channel tcfchan#4.
10:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:34:08 INFO  : 'jtag frequency' command is executed.
10:34:08 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:09 INFO  : Context for 'APU' is selected.
10:34:09 INFO  : System reset is completed.
10:34:12 INFO  : 'after 3000' command is executed.
10:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:34:14 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:34:14 INFO  : Context for 'APU' is selected.
10:34:17 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:17 INFO  : Context for 'APU' is selected.
10:34:17 INFO  : 'ps7_init' command is executed.
10:34:17 INFO  : 'ps7_post_config' command is executed.
10:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:18 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:18 INFO  : 'con' command is executed.
10:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:34:18 INFO  : Disconnected from the channel tcfchan#5.
10:36:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:36:23 INFO  : 'jtag frequency' command is executed.
10:36:23 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:36:23 INFO  : Context for 'APU' is selected.
10:36:24 INFO  : System reset is completed.
10:36:27 INFO  : 'after 3000' command is executed.
10:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:36:29 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:36:29 INFO  : Context for 'APU' is selected.
10:36:32 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:36:32 INFO  : Context for 'APU' is selected.
10:36:32 INFO  : 'ps7_init' command is executed.
10:36:32 INFO  : 'ps7_post_config' command is executed.
10:36:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:33 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:36:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:36:33 INFO  : 'con' command is executed.
10:36:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:36:33 INFO  : Disconnected from the channel tcfchan#6.
10:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:37:11 INFO  : 'jtag frequency' command is executed.
10:37:11 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:12 INFO  : Context for 'APU' is selected.
10:37:12 INFO  : System reset is completed.
10:37:15 INFO  : 'after 3000' command is executed.
10:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:37:17 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:37:17 INFO  : Context for 'APU' is selected.
10:37:20 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:20 INFO  : Context for 'APU' is selected.
10:37:21 INFO  : 'ps7_init' command is executed.
10:37:21 INFO  : 'ps7_post_config' command is executed.
10:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:21 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:21 INFO  : 'con' command is executed.
10:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:37:21 INFO  : Disconnected from the channel tcfchan#7.
10:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:43 INFO  : 'jtag frequency' command is executed.
10:39:43 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:39:43 INFO  : Context for 'APU' is selected.
10:39:43 INFO  : System reset is completed.
10:39:46 INFO  : 'after 3000' command is executed.
10:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:39:49 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:39:49 INFO  : Context for 'APU' is selected.
10:39:52 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:39:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:52 INFO  : Context for 'APU' is selected.
10:39:52 INFO  : 'ps7_init' command is executed.
10:39:52 INFO  : 'ps7_post_config' command is executed.
10:39:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:53 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:53 INFO  : 'con' command is executed.
10:39:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:39:53 INFO  : Disconnected from the channel tcfchan#8.
10:40:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:40:21 INFO  : 'jtag frequency' command is executed.
10:40:21 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:21 INFO  : Context for 'APU' is selected.
10:40:21 INFO  : System reset is completed.
10:40:24 INFO  : 'after 3000' command is executed.
10:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:40:28 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:40:28 INFO  : Context for 'APU' is selected.
10:40:32 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:40:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:32 INFO  : Context for 'APU' is selected.
10:40:33 INFO  : 'ps7_init' command is executed.
10:40:33 INFO  : 'ps7_post_config' command is executed.
10:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:33 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:33 INFO  : 'con' command is executed.
10:40:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:40:33 INFO  : Disconnected from the channel tcfchan#9.
10:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:41:23 INFO  : 'jtag frequency' command is executed.
10:41:23 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:23 INFO  : Context for 'APU' is selected.
10:41:24 INFO  : System reset is completed.
10:41:27 INFO  : 'after 3000' command is executed.
10:41:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:41:30 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:41:30 INFO  : Context for 'APU' is selected.
10:41:34 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:34 INFO  : Context for 'APU' is selected.
10:41:35 INFO  : 'ps7_init' command is executed.
10:41:35 INFO  : 'ps7_post_config' command is executed.
10:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:35 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:35 INFO  : 'con' command is executed.
10:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:41:35 INFO  : Disconnected from the channel tcfchan#10.
10:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:20 INFO  : 'jtag frequency' command is executed.
10:42:20 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:21 INFO  : Context for 'APU' is selected.
10:42:21 INFO  : System reset is completed.
10:42:24 INFO  : 'after 3000' command is executed.
10:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:27 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:42:27 INFO  : Context for 'APU' is selected.
10:42:31 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:31 INFO  : Context for 'APU' is selected.
10:42:32 INFO  : 'ps7_init' command is executed.
10:42:32 INFO  : 'ps7_post_config' command is executed.
10:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:32 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:32 INFO  : 'con' command is executed.
10:42:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:42:32 INFO  : Disconnected from the channel tcfchan#11.
10:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:53 INFO  : 'jtag frequency' command is executed.
10:42:53 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:54 INFO  : Context for 'APU' is selected.
10:42:54 INFO  : System reset is completed.
10:42:57 INFO  : 'after 3000' command is executed.
10:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:43:00 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:43:01 INFO  : Context for 'APU' is selected.
10:43:05 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:05 INFO  : Context for 'APU' is selected.
10:43:05 INFO  : 'ps7_init' command is executed.
10:43:05 INFO  : 'ps7_post_config' command is executed.
10:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:06 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:06 INFO  : 'con' command is executed.
10:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:43:06 INFO  : Disconnected from the channel tcfchan#12.
10:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:43:35 INFO  : 'jtag frequency' command is executed.
10:43:35 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:43:36 INFO  : Context for 'APU' is selected.
10:43:36 INFO  : System reset is completed.
10:43:39 INFO  : 'after 3000' command is executed.
10:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:43:42 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:43:43 INFO  : Context for 'APU' is selected.
10:43:46 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:46 INFO  : Context for 'APU' is selected.
10:43:47 INFO  : 'ps7_init' command is executed.
10:43:47 INFO  : 'ps7_post_config' command is executed.
10:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:47 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:47 INFO  : 'con' command is executed.
10:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:43:47 INFO  : Disconnected from the channel tcfchan#13.
10:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:27 INFO  : 'jtag frequency' command is executed.
10:44:27 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:27 INFO  : Context for 'APU' is selected.
10:44:27 INFO  : System reset is completed.
10:44:30 INFO  : 'after 3000' command is executed.
10:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:44:34 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:44:34 INFO  : Context for 'APU' is selected.
10:44:38 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:38 INFO  : Context for 'APU' is selected.
10:44:38 INFO  : 'ps7_init' command is executed.
10:44:38 INFO  : 'ps7_post_config' command is executed.
10:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:39 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:39 INFO  : 'con' command is executed.
10:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:44:39 INFO  : Disconnected from the channel tcfchan#14.
10:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:11 INFO  : 'jtag frequency' command is executed.
10:45:11 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:45:11 INFO  : Context for 'APU' is selected.
10:45:11 INFO  : System reset is completed.
10:45:14 INFO  : 'after 3000' command is executed.
10:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:45:17 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:45:18 INFO  : Context for 'APU' is selected.
10:45:22 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:45:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:22 INFO  : Context for 'APU' is selected.
10:45:22 INFO  : 'ps7_init' command is executed.
10:45:22 INFO  : 'ps7_post_config' command is executed.
10:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:23 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:23 INFO  : 'con' command is executed.
10:45:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:45:23 INFO  : Disconnected from the channel tcfchan#15.
10:46:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:28 INFO  : 'jtag frequency' command is executed.
10:46:28 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:28 INFO  : Context for 'APU' is selected.
10:46:28 INFO  : System reset is completed.
10:46:31 INFO  : 'after 3000' command is executed.
10:46:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:46:34 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:46:35 INFO  : Context for 'APU' is selected.
10:46:39 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:39 INFO  : Context for 'APU' is selected.
10:46:39 INFO  : 'ps7_init' command is executed.
10:46:39 INFO  : 'ps7_post_config' command is executed.
10:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:39 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:40 INFO  : 'con' command is executed.
10:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:46:40 INFO  : Disconnected from the channel tcfchan#16.
10:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:33 INFO  : 'jtag frequency' command is executed.
10:47:33 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:34 INFO  : Context for 'APU' is selected.
10:47:34 INFO  : System reset is completed.
10:47:37 INFO  : 'after 3000' command is executed.
10:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:47:40 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:47:41 INFO  : Context for 'APU' is selected.
10:47:45 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:45 INFO  : Context for 'APU' is selected.
10:47:45 INFO  : 'ps7_init' command is executed.
10:47:45 INFO  : 'ps7_post_config' command is executed.
10:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:46 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:46 INFO  : 'con' command is executed.
10:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:47:46 INFO  : Disconnected from the channel tcfchan#17.
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 INFO  : Unable to read in MSS file H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7670_cap_16bit_bsp\system.mss : null
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 INFO  : Unable to read in MSS file H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7725_cap_16bit_bsp\system.mss : null
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 INFO  : Unable to read in MSS file H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7670_cap_16bit_bsp\system.mss : null
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 INFO  : Unable to read in MSS file H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7725_cap_16bit_bsp\system.mss : null
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 INFO  : Unable to read in MSS file H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7670_cap_16bit_bsp\system.mss : null
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:47:51 INFO  : Unable to read in MSS file H:\Desktop\PYNQ\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7725_cap_16bit_bsp\system.mss : null
10:47:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

10:51:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:51:40 INFO  : 'jtag frequency' command is executed.
10:51:40 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:41 INFO  : Context for 'APU' is selected.
10:51:41 INFO  : System reset is completed.
10:51:44 INFO  : 'after 3000' command is executed.
10:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:51:47 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:51:47 INFO  : Context for 'APU' is selected.
10:51:48 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:48 INFO  : Context for 'APU' is selected.
10:51:48 INFO  : 'ps7_init' command is executed.
10:51:48 INFO  : 'ps7_post_config' command is executed.
10:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:49 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:49 INFO  : 'con' command is executed.
10:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:51:49 INFO  : Disconnected from the channel tcfchan#18.
10:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:53:26 INFO  : 'jtag frequency' command is executed.
10:53:26 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:26 INFO  : Context for 'APU' is selected.
10:53:26 INFO  : System reset is completed.
10:53:29 INFO  : 'after 3000' command is executed.
10:53:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:53:31 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:53:31 INFO  : Context for 'APU' is selected.
10:53:35 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:35 INFO  : Context for 'APU' is selected.
10:53:36 INFO  : 'ps7_init' command is executed.
10:53:36 INFO  : 'ps7_post_config' command is executed.
10:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:36 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:37 INFO  : 'con' command is executed.
10:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:53:37 INFO  : Disconnected from the channel tcfchan#19.
10:53:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:53:54 INFO  : 'jtag frequency' command is executed.
10:53:54 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:54 INFO  : Context for 'APU' is selected.
10:53:54 INFO  : System reset is completed.
10:53:57 INFO  : 'after 3000' command is executed.
10:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:54:00 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:54:00 INFO  : Context for 'APU' is selected.
10:54:04 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:04 INFO  : Context for 'APU' is selected.
10:54:05 INFO  : 'ps7_init' command is executed.
10:54:05 INFO  : 'ps7_post_config' command is executed.
10:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:05 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:05 INFO  : 'con' command is executed.
10:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:54:05 INFO  : Disconnected from the channel tcfchan#20.
10:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:20 INFO  : 'jtag frequency' command is executed.
10:54:20 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:20 INFO  : Context for 'APU' is selected.
10:54:21 INFO  : System reset is completed.
10:54:24 INFO  : 'after 3000' command is executed.
10:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:54:26 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:54:27 INFO  : Context for 'APU' is selected.
10:54:30 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:54:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:30 INFO  : Context for 'APU' is selected.
10:54:31 INFO  : 'ps7_init' command is executed.
10:54:31 INFO  : 'ps7_post_config' command is executed.
10:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:31 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:31 INFO  : 'con' command is executed.
10:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:54:31 INFO  : Disconnected from the channel tcfchan#21.
10:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:58 INFO  : 'jtag frequency' command is executed.
10:54:58 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:59 INFO  : Context for 'APU' is selected.
10:54:59 INFO  : System reset is completed.
10:55:02 INFO  : 'after 3000' command is executed.
10:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:05 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:55:06 INFO  : Context for 'APU' is selected.
10:55:10 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:10 INFO  : Context for 'APU' is selected.
10:55:10 INFO  : 'ps7_init' command is executed.
10:55:10 INFO  : 'ps7_post_config' command is executed.
10:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:11 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:11 INFO  : 'con' command is executed.
10:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:55:11 INFO  : Disconnected from the channel tcfchan#22.
10:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:55:48 INFO  : 'jtag frequency' command is executed.
10:55:48 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:49 INFO  : Context for 'APU' is selected.
10:55:49 INFO  : System reset is completed.
10:55:52 INFO  : 'after 3000' command is executed.
10:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:55 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:55:56 INFO  : Context for 'APU' is selected.
10:56:00 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:01 INFO  : Context for 'APU' is selected.
10:56:01 INFO  : 'ps7_init' command is executed.
10:56:01 INFO  : 'ps7_post_config' command is executed.
10:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:02 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:02 INFO  : 'con' command is executed.
10:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:56:02 INFO  : Disconnected from the channel tcfchan#23.
10:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:57:08 INFO  : 'jtag frequency' command is executed.
10:57:08 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:09 INFO  : Context for 'APU' is selected.
10:57:09 INFO  : System reset is completed.
10:57:12 INFO  : 'after 3000' command is executed.
10:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:57:16 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:57:16 INFO  : Context for 'APU' is selected.
10:57:21 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:57:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:22 INFO  : Context for 'APU' is selected.
10:57:22 INFO  : 'ps7_init' command is executed.
10:57:22 INFO  : 'ps7_post_config' command is executed.
10:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:23 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:23 INFO  : 'con' command is executed.
10:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:57:23 INFO  : Disconnected from the channel tcfchan#24.
10:57:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:57:58 INFO  : 'jtag frequency' command is executed.
10:57:58 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:59 INFO  : Context for 'APU' is selected.
10:57:59 INFO  : System reset is completed.
10:58:02 INFO  : 'after 3000' command is executed.
10:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:06 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
10:58:06 INFO  : Context for 'APU' is selected.
10:58:11 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
10:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:13 INFO  : Context for 'APU' is selected.
10:58:14 INFO  : 'ps7_init' command is executed.
10:58:14 INFO  : 'ps7_post_config' command is executed.
10:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:15 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:16 INFO  : 'con' command is executed.
10:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:58:16 INFO  : Disconnected from the channel tcfchan#25.
11:02:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:59 INFO  : 'jtag frequency' command is executed.
11:02:59 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:00 INFO  : Context for 'APU' is selected.
11:03:00 INFO  : System reset is completed.
11:03:03 INFO  : 'after 3000' command is executed.
11:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:06 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
11:03:07 INFO  : Context for 'APU' is selected.
11:03:12 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
11:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:12 INFO  : Context for 'APU' is selected.
11:03:13 INFO  : 'ps7_init' command is executed.
11:03:13 INFO  : 'ps7_post_config' command is executed.
11:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:13 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:13 INFO  : 'con' command is executed.
11:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:03:14 INFO  : Disconnected from the channel tcfchan#26.
11:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:34 INFO  : 'jtag frequency' command is executed.
11:03:34 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:34 INFO  : Context for 'APU' is selected.
11:03:34 INFO  : System reset is completed.
11:03:37 INFO  : 'after 3000' command is executed.
11:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:42 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
11:03:43 INFO  : Context for 'APU' is selected.
11:03:47 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
11:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:48 INFO  : Context for 'APU' is selected.
11:03:48 INFO  : 'ps7_init' command is executed.
11:03:48 INFO  : 'ps7_post_config' command is executed.
11:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:49 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:49 INFO  : 'con' command is executed.
11:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:03:49 INFO  : Disconnected from the channel tcfchan#27.
11:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:16 INFO  : 'jtag frequency' command is executed.
11:04:16 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:16 INFO  : Context for 'APU' is selected.
11:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:17 INFO  : System reset is completed.
11:04:20 INFO  : 'after 3000' command is executed.
11:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:04:23 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
11:04:24 INFO  : Context for 'APU' is selected.
11:04:29 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
11:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:29 INFO  : Context for 'APU' is selected.
11:04:30 INFO  : 'ps7_init' command is executed.
11:04:30 INFO  : 'ps7_post_config' command is executed.
11:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:30 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:30 INFO  : 'jtag frequency' command is executed.
11:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:30 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:30 INFO  : Context for 'APU' is selected.
11:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:31 INFO  : System reset is completed.
11:04:31 INFO  : 'con' command is executed.
11:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:04:34 INFO  : 'after 3000' command is executed.
11:04:34 INFO  : Disconnected from the channel tcfchan#28.
11:04:34 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
11:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

11:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:46 INFO  : 'jtag frequency' command is executed.
11:04:46 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:47 INFO  : Context for 'APU' is selected.
11:04:47 INFO  : System reset is completed.
11:04:50 INFO  : 'after 3000' command is executed.
11:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:04:53 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
11:04:54 INFO  : Context for 'APU' is selected.
11:04:58 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
11:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:58 INFO  : Context for 'APU' is selected.
11:04:59 INFO  : 'ps7_init' command is executed.
11:04:59 INFO  : 'ps7_post_config' command is executed.
11:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:59 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:59 INFO  : 'con' command is executed.
11:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:04:59 INFO  : Disconnected from the channel tcfchan#29.
11:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:05:25 INFO  : 'jtag frequency' command is executed.
11:05:25 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:26 INFO  : Context for 'APU' is selected.
11:05:30 INFO  : System reset is completed.
11:05:36 INFO  : 'after 3000' command is executed.
11:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:05:39 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
11:05:39 INFO  : Context for 'APU' is selected.
11:05:43 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
11:05:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:43 INFO  : Context for 'APU' is selected.
11:05:44 INFO  : 'ps7_init' command is executed.
11:05:44 INFO  : 'ps7_post_config' command is executed.
11:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:44 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:44 INFO  : 'con' command is executed.
11:05:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:05:44 INFO  : Disconnected from the channel tcfchan#30.
11:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:08:14 INFO  : 'jtag frequency' command is executed.
11:08:14 INFO  : Sourcing of 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:15 INFO  : Context for 'APU' is selected.
11:08:15 INFO  : System reset is completed.
11:08:18 INFO  : 'after 3000' command is executed.
11:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:08:21 INFO  : FPGA configured successfully with bitstream "H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
11:08:21 INFO  : Context for 'APU' is selected.
11:08:26 INFO  : Hardware design information is loaded from 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
11:08:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:27 INFO  : Context for 'APU' is selected.
11:08:27 INFO  : 'ps7_init' command is executed.
11:08:27 INFO  : 'ps7_post_config' command is executed.
11:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:27 INFO  : The application 'H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow H:/Desktop/PYNQ/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:28 INFO  : 'con' command is executed.
11:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:08:28 INFO  : Disconnected from the channel tcfchan#31.
20:00:24 INFO  : Registering command handlers for SDK TCF services
20:00:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Administrator\Desktop\pynq_test\cap_rgb565_demo\cap_rgb565_demo.sdk\temp_xsdb_launch_script.tcl
20:00:26 INFO  : XSCT server has started successfully.
20:00:26 INFO  : Successfully done setting XSCT server connection channel  
20:00:27 INFO  : Successfully done setting SDK workspace  
20:00:27 INFO  : Restoring global repository preferences: 
		 C:\Users\Administrator\Desktop\demo\software\Arm_sw_repository
20:00:27 INFO  : Processing command line option -hwspec C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper.hdf.
20:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:01:56 INFO  : 'fpga -state' command is executed.
20:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:01:58 INFO  : 'jtag frequency' command is executed.
20:01:58 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:58 INFO  : Context for 'APU' is selected.
20:01:58 INFO  : Hardware design information is loaded from 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:01:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:58 INFO  : Context for 'APU' is selected.
20:01:58 INFO  : 'stop' command is executed.
20:01:59 INFO  : 'ps7_init' command is executed.
20:01:59 INFO  : 'ps7_post_config' command is executed.
20:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:59 INFO  : The application 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:59 INFO  : 'con' command is executed.
20:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:01:59 INFO  : Disconnected from the channel tcfchan#1.
20:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:02:12 INFO  : 'jtag frequency' command is executed.
20:02:12 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:13 INFO  : Context for 'APU' is selected.
20:02:13 INFO  : System reset is completed.
20:02:16 INFO  : 'after 3000' command is executed.
20:02:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:02:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:02:19 INFO  : Context for 'APU' is selected.
20:02:21 INFO  : Hardware design information is loaded from 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:21 INFO  : Context for 'APU' is selected.
20:02:21 INFO  : 'ps7_init' command is executed.
20:02:21 INFO  : 'ps7_post_config' command is executed.
20:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:22 INFO  : The application 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov5640_cap_16bit/Debug/ov5640_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:22 INFO  : 'con' command is executed.
20:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:02:22 INFO  : Disconnected from the channel tcfchan#2.
20:02:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

20:02:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:02:54 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
20:02:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

20:02:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

20:02:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:02:54 INFO  : Unable to read in MSS file C:\Users\Administrator\Desktop\pynq_test\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7725_cap_16bit_bsp\system.mss : null
20:02:54 ERROR : Failed to closesw "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss'.
Design is not opened in the current session.


20:02:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

20:02:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

20:02:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:02:55 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
20:02:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

20:02:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:02:55 INFO  : Unable to read in MSS file C:\Users\Administrator\Desktop\pynq_test\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7725_cap_16bit_bsp\system.mss : null
20:02:55 ERROR : Failed to closesw "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit_bsp/system.mss'.
Design is not opened in the current session.


20:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:22 INFO  : 'jtag frequency' command is executed.
20:03:22 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:22 INFO  : Context for 'APU' is selected.
20:03:22 INFO  : System reset is completed.
20:03:25 INFO  : 'after 3000' command is executed.
20:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:03:28 INFO  : Context for 'APU' is selected.
20:03:28 INFO  : Hardware design information is loaded from 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:28 INFO  : Context for 'APU' is selected.
20:03:28 INFO  : 'ps7_init' command is executed.
20:03:28 INFO  : 'ps7_post_config' command is executed.
20:03:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:29 INFO  : 'jtag frequency' command is executed.
20:03:29 INFO  : The application 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:29 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:29 INFO  : Context for 'APU' is selected.
20:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:29 INFO  : System reset is completed.
20:03:29 INFO  : 'con' command is executed.
20:03:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:32 INFO  : 'after 3000' command is executed.
20:03:32 INFO  : Disconnected from the channel tcfchan#3.
20:03:32 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Invalid target. Use "connect" command to connect to hw_server/TCF agent
20:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:37 INFO  : 'jtag frequency' command is executed.
20:03:37 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:37 INFO  : Context for 'APU' is selected.
20:03:37 INFO  : System reset is completed.
20:03:40 INFO  : 'after 3000' command is executed.
20:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:03:43 INFO  : Context for 'APU' is selected.
20:03:45 INFO  : Hardware design information is loaded from 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:45 INFO  : Context for 'APU' is selected.
20:03:45 INFO  : 'ps7_init' command is executed.
20:03:45 INFO  : 'ps7_post_config' command is executed.
20:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:45 INFO  : The application 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:45 INFO  : 'con' command is executed.
20:03:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:45 INFO  : Disconnected from the channel tcfchan#4.
20:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:53 INFO  : 'jtag frequency' command is executed.
20:03:53 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:53 INFO  : Context for 'APU' is selected.
20:03:53 INFO  : System reset is completed.
20:03:56 INFO  : 'after 3000' command is executed.
20:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:58 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:03:58 INFO  : Context for 'APU' is selected.
20:04:00 INFO  : Hardware design information is loaded from 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:04:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:00 INFO  : Context for 'APU' is selected.
20:04:00 INFO  : 'ps7_init' command is executed.
20:04:00 INFO  : 'ps7_post_config' command is executed.
20:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:00 INFO  : The application 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7725_cap_16bit/Debug/ov7725_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:00 INFO  : 'con' command is executed.
20:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:00 INFO  : Disconnected from the channel tcfchan#5.
20:04:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories

20:04:25 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
20:04:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design
ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:04:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core cap_fps_rate of version 1.0 not found in repositories
ERROR: [Hsi 55-1403] C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss line 33 - No IP instance named cap_fps_rate_0 present in hardware design

20:04:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

20:04:25 INFO  : Unable to read in MSS file C:\Users\Administrator\Desktop\pynq_test\cap_rgb565_demo\cap_rgb565_demo.sdk\ov7670_cap_16bit_bsp\system.mss : null
20:04:25 ERROR : Failed to closesw "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit_bsp/system.mss'.
Design is not opened in the current session.


20:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:30 INFO  : 'fpga -state' command is executed.
20:04:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:31 INFO  : 'jtag frequency' command is executed.
20:04:31 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:31 INFO  : Context for 'APU' is selected.
20:04:31 INFO  : Hardware design information is loaded from 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:04:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:31 INFO  : Context for 'APU' is selected.
20:04:31 INFO  : 'stop' command is executed.
20:04:32 INFO  : 'ps7_init' command is executed.
20:04:32 INFO  : 'ps7_post_config' command is executed.
20:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:32 INFO  : The application 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:32 INFO  : 'con' command is executed.
20:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:32 INFO  : Disconnected from the channel tcfchan#6.
20:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:38 INFO  : 'jtag frequency' command is executed.
20:04:38 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:38 INFO  : Context for 'APU' is selected.
20:04:38 INFO  : System reset is completed.
20:04:41 INFO  : 'after 3000' command is executed.
20:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:44 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:04:44 INFO  : Context for 'APU' is selected.
20:04:45 INFO  : Hardware design information is loaded from 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:45 INFO  : Context for 'APU' is selected.
20:04:45 INFO  : 'ps7_init' command is executed.
20:04:45 INFO  : 'ps7_post_config' command is executed.
20:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:46 INFO  : The application 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:46 INFO  : 'con' command is executed.
20:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:46 INFO  : Disconnected from the channel tcfchan#7.
20:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:53 INFO  : 'jtag frequency' command is executed.
20:04:53 INFO  : Sourcing of 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:53 INFO  : Context for 'APU' is selected.
20:04:53 INFO  : System reset is completed.
20:04:56 INFO  : 'after 3000' command is executed.
20:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:58 INFO  : FPGA configured successfully with bitstream "C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit"
20:04:58 INFO  : Context for 'APU' is selected.
20:05:00 INFO  : Hardware design information is loaded from 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf'.
20:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:00 INFO  : Context for 'APU' is selected.
20:05:00 INFO  : 'ps7_init' command is executed.
20:05:00 INFO  : 'ps7_post_config' command is executed.
20:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:00 INFO  : The application 'C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/sys_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/sys_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Administrator/Desktop/pynq_test/cap_rgb565_demo/cap_rgb565_demo.sdk/ov7670_cap_16bit/Debug/ov7670_cap_16bit.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:00 INFO  : 'con' command is executed.
20:05:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:00 INFO  : Disconnected from the channel tcfchan#8.
