IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.81        Core1: 29.03        
Core2: 33.21        Core3: 14.51        
Core4: 13.62        Core5: 37.98        
Core6: 34.77        Core7: 16.35        
Core8: 18.71        Core9: 36.05        
Core10: 38.08        Core11: 38.64        
Core12: 30.13        Core13: 37.54        
Core14: 30.55        Core15: 29.60        
Core16: 43.71        Core17: 15.76        
Core18: 15.02        Core19: 27.84        
Core20: 15.62        Core21: 27.73        
Core22: 26.41        Core23: 17.65        
Core24: 40.43        Core25: 15.89        
Core26: 28.76        Core27: 14.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.75
Socket1: 21.29
DDR read Latency(ns)
Socket0: 971.18
Socket1: 1316.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.99        Core1: 29.31        
Core2: 32.86        Core3: 14.40        
Core4: 13.58        Core5: 37.75        
Core6: 35.69        Core7: 16.28        
Core8: 18.96        Core9: 35.84        
Core10: 37.80        Core11: 40.35        
Core12: 29.43        Core13: 39.89        
Core14: 30.80        Core15: 33.56        
Core16: 43.80        Core17: 15.83        
Core18: 15.11        Core19: 29.41        
Core20: 15.58        Core21: 27.22        
Core22: 26.02        Core23: 17.62        
Core24: 40.46        Core25: 15.86        
Core26: 28.56        Core27: 13.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 21.42
DDR read Latency(ns)
Socket0: 955.81
Socket1: 1322.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.90        Core1: 29.76        
Core2: 31.51        Core3: 14.39        
Core4: 13.67        Core5: 34.67        
Core6: 35.13        Core7: 16.28        
Core8: 18.19        Core9: 34.70        
Core10: 38.45        Core11: 38.97        
Core12: 30.52        Core13: 37.29        
Core14: 28.49        Core15: 33.46        
Core16: 43.92        Core17: 15.88        
Core18: 15.07        Core19: 29.88        
Core20: 15.68        Core21: 27.81        
Core22: 25.77        Core23: 17.83        
Core24: 40.05        Core25: 15.97        
Core26: 27.76        Core27: 14.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 21.32
DDR read Latency(ns)
Socket0: 971.82
Socket1: 1306.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.21        Core1: 29.58        
Core2: 31.29        Core3: 16.38        
Core4: 14.03        Core5: 38.00        
Core6: 25.55        Core7: 16.07        
Core8: 18.77        Core9: 35.38        
Core10: 38.55        Core11: 41.94        
Core12: 31.06        Core13: 38.33        
Core14: 29.39        Core15: 33.70        
Core16: 43.67        Core17: 15.06        
Core18: 16.33        Core19: 29.84        
Core20: 15.00        Core21: 27.55        
Core22: 26.08        Core23: 18.63        
Core24: 40.63        Core25: 15.09        
Core26: 27.64        Core27: 13.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 21.38
DDR read Latency(ns)
Socket0: 971.73
Socket1: 1340.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.80        Core1: 29.10        
Core2: 33.09        Core3: 19.68        
Core4: 16.17        Core5: 38.67        
Core6: 25.43        Core7: 15.87        
Core8: 22.61        Core9: 35.26        
Core10: 39.22        Core11: 42.69        
Core12: 29.80        Core13: 35.25        
Core14: 32.23        Core15: 34.36        
Core16: 43.46        Core17: 14.59        
Core18: 14.68        Core19: 26.91        
Core20: 14.44        Core21: 27.28        
Core22: 26.97        Core23: 19.72        
Core24: 39.64        Core25: 14.60        
Core26: 27.78        Core27: 14.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.15
Socket1: 21.48
DDR read Latency(ns)
Socket0: 983.63
Socket1: 1295.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.64        Core1: 30.17        
Core2: 31.63        Core3: 15.13        
Core4: 13.11        Core5: 37.65        
Core6: 29.87        Core7: 17.36        
Core8: 19.13        Core9: 35.27        
Core10: 37.90        Core11: 40.72        
Core12: 29.65        Core13: 37.69        
Core14: 29.79        Core15: 33.89        
Core16: 43.76        Core17: 15.17        
Core18: 14.81        Core19: 31.25        
Core20: 15.42        Core21: 28.26        
Core22: 25.88        Core23: 20.25        
Core24: 40.88        Core25: 15.30        
Core26: 28.37        Core27: 14.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.31
Socket1: 21.74
DDR read Latency(ns)
Socket0: 953.80
Socket1: 1300.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.25        Core1: 25.39        
Core2: 37.22        Core3: 13.67        
Core4: 12.62        Core5: 26.61        
Core6: 26.53        Core7: 14.25        
Core8: 40.90        Core9: 30.53        
Core10: 28.74        Core11: 31.89        
Core12: 23.57        Core13: 26.74        
Core14: 34.45        Core15: 35.48        
Core16: 29.45        Core17: 16.03        
Core18: 18.70        Core19: 30.92        
Core20: 19.21        Core21: 20.83        
Core22: 37.82        Core23: 12.54        
Core24: 25.88        Core25: 14.64        
Core26: 25.46        Core27: 17.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 17.36
DDR read Latency(ns)
Socket0: 985.13
Socket1: 1764.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.85        Core1: 25.36        
Core2: 36.28        Core3: 13.15        
Core4: 12.17        Core5: 25.73        
Core6: 24.56        Core7: 14.00        
Core8: 43.07        Core9: 30.10        
Core10: 28.81        Core11: 30.66        
Core12: 24.48        Core13: 15.23        
Core14: 32.00        Core15: 35.10        
Core16: 29.48        Core17: 21.77        
Core18: 16.27        Core19: 31.17        
Core20: 21.82        Core21: 19.89        
Core22: 37.89        Core23: 12.70        
Core24: 23.78        Core25: 14.09        
Core26: 39.88        Core27: 17.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.16
Socket1: 16.32
DDR read Latency(ns)
Socket0: 1023.21
Socket1: 1822.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.92        Core1: 25.46        
Core2: 36.16        Core3: 13.17        
Core4: 12.21        Core5: 25.32        
Core6: 24.77        Core7: 14.06        
Core8: 31.52        Core9: 30.17        
Core10: 28.38        Core11: 30.74        
Core12: 24.54        Core13: 15.00        
Core14: 32.33        Core15: 33.95        
Core16: 29.51        Core17: 22.15        
Core18: 16.13        Core19: 30.94        
Core20: 21.66        Core21: 19.71        
Core22: 37.87        Core23: 12.55        
Core24: 24.12        Core25: 14.15        
Core26: 27.22        Core27: 17.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.10
Socket1: 16.27
DDR read Latency(ns)
Socket0: 1019.24
Socket1: 1830.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.93        Core1: 24.98        
Core2: 36.02        Core3: 13.21        
Core4: 12.26        Core5: 26.15        
Core6: 24.55        Core7: 14.00        
Core8: 45.42        Core9: 30.34        
Core10: 28.26        Core11: 30.74        
Core12: 24.37        Core13: 14.92        
Core14: 32.49        Core15: 34.47        
Core16: 29.54        Core17: 21.69        
Core18: 16.20        Core19: 31.32        
Core20: 21.81        Core21: 19.65        
Core22: 37.86        Core23: 12.19        
Core24: 24.00        Core25: 14.16        
Core26: 34.89        Core27: 17.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.10
Socket1: 16.12
DDR read Latency(ns)
Socket0: 1023.54
Socket1: 1847.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.96        Core1: 24.82        
Core2: 35.88        Core3: 13.10        
Core4: 12.28        Core5: 26.02        
Core6: 24.41        Core7: 13.90        
Core8: 42.11        Core9: 30.39        
Core10: 28.41        Core11: 30.82        
Core12: 24.69        Core13: 15.09        
Core14: 32.61        Core15: 33.84        
Core16: 29.69        Core17: 20.94        
Core18: 16.49        Core19: 31.52        
Core20: 20.84        Core21: 20.23        
Core22: 37.92        Core23: 12.31        
Core24: 23.95        Core25: 14.13        
Core26: 26.84        Core27: 18.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.15
Socket1: 16.29
DDR read Latency(ns)
Socket0: 1019.65
Socket1: 1839.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.07        Core1: 25.23        
Core2: 37.26        Core3: 12.80        
Core4: 12.33        Core5: 25.52        
Core6: 25.71        Core7: 13.73        
Core8: 42.81        Core9: 30.77        
Core10: 28.82        Core11: 30.55        
Core12: 24.78        Core13: 14.93        
Core14: 32.18        Core15: 32.35        
Core16: 29.54        Core17: 21.77        
Core18: 15.17        Core19: 31.06        
Core20: 20.74        Core21: 20.70        
Core22: 38.90        Core23: 12.16        
Core24: 23.53        Core25: 13.67        
Core26: 31.98        Core27: 19.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 16.40
DDR read Latency(ns)
Socket0: 1033.88
Socket1: 1783.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.32        Core1: 28.42        
Core2: 35.14        Core3: 15.65        
Core4: 14.24        Core5: 26.04        
Core6: 24.49        Core7: 16.49        
Core8: 38.63        Core9: 34.14        
Core10: 37.19        Core11: 42.10        
Core12: 27.63        Core13: 13.65        
Core14: 25.66        Core15: 35.67        
Core16: 33.73        Core17: 16.97        
Core18: 16.17        Core19: 24.38        
Core20: 16.21        Core21: 18.08        
Core22: 32.50        Core23: 29.20        
Core24: 38.12        Core25: 16.93        
Core26: 26.33        Core27: 11.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.98
Socket1: 17.87
DDR read Latency(ns)
Socket0: 1250.75
Socket1: 999.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.67        Core1: 28.61        
Core2: 34.27        Core3: 15.76        
Core4: 14.36        Core5: 26.43        
Core6: 24.08        Core7: 16.69        
Core8: 35.93        Core9: 34.61        
Core10: 37.00        Core11: 43.75        
Core12: 31.12        Core13: 13.33        
Core14: 25.68        Core15: 36.19        
Core16: 34.99        Core17: 17.09        
Core18: 16.21        Core19: 23.88        
Core20: 16.34        Core21: 21.64        
Core22: 31.50        Core23: 30.09        
Core24: 37.99        Core25: 17.18        
Core26: 25.98        Core27: 12.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.80
Socket1: 18.80
DDR read Latency(ns)
Socket0: 1218.43
Socket1: 988.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.43        Core1: 29.06        
Core2: 33.90        Core3: 15.86        
Core4: 14.26        Core5: 25.50        
Core6: 24.17        Core7: 16.54        
Core8: 34.35        Core9: 34.41        
Core10: 38.63        Core11: 43.31        
Core12: 26.41        Core13: 13.69        
Core14: 25.43        Core15: 36.54        
Core16: 33.75        Core17: 16.92        
Core18: 16.19        Core19: 24.42        
Core20: 16.35        Core21: 18.23        
Core22: 32.56        Core23: 28.97        
Core24: 37.57        Core25: 17.09        
Core26: 25.82        Core27: 11.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.26
Socket1: 17.98
DDR read Latency(ns)
Socket0: 1254.09
Socket1: 1010.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.47        Core1: 29.80        
Core2: 35.93        Core3: 15.57        
Core4: 14.13        Core5: 25.88        
Core6: 25.04        Core7: 16.62        
Core8: 36.59        Core9: 34.98        
Core10: 36.03        Core11: 41.36        
Core12: 33.01        Core13: 13.18        
Core14: 25.58        Core15: 35.98        
Core16: 35.48        Core17: 17.03        
Core18: 16.08        Core19: 23.53        
Core20: 16.43        Core21: 22.42        
Core22: 31.27        Core23: 30.96        
Core24: 38.00        Core25: 16.92        
Core26: 25.12        Core27: 12.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.52
Socket1: 19.01
DDR read Latency(ns)
Socket0: 1209.41
Socket1: 993.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.71        Core1: 27.34        
Core2: 35.04        Core3: 15.73        
Core4: 14.10        Core5: 25.88        
Core6: 24.26        Core7: 16.60        
Core8: 36.98        Core9: 34.72        
Core10: 37.91        Core11: 42.01        
Core12: 26.34        Core13: 13.14        
Core14: 25.63        Core15: 36.06        
Core16: 33.76        Core17: 16.96        
Core18: 16.13        Core19: 24.31        
Core20: 16.39        Core21: 20.39        
Core22: 31.97        Core23: 29.46        
Core24: 34.89        Core25: 17.03        
Core26: 25.91        Core27: 12.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 18.51
DDR read Latency(ns)
Socket0: 1214.08
Socket1: 997.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.84        Core1: 28.88        
Core2: 34.71        Core3: 15.52        
Core4: 14.29        Core5: 26.40        
Core6: 24.39        Core7: 16.52        
Core8: 36.15        Core9: 34.77        
Core10: 36.95        Core11: 39.39        
Core12: 23.55        Core13: 13.40        
Core14: 25.86        Core15: 34.69        
Core16: 32.76        Core17: 16.90        
Core18: 16.27        Core19: 23.85        
Core20: 16.44        Core21: 20.08        
Core22: 31.67        Core23: 28.65        
Core24: 38.02        Core25: 16.85        
Core26: 27.40        Core27: 12.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.76
Socket1: 18.36
DDR read Latency(ns)
Socket0: 1211.84
Socket1: 998.98
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.17        Core1: 22.96        
Core2: 30.47        Core3: 16.05        
Core4: 21.03        Core5: 38.58        
Core6: 27.38        Core7: 14.64        
Core8: 27.26        Core9: 38.70        
Core10: 27.81        Core11: 26.70        
Core12: 24.85        Core13: 18.80        
Core14: 27.00        Core15: 34.83        
Core16: 34.09        Core17: 14.32        
Core18: 12.77        Core19: 26.75        
Core20: 13.47        Core21: 16.08        
Core22: 29.00        Core23: 14.41        
Core24: 37.53        Core25: 15.81        
Core26: 30.62        Core27: 30.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.44
Socket1: 18.49
DDR read Latency(ns)
Socket0: 1048.10
Socket1: 1296.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.07        Core1: 24.04        
Core2: 29.92        Core3: 16.04        
Core4: 20.76        Core5: 38.58        
Core6: 28.03        Core7: 14.69        
Core8: 28.59        Core9: 39.16        
Core10: 29.30        Core11: 25.95        
Core12: 24.86        Core13: 18.92        
Core14: 26.39        Core15: 36.92        
Core16: 34.06        Core17: 14.56        
Core18: 12.90        Core19: 26.20        
Core20: 13.29        Core21: 16.09        
Core22: 29.61        Core23: 14.48        
Core24: 37.74        Core25: 15.80        
Core26: 28.98        Core27: 31.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.73
Socket1: 18.56
DDR read Latency(ns)
Socket0: 1054.35
Socket1: 1303.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.94        Core1: 24.08        
Core2: 29.86        Core3: 16.15        
Core4: 20.80        Core5: 36.83        
Core6: 27.52        Core7: 14.66        
Core8: 29.28        Core9: 40.14        
Core10: 34.30        Core11: 28.23        
Core12: 24.90        Core13: 18.26        
Core14: 25.83        Core15: 36.19        
Core16: 34.20        Core17: 14.54        
Core18: 13.38        Core19: 25.88        
Core20: 13.15        Core21: 16.23        
Core22: 29.71        Core23: 14.38        
Core24: 37.41        Core25: 15.92        
Core26: 28.88        Core27: 31.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.48
Socket1: 18.55
DDR read Latency(ns)
Socket0: 1059.67
Socket1: 1291.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.59        Core1: 24.13        
Core2: 30.47        Core3: 16.30        
Core4: 17.98        Core5: 40.77        
Core6: 28.25        Core7: 15.17        
Core8: 27.82        Core9: 39.58        
Core10: 33.43        Core11: 26.90        
Core12: 21.55        Core13: 18.76        
Core14: 25.28        Core15: 36.32        
Core16: 33.99        Core17: 15.05        
Core18: 13.79        Core19: 26.09        
Core20: 13.79        Core21: 16.20        
Core22: 29.37        Core23: 14.58        
Core24: 38.15        Core25: 16.15        
Core26: 29.16        Core27: 31.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.58
Socket1: 18.82
DDR read Latency(ns)
Socket0: 1033.82
Socket1: 1305.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.66        Core1: 24.17        
Core2: 30.35        Core3: 16.18        
Core4: 16.78        Core5: 41.84        
Core6: 33.25        Core7: 15.57        
Core8: 25.88        Core9: 38.97        
Core10: 33.25        Core11: 23.14        
Core12: 19.78        Core13: 18.65        
Core14: 24.19        Core15: 36.41        
Core16: 34.07        Core17: 15.32        
Core18: 14.16        Core19: 27.46        
Core20: 14.20        Core21: 16.00        
Core22: 29.26        Core23: 14.21        
Core24: 38.12        Core25: 16.50        
Core26: 31.76        Core27: 30.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.03
Socket1: 18.75
DDR read Latency(ns)
Socket0: 1026.67
Socket1: 1296.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.63        Core1: 24.26        
Core2: 30.28        Core3: 16.58        
Core4: 16.93        Core5: 41.95        
Core6: 33.26        Core7: 15.61        
Core8: 27.31        Core9: 39.05        
Core10: 33.13        Core11: 27.62        
Core12: 19.81        Core13: 19.40        
Core14: 24.15        Core15: 35.25        
Core16: 33.99        Core17: 15.35        
Core18: 14.13        Core19: 26.73        
Core20: 14.14        Core21: 15.98        
Core22: 29.19        Core23: 14.41        
Core24: 37.94        Core25: 16.56        
Core26: 32.41        Core27: 31.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.02
Socket1: 19.00
DDR read Latency(ns)
Socket0: 1021.53
Socket1: 1293.92
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.24        Core1: 26.12        
Core2: 25.77        Core3: 14.41        
Core4: 14.84        Core5: 40.43        
Core6: 35.46        Core7: 14.57        
Core8: 40.51        Core9: 34.82        
Core10: 29.26        Core11: 32.51        
Core12: 21.92        Core13: 21.15        
Core14: 25.25        Core15: 32.05        
Core16: 30.96        Core17: 13.92        
Core18: 15.13        Core19: 31.95        
Core20: 15.02        Core21: 22.61        
Core22: 29.93        Core23: 16.49        
Core24: 34.62        Core25: 15.74        
Core26: 23.98        Core27: 12.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.75
Socket1: 17.19
DDR read Latency(ns)
Socket0: 1012.70
Socket1: 1406.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.66        Core1: 25.47        
Core2: 25.69        Core3: 14.55        
Core4: 14.15        Core5: 35.61        
Core6: 35.20        Core7: 14.64        
Core8: 37.88        Core9: 34.58        
Core10: 29.39        Core11: 32.22        
Core12: 22.12        Core13: 23.35        
Core14: 24.90        Core15: 35.01        
Core16: 31.21        Core17: 14.17        
Core18: 15.53        Core19: 31.74        
Core20: 15.41        Core21: 22.51        
Core22: 30.07        Core23: 16.30        
Core24: 34.44        Core25: 16.10        
Core26: 23.27        Core27: 12.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.66
Socket1: 17.39
DDR read Latency(ns)
Socket0: 1004.73
Socket1: 1405.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.89        Core1: 23.09        
Core2: 24.21        Core3: 13.49        
Core4: 12.81        Core5: 27.18        
Core6: 31.26        Core7: 13.59        
Core8: 37.64        Core9: 34.65        
Core10: 29.37        Core11: 32.72        
Core12: 23.15        Core13: 23.15        
Core14: 23.69        Core15: 34.95        
Core16: 31.38        Core17: 13.28        
Core18: 14.08        Core19: 28.97        
Core20: 14.02        Core21: 24.97        
Core22: 29.06        Core23: 15.77        
Core24: 34.36        Core25: 14.58        
Core26: 23.02        Core27: 12.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 16.95
DDR read Latency(ns)
Socket0: 991.82
Socket1: 1538.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.94        Core1: 24.80        
Core2: 23.59        Core3: 13.15        
Core4: 12.74        Core5: 34.89        
Core6: 31.82        Core7: 13.60        
Core8: 35.82        Core9: 34.42        
Core10: 29.32        Core11: 33.76        
Core12: 23.20        Core13: 24.25        
Core14: 23.92        Core15: 34.98        
Core16: 32.16        Core17: 13.06        
Core18: 13.86        Core19: 28.99        
Core20: 13.91        Core21: 25.07        
Core22: 28.61        Core23: 15.36        
Core24: 34.12        Core25: 14.52        
Core26: 23.20        Core27: 11.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.22
Socket1: 16.63
DDR read Latency(ns)
Socket0: 995.04
Socket1: 1676.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.07        Core1: 25.84        
Core2: 24.20        Core3: 13.46        
Core4: 12.80        Core5: 37.63        
Core6: 33.30        Core7: 13.49        
Core8: 39.91        Core9: 35.30        
Core10: 29.19        Core11: 32.43        
Core12: 22.63        Core13: 21.58        
Core14: 23.44        Core15: 34.52        
Core16: 30.79        Core17: 13.25        
Core18: 14.09        Core19: 30.80        
Core20: 13.96        Core21: 25.21        
Core22: 28.66        Core23: 16.42        
Core24: 34.32        Core25: 14.70        
Core26: 23.12        Core27: 12.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 17.05
DDR read Latency(ns)
Socket0: 989.76
Socket1: 1508.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.01        Core1: 25.74        
Core2: 26.09        Core3: 14.56        
Core4: 14.05        Core5: 38.38        
Core6: 32.85        Core7: 14.60        
Core8: 36.59        Core9: 34.87        
Core10: 29.47        Core11: 32.81        
Core12: 22.20        Core13: 23.15        
Core14: 24.50        Core15: 35.68        
Core16: 31.29        Core17: 14.29        
Core18: 15.40        Core19: 29.79        
Core20: 15.25        Core21: 22.86        
Core22: 29.84        Core23: 16.33        
Core24: 34.45        Core25: 15.84        
Core26: 24.00        Core27: 12.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.60
Socket1: 17.49
DDR read Latency(ns)
Socket0: 1010.01
Socket1: 1396.63
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.69        Core1: 35.44        
Core2: 25.19        Core3: 16.20        
Core4: 12.97        Core5: 25.80        
Core6: 26.31        Core7: 15.36        
Core8: 29.87        Core9: 34.30        
Core10: 26.64        Core11: 38.91        
Core12: 23.23        Core13: 19.36        
Core14: 27.59        Core15: 34.58        
Core16: 31.32        Core17: 16.22        
Core18: 15.56        Core19: 29.79        
Core20: 15.73        Core21: 15.40        
Core22: 37.68        Core23: 22.98        
Core24: 38.86        Core25: 16.51        
Core26: 43.16        Core27: 36.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.11
Socket1: 20.16
DDR read Latency(ns)
Socket0: 1052.39
Socket1: 1092.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.14        Core1: 34.41        
Core2: 25.10        Core3: 16.64        
Core4: 12.34        Core5: 25.32        
Core6: 24.51        Core7: 15.30        
Core8: 27.75        Core9: 33.24        
Core10: 26.71        Core11: 38.08        
Core12: 24.50        Core13: 17.14        
Core14: 26.15        Core15: 36.73        
Core16: 32.10        Core17: 16.67        
Core18: 15.00        Core19: 28.61        
Core20: 15.36        Core21: 15.64        
Core22: 38.52        Core23: 20.95        
Core24: 38.55        Core25: 16.63        
Core26: 39.01        Core27: 39.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.77
Socket1: 20.09
DDR read Latency(ns)
Socket0: 1020.08
Socket1: 1209.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.23        Core1: 34.32        
Core2: 24.41        Core3: 16.32        
Core4: 12.41        Core5: 25.82        
Core6: 25.34        Core7: 15.31        
Core8: 27.88        Core9: 33.41        
Core10: 26.69        Core11: 37.41        
Core12: 24.96        Core13: 17.21        
Core14: 26.32        Core15: 35.94        
Core16: 32.20        Core17: 16.54        
Core18: 15.07        Core19: 28.80        
Core20: 15.24        Core21: 15.57        
Core22: 38.68        Core23: 20.95        
Core24: 38.38        Core25: 16.74        
Core26: 27.19        Core27: 39.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.80
Socket1: 20.10
DDR read Latency(ns)
Socket0: 1015.62
Socket1: 1203.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.34        Core1: 34.65        
Core2: 24.37        Core3: 16.45        
Core4: 12.45        Core5: 25.05        
Core6: 24.74        Core7: 15.07        
Core8: 34.46        Core9: 33.18        
Core10: 26.70        Core11: 38.83        
Core12: 24.50        Core13: 17.47        
Core14: 26.49        Core15: 36.20        
Core16: 32.25        Core17: 16.36        
Core18: 15.16        Core19: 29.49        
Core20: 15.19        Core21: 15.52        
Core22: 38.73        Core23: 21.30        
Core24: 38.69        Core25: 16.67        
Core26: 23.26        Core27: 39.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.87
Socket1: 20.15
DDR read Latency(ns)
Socket0: 1017.82
Socket1: 1211.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.70        Core1: 34.48        
Core2: 25.10        Core3: 16.45        
Core4: 12.53        Core5: 25.68        
Core6: 25.18        Core7: 15.42        
Core8: 29.59        Core9: 33.65        
Core10: 26.71        Core11: 35.36        
Core12: 24.40        Core13: 16.84        
Core14: 26.75        Core15: 36.37        
Core16: 32.14        Core17: 16.53        
Core18: 15.09        Core19: 29.64        
Core20: 15.23        Core21: 16.24        
Core22: 38.40        Core23: 21.19        
Core24: 38.64        Core25: 16.80        
Core26: 41.11        Core27: 39.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.89
Socket1: 20.23
DDR read Latency(ns)
Socket0: 1023.30
Socket1: 1183.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 34.53        
Core2: 25.29        Core3: 16.73        
Core4: 12.39        Core5: 25.49        
Core6: 25.56        Core7: 15.50        
Core8: 27.82        Core9: 33.45        
Core10: 26.73        Core11: 36.29        
Core12: 24.27        Core13: 16.74        
Core14: 26.47        Core15: 36.58        
Core16: 32.20        Core17: 16.86        
Core18: 15.04        Core19: 28.89        
Core20: 15.26        Core21: 16.29        
Core22: 38.36        Core23: 21.00        
Core24: 38.75        Core25: 16.61        
Core26: 41.42        Core27: 39.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.79
Socket1: 20.22
DDR read Latency(ns)
Socket0: 1026.69
Socket1: 1177.49
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.93        Core1: 27.46        
Core2: 31.52        Core3: 18.79        
Core4: 12.88        Core5: 39.90        
Core6: 26.00        Core7: 18.04        
Core8: 36.63        Core9: 36.50        
Core10: 32.55        Core11: 38.87        
Core12: 21.46        Core13: 15.30        
Core14: 25.59        Core15: 26.29        
Core16: 40.58        Core17: 12.40        
Core18: 13.95        Core19: 23.94        
Core20: 13.59        Core21: 15.19        
Core22: 28.06        Core23: 27.41        
Core24: 39.69        Core25: 12.88        
Core26: 28.45        Core27: 25.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.80
Socket1: 18.96
DDR read Latency(ns)
Socket0: 950.75
Socket1: 1325.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.95        Core1: 26.65        
Core2: 29.56        Core3: 18.91        
Core4: 12.91        Core5: 40.74        
Core6: 25.89        Core7: 17.48        
Core8: 37.37        Core9: 36.76        
Core10: 32.72        Core11: 42.11        
Core12: 21.55        Core13: 14.89        
Core14: 24.44        Core15: 26.00        
Core16: 41.04        Core17: 12.37        
Core18: 14.03        Core19: 24.42        
Core20: 13.63        Core21: 14.59        
Core22: 27.69        Core23: 27.31        
Core24: 39.49        Core25: 13.03        
Core26: 29.50        Core27: 25.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.87
Socket1: 18.79
DDR read Latency(ns)
Socket0: 960.17
Socket1: 1323.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.02        Core1: 26.63        
Core2: 32.14        Core3: 18.45        
Core4: 12.85        Core5: 37.16        
Core6: 24.02        Core7: 18.99        
Core8: 37.62        Core9: 36.77        
Core10: 32.64        Core11: 40.48        
Core12: 21.55        Core13: 14.76        
Core14: 24.15        Core15: 26.18        
Core16: 40.56        Core17: 12.37        
Core18: 13.93        Core19: 20.48        
Core20: 13.53        Core21: 14.05        
Core22: 27.44        Core23: 27.04        
Core24: 39.21        Core25: 12.97        
Core26: 29.50        Core27: 25.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.90
Socket1: 18.70
DDR read Latency(ns)
Socket0: 961.86
Socket1: 1327.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.02        Core1: 25.45        
Core2: 29.93        Core3: 19.32        
Core4: 13.17        Core5: 40.96        
Core6: 25.33        Core7: 17.98        
Core8: 36.47        Core9: 36.90        
Core10: 32.77        Core11: 39.96        
Core12: 21.56        Core13: 14.37        
Core14: 24.45        Core15: 26.06        
Core16: 41.09        Core17: 12.20        
Core18: 13.94        Core19: 20.03        
Core20: 13.47        Core21: 15.12        
Core22: 27.89        Core23: 27.18        
Core24: 39.37        Core25: 13.28        
Core26: 27.10        Core27: 28.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.87
Socket1: 19.19
DDR read Latency(ns)
Socket0: 949.53
Socket1: 1283.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.86        Core1: 26.62        
Core2: 30.11        Core3: 19.03        
Core4: 13.21        Core5: 41.73        
Core6: 24.25        Core7: 17.92        
Core8: 36.12        Core9: 37.14        
Core10: 32.81        Core11: 35.85        
Core12: 21.71        Core13: 15.06        
Core14: 24.52        Core15: 26.20        
Core16: 41.20        Core17: 12.41        
Core18: 13.96        Core19: 20.43        
Core20: 13.59        Core21: 14.91        
Core22: 28.25        Core23: 27.14        
Core24: 39.89        Core25: 13.09        
Core26: 29.45        Core27: 25.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.97
Socket1: 18.86
DDR read Latency(ns)
Socket0: 957.77
Socket1: 1333.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.30        Core1: 25.04        
Core2: 26.11        Core3: 19.68        
Core4: 15.10        Core5: 41.58        
Core6: 22.21        Core7: 17.41        
Core8: 37.08        Core9: 37.45        
Core10: 32.72        Core11: 39.25        
Core12: 21.69        Core13: 15.04        
Core14: 24.33        Core15: 26.33        
Core16: 41.09        Core17: 12.33        
Core18: 13.37        Core19: 20.67        
Core20: 12.97        Core21: 16.15        
Core22: 28.27        Core23: 27.22        
Core24: 39.30        Core25: 13.25        
Core26: 28.48        Core27: 26.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.10
Socket1: 19.18
DDR read Latency(ns)
Socket0: 961.37
Socket1: 1305.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.06        Core1: 20.30        
Core2: 31.46        Core3: 19.16        
Core4: 13.76        Core5: 42.20        
Core6: 22.84        Core7: 21.61        
Core8: 39.50        Core9: 36.97        
Core10: 41.71        Core11: 32.56        
Core12: 21.71        Core13: 18.90        
Core14: 22.92        Core15: 33.21        
Core16: 28.60        Core17: 13.66        
Core18: 14.09        Core19: 22.31        
Core20: 14.12        Core21: 19.20        
Core22: 35.10        Core23: 14.10        
Core24: 35.67        Core25: 13.74        
Core26: 27.23        Core27: 22.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 17.76
DDR read Latency(ns)
Socket0: 923.40
Socket1: 1565.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.64        Core1: 20.70        
Core2: 29.23        Core3: 15.35        
Core4: 13.81        Core5: 43.05        
Core6: 23.23        Core7: 24.30        
Core8: 38.68        Core9: 38.38        
Core10: 42.56        Core11: 34.83        
Core12: 19.86        Core13: 26.96        
Core14: 23.15        Core15: 32.10        
Core16: 28.68        Core17: 14.87        
Core18: 15.29        Core19: 20.51        
Core20: 15.26        Core21: 16.65        
Core22: 34.49        Core23: 14.18        
Core24: 34.62        Core25: 14.97        
Core26: 28.94        Core27: 25.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.91
Socket1: 18.73
DDR read Latency(ns)
Socket0: 950.10
Socket1: 1363.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.41        Core1: 19.83        
Core2: 29.45        Core3: 14.95        
Core4: 13.91        Core5: 41.89        
Core6: 23.10        Core7: 24.86        
Core8: 27.53        Core9: 38.79        
Core10: 43.16        Core11: 34.17        
Core12: 19.33        Core13: 28.28        
Core14: 23.45        Core15: 33.54        
Core16: 28.74        Core17: 14.85        
Core18: 15.48        Core19: 20.60        
Core20: 15.42        Core21: 19.57        
Core22: 35.01        Core23: 14.51        
Core24: 24.21        Core25: 14.99        
Core26: 28.33        Core27: 26.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.90
Socket1: 19.55
DDR read Latency(ns)
Socket0: 923.67
Socket1: 1360.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.93        Core1: 21.98        
Core2: 30.51        Core3: 16.42        
Core4: 14.68        Core5: 46.54        
Core6: 21.91        Core7: 17.91        
Core8: 36.19        Core9: 38.37        
Core10: 42.92        Core11: 34.75        
Core12: 22.07        Core13: 25.93        
Core14: 23.20        Core15: 34.82        
Core16: 28.68        Core17: 15.86        
Core18: 15.69        Core19: 21.97        
Core20: 15.74        Core21: 22.37        
Core22: 34.80        Core23: 14.89        
Core24: 33.94        Core25: 15.96        
Core26: 28.22        Core27: 25.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.77
Socket1: 20.09
DDR read Latency(ns)
Socket0: 922.11
Socket1: 1255.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.43        Core1: 21.89        
Core2: 29.11        Core3: 15.86        
Core4: 15.05        Core5: 41.97        
Core6: 22.66        Core7: 17.24        
Core8: 35.61        Core9: 38.21        
Core10: 42.46        Core11: 37.68        
Core12: 22.38        Core13: 26.31        
Core14: 24.55        Core15: 35.25        
Core16: 28.93        Core17: 17.19        
Core18: 16.53        Core19: 22.53        
Core20: 16.75        Core21: 22.63        
Core22: 31.19        Core23: 14.83        
Core24: 33.83        Core25: 17.08        
Core26: 27.96        Core27: 26.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.60
Socket1: 20.43
DDR read Latency(ns)
Socket0: 950.91
Socket1: 1175.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.41        Core1: 21.75        
Core2: 28.91        Core3: 16.67        
Core4: 15.12        Core5: 41.07        
Core6: 22.59        Core7: 17.18        
Core8: 36.77        Core9: 39.34        
Core10: 42.31        Core11: 37.52        
Core12: 22.24        Core13: 26.74        
Core14: 23.85        Core15: 35.00        
Core16: 28.84        Core17: 17.08        
Core18: 16.82        Core19: 21.67        
Core20: 16.83        Core21: 20.89        
Core22: 31.08        Core23: 14.81        
Core24: 34.73        Core25: 17.16        
Core26: 28.80        Core27: 26.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.59
Socket1: 20.13
DDR read Latency(ns)
Socket0: 963.12
Socket1: 1182.04
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.34        Core1: 27.34        
Core2: 29.97        Core3: 19.77        
Core4: 20.86        Core5: 31.38        
Core6: 33.47        Core7: 15.11        
Core8: 18.98        Core9: 34.57        
Core10: 37.67        Core11: 34.57        
Core12: 25.58        Core13: 32.81        
Core14: 32.35        Core15: 37.99        
Core16: 37.25        Core17: 14.86        
Core18: 14.34        Core19: 20.19        
Core20: 14.38        Core21: 19.86        
Core22: 33.70        Core23: 22.31        
Core24: 34.32        Core25: 13.80        
Core26: 24.95        Core27: 34.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 22.09
DDR read Latency(ns)
Socket0: 1247.47
Socket1: 846.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.62        Core1: 27.28        
Core2: 29.89        Core3: 19.50        
Core4: 20.10        Core5: 31.26        
Core6: 32.86        Core7: 15.15        
Core8: 19.33        Core9: 34.05        
Core10: 40.95        Core11: 44.04        
Core12: 23.87        Core13: 32.48        
Core14: 35.83        Core15: 36.83        
Core16: 30.77        Core17: 15.14        
Core18: 14.39        Core19: 27.15        
Core20: 14.46        Core21: 19.38        
Core22: 36.12        Core23: 25.03        
Core24: 33.59        Core25: 14.09        
Core26: 24.93        Core27: 34.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.98
Socket1: 22.35
DDR read Latency(ns)
Socket0: 1260.32
Socket1: 833.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.24        Core1: 28.47        
Core2: 29.80        Core3: 20.31        
Core4: 19.93        Core5: 27.63        
Core6: 30.19        Core7: 16.97        
Core8: 18.16        Core9: 35.42        
Core10: 41.99        Core11: 41.85        
Core12: 26.35        Core13: 31.56        
Core14: 31.94        Core15: 40.65        
Core16: 37.13        Core17: 15.17        
Core18: 14.21        Core19: 26.69        
Core20: 14.22        Core21: 22.00        
Core22: 42.27        Core23: 28.62        
Core24: 34.06        Core25: 14.31        
Core26: 25.42        Core27: 30.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.17
Socket1: 23.27
DDR read Latency(ns)
Socket0: 1281.30
Socket1: 804.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.53        Core1: 28.25        
Core2: 30.28        Core3: 21.15        
Core4: 20.10        Core5: 32.42        
Core6: 33.39        Core7: 15.93        
Core8: 19.80        Core9: 34.71        
Core10: 42.23        Core11: 44.97        
Core12: 26.08        Core13: 32.65        
Core14: 34.79        Core15: 41.64        
Core16: 39.85        Core17: 15.91        
Core18: 14.56        Core19: 27.44        
Core20: 14.50        Core21: 22.04        
Core22: 43.21        Core23: 27.35        
Core24: 35.06        Core25: 15.22        
Core26: 25.40        Core27: 34.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 23.83
DDR read Latency(ns)
Socket0: 1272.24
Socket1: 796.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.40        Core1: 28.10        
Core2: 29.74        Core3: 20.73        
Core4: 19.61        Core5: 32.66        
Core6: 33.02        Core7: 15.02        
Core8: 17.80        Core9: 39.85        
Core10: 39.63        Core11: 36.67        
Core12: 26.17        Core13: 33.42        
Core14: 34.53        Core15: 37.50        
Core16: 39.41        Core17: 15.77        
Core18: 14.36        Core19: 27.68        
Core20: 14.47        Core21: 20.01        
Core22: 29.89        Core23: 30.66        
Core24: 33.16        Core25: 14.64        
Core26: 24.37        Core27: 29.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 23.42
DDR read Latency(ns)
Socket0: 1323.49
Socket1: 773.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.32        Core1: 27.39        
Core2: 29.79        Core3: 21.07        
Core4: 21.39        Core5: 30.99        
Core6: 32.72        Core7: 14.46        
Core8: 20.35        Core9: 35.49        
Core10: 42.07        Core11: 46.25        
Core12: 27.17        Core13: 32.27        
Core14: 38.06        Core15: 37.53        
Core16: 40.06        Core17: 15.31        
Core18: 14.36        Core19: 22.35        
Core20: 14.26        Core21: 19.52        
Core22: 31.69        Core23: 27.05        
Core24: 35.00        Core25: 13.81        
Core26: 25.16        Core27: 20.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.30
Socket1: 21.09
DDR read Latency(ns)
Socket0: 1357.97
Socket1: 839.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.20        Core1: 22.91        
Core2: 36.30        Core3: 14.86        
Core4: 15.01        Core5: 39.23        
Core6: 21.66        Core7: 15.05        
Core8: 37.23        Core9: 38.60        
Core10: 34.17        Core11: 39.09        
Core12: 23.66        Core13: 14.59        
Core14: 17.10        Core15: 36.05        
Core16: 28.56        Core17: 14.70        
Core18: 14.61        Core19: 28.32        
Core20: 14.18        Core21: 15.87        
Core22: 33.46        Core23: 15.25        
Core24: 39.50        Core25: 15.04        
Core26: 31.81        Core27: 26.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.19
Socket1: 16.65
DDR read Latency(ns)
Socket0: 1016.30
Socket1: 1889.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.57        Core1: 22.67        
Core2: 36.94        Core3: 14.25        
Core4: 15.02        Core5: 38.34        
Core6: 21.17        Core7: 15.28        
Core8: 47.18        Core9: 38.64        
Core10: 33.54        Core11: 38.56        
Core12: 23.78        Core13: 13.11        
Core14: 17.66        Core15: 35.30        
Core16: 28.97        Core17: 14.63        
Core18: 14.72        Core19: 28.06        
Core20: 14.15        Core21: 15.55        
Core22: 33.96        Core23: 13.93        
Core24: 38.76        Core25: 15.00        
Core26: 36.69        Core27: 18.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.84
Socket1: 15.31
DDR read Latency(ns)
Socket0: 1063.83
Socket1: 1971.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.66        Core1: 22.10        
Core2: 37.36        Core3: 13.15        
Core4: 14.62        Core5: 33.72        
Core6: 21.41        Core7: 15.83        
Core8: 31.49        Core9: 39.25        
Core10: 33.07        Core11: 38.29        
Core12: 24.11        Core13: 13.27        
Core14: 17.69        Core15: 35.66        
Core16: 29.76        Core17: 14.47        
Core18: 14.65        Core19: 26.35        
Core20: 14.03        Core21: 14.33        
Core22: 34.79        Core23: 16.51        
Core24: 37.41        Core25: 14.82        
Core26: 37.09        Core27: 9.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.44
Socket1: 14.13
DDR read Latency(ns)
Socket0: 1159.02
Socket1: 1895.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 21.92        
Core2: 38.37        Core3: 13.26        
Core4: 14.77        Core5: 37.91        
Core6: 21.34        Core7: 15.31        
Core8: 38.08        Core9: 38.66        
Core10: 32.53        Core11: 31.28        
Core12: 23.86        Core13: 11.81        
Core14: 17.94        Core15: 35.25        
Core16: 29.56        Core17: 14.72        
Core18: 14.74        Core19: 25.92        
Core20: 14.17        Core21: 13.35        
Core22: 34.86        Core23: 13.32        
Core24: 37.68        Core25: 14.91        
Core26: 36.09        Core27: 9.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.43
Socket1: 13.27
DDR read Latency(ns)
Socket0: 1199.10
Socket1: 2025.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.78        Core1: 22.28        
Core2: 37.66        Core3: 13.13        
Core4: 14.44        Core5: 36.36        
Core6: 21.44        Core7: 15.79        
Core8: 37.86        Core9: 38.75        
Core10: 32.84        Core11: 35.64        
Core12: 24.15        Core13: 12.98        
Core14: 17.80        Core15: 34.51        
Core16: 29.38        Core17: 14.56        
Core18: 14.68        Core19: 27.61        
Core20: 14.02        Core21: 14.11        
Core22: 34.53        Core23: 16.61        
Core24: 37.71        Core25: 14.80        
Core26: 36.67        Core27: 9.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.42
Socket1: 14.08
DDR read Latency(ns)
Socket0: 1156.98
Socket1: 1910.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.73        Core1: 21.94        
Core2: 38.93        Core3: 13.08        
Core4: 14.68        Core5: 36.74        
Core6: 21.47        Core7: 15.48        
Core8: 37.33        Core9: 39.17        
Core10: 33.28        Core11: 34.47        
Core12: 24.14        Core13: 12.35        
Core14: 17.65        Core15: 35.66        
Core16: 29.44        Core17: 14.51        
Core18: 14.64        Core19: 25.86        
Core20: 13.99        Core21: 14.11        
Core22: 34.94        Core23: 14.68        
Core24: 37.68        Core25: 14.83        
Core26: 38.08        Core27: 9.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.47
Socket1: 13.65
DDR read Latency(ns)
Socket0: 1182.49
Socket1: 1961.65
