// Seed: 939575176
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  wor  id_2
);
  assign id_0 = id_1;
  wire id_4;
  assign id_0 = id_1 === 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wand id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    input wand id_8,
    output wire id_9,
    input wor id_10,
    output supply0 id_11,
    input wand id_12,
    input tri1 id_13,
    input wor id_14,
    input uwire id_15,
    input wor id_16,
    input wor id_17
    , id_48,
    input supply0 id_18,
    input wor id_19,
    input wire id_20,
    input tri1 id_21,
    output tri id_22,
    input supply1 id_23,
    input wire id_24,
    input uwire id_25,
    input wire id_26,
    input tri0 id_27,
    input tri0 id_28,
    output supply1 id_29,
    output wand id_30,
    output wor id_31,
    output wire id_32,
    input wor id_33,
    input tri id_34,
    input supply0 id_35,
    input tri0 id_36,
    output supply1 id_37,
    input tri id_38,
    input tri1 id_39,
    output tri0 id_40,
    input supply0 id_41,
    output supply1 id_42,
    input supply0 id_43
    , id_49, id_50,
    input supply0 id_44,
    input wor id_45,
    input wand id_46
);
  module_0(
      id_4, id_36, id_36
  );
endmodule
