 1
具有即時切換性能的高精度時序產生器晶片之研製(I) 
The Design and Implementation of High-Precision Timing Generator Chip  
with Instantaneous Switching Capability 
計畫編號：NSC 96－2221－E－224－085－ 
執行期間：96 年 8 月 1 日 至 97 年 10 月 31 日 
主  持  人：黃崇禧 國立雲林科技大學電機工程系暨研究所 助理教授 
共同主持人：曹恒偉 國立臺灣大學電子工程學研究所 教授  
計畫參與人員：余信宏 鄭惟陽 李家豪 
 
一、 中文摘要 
時序產生器的設計目的，在於產生相對時
間的信號，主要原理是將輸入信號產生延遲或
合成多組相位信號後選擇控制的信號輸出。時
序產生器的觀念與應用常見於各種電路與系
統中，如自動化測試系統、脈波產生器、字模
產生器、邏輯分析儀、晶片中的內建自我測試
系統、時距數位化電路、時脈資料回復電路、
全數位頻率合成器、超寬頻系統…等。本計劃
旨在設計適用於量測儀器與自動化測試系統
裡類比前端電路中的時序產生器電路，可以經
由系統設定提供固定延遲，或具備即時切換時
序，以調整輸出的延遲時間。 
在本年度計畫中，主要將針對此量測工業
的需求，對時序產生器電路進行架構研究與電
路設計。主要達成目標為利用外部輸入的可變
精確參考時脈供作系統同步操作，使用延遲鎖
定迴路產生的多相位時脈作為穩定的時序，並
使用相位內插技術，有效的將時序產生器的時
間解析度提高至一個閘延遲以下；並設計易於
控制的介面電路，以達成即時切換功能。藉以
建構相關量測儀器與自動化測試系統中，類比
前端電路裡的關鍵性組件的晶片。 
關鍵詞：時序產生器、延遲鎖定迴路、自動化
測試系統 
英文摘要 
The purpose of designing the timing 
generator circuit is to generate a relative-timing 
signal.  The main operating principle of the 
timing generator is to delay the input signal or to 
select the desired output from the synthesized 
multi-phase signals.  The concept and 
application of the timing generator is widely 
utilized in many circuits and systems, ex. 
automatic test equipment (ATE), pulse generator, 
pattern generator, logic analyzer, built-in-self- 
test inside a chip, time digitizer, clock and data 
recovery circuit, direct digital frequency 
synthesizer, ultra-wide band system…etc.  This 
project is dedicated to design the timing 
generator in the analog front-end circuitry of the 
ATE system.  The delay time of the output 
signal can be adjusted with a fixed-step value or 
instantaneous switching its timing.    
This project is to fulfill the demand of 
instrumentation industry so as to focus on the 
design of the architecture and circuit of the 
timing generator.  The timing generator will 
achieve high resolution less than the intrinsic 
gate delay with the aid of delay-locked loop 
(DLL) and phase interpolation.  The 
instantaneous switching capability is also 
considered via designing the interfacing circuitry 
with the ease of control.  This aim of this 
project is to provide the developing capability of 
key components for the instrumentation industry 
in Taiwan.  
Keywords : timing generator, delay-locked 
loop,  automatic test equipment  
  3
此迴路操作時，所有的數位控制負載的延遲均
設為零。當主迴路穩定後，會利用多工器(MUX)
將壓控延遲線中延遲單元數減少，並啟動數位
控制負載延遲電路來補償減少的延遲，並利用
第二組次迴路來穩定數位負載控制電路。俟次
迴路穩定後，即可利用數位控制字組，對細級
延遲線中的第一組延遲單元來進行控制，進而
達成即時切換之功能。 
II. 粗級時序產生器 
粗級時序產生器主要由一組可產生多相
位輸出的延遲鎖定迴路組成。由細級時序輸出
之時脈，藉以做為壓控延遲線之輸入。其中的
延遲單元設計亦同於下節所說明的延遲單
元。惟與細級之間差異，主要在於本級的數位
控制負載的設定值均為零，也就是其粗級解析
度與基本延遲單元的閘延遲相同。最後藉由選
擇器(Selector)之輸入(SC0~SC3)可以設定所需
之粗級相位信號，亦具有即時切換功能。 
III. 延遲單元 
採用的延遲單元如圖三所示，主架構為採
用 餓 流 源 控 制 延 遲 單 元 (Starving-Current 
Controlled Delay Cell)，再加上數位控制負載所
組成的虛擬差動延遲單元(Pseudo-Differential 
Delay Cell)。如前所述，延遲單元中可調變延
遲時間大小共有兩個路徑。其中數位控制負載
採用串聯電阻-電容(Shunt Resistor-Capacitor)
型式。其開關 (S0~S2)負責控制二元權重
(Binary-Weighted)延遲時間大小，開關下面的
串聯電晶體則藉由次迴路控制電壓(VCTRL)來
改變其電阻特性，藉以改變輸出端點(Vout)所看
到的等效時間延遲，可以使其解析度剛好等效
為基本閘延遲的二的冪次方之ㄧ。以圖三為
例，解析度則為八分之ㄧ(1/23)。 
為驗證此電路架構之可行性，該晶片電路
採用 TSMC 0.35µm 製程進行設計，晶片佈局
圖如圖四所示。粗級壓控延遲線共有十級，可
以將輸入參考頻率分為十個相位；而細級則可
將粗級閘延遲(即粗級解析度)再細劃分內插八
級。後模擬圖如圖五與圖六所示，在參考頻率
280MHz 時，解析度可達 44.6ps。其線性度模
擬結果如圖七：DNL -0.3 ~ +0.6 與 INL -0.8 ~ 
+0.4。模擬結果總結於表一。現已透過國家晶
片製作中心(CIC)協助送製，現正量測中。 
四、結論與討論 
本研究計畫擬藉由對自動測試系統之架
構研究，以瞭解高速之時序產生器規格與需
求，並針對即時切換性能之架構設計進行可行
性評估。藉以提出新型的時序產生器架構，並
進行電路設計、模擬與送製。所提出的新型時
序產生器電路，具有閉迴路控制特性，可以避
免開迴路系統所需要的校準問題。雛型晶片使
用 TSMC 0.35µm 製程進行設計與送製，系統
參考時脈 280MHz，粗級時序產生器產生十組
多相位時脈，細級延遲鎖定迴路內插產生八組
內插，可使解析度達 44.6ps。 
本計劃的時序產生器電路之研究結果，俟
量測完成後，將投稿至相關領域國際會議與期
刊。未來並將持續研究，以建立自動測試系統
的類比前端電路模組。 
五、 計畫成果自評 
本計劃的時序產生器電路研究結果，與原
本計畫目標相符，初步規格解析度可達到次閘
延遲，並可以達成即時切換功能。主要貢獻來
自使用二級延遲鎖定迴路，並可使粗級與細級
均為閉迴路控制。 
由於計畫時程與晶片量測尚在進行中，四
完成後會將成果送至相關領域國際會議與期
刊投稿。另外未來將利用更先進製程來進行設
計，以提升時序產生器電路性能。本次國際會
議論文成果發表為另一篇相關的時脈產生器
[10]如附件所示。 
 
 
  5
 
圖四 晶片佈局圖 
 
圖五 細級時序產生器時序輸出 
 
圖六 時序產生器輸出(前三十二個相位) 
TT
-0.4000
-0.3000
-0.2000
-0.1000
0.0000
0.1000
0.2000
0.3000
0.4000
0.5000
0.6000
0 10 20 30 40 50 60 70 80 90
Control Word
D
N
L
DNLI
 
(a) Differential Non-linearity 
TT
-1
-0.8
-0.6
-0.4
-0.2
0
0.2
0.4
0 10 20 30 40 50 60 70 80 90
Control Word
IN
L INL
 
(b) Integral Non-linearity 
圖七 非線性度量測模擬圖 
 
表一 晶片性能模擬總表 
Item Specification 
Process TSMC 0.35μm 2P4M 
Power Supply 3.3 V 
Typical Reference Clock 280 MHz 
Input Reference Clock 180~290MHz 
Average Power 
Consumption 
105mW @ 280MHz TT 25oC 
Output jitter 16 ps (peak-to-peak)  
Interpolation 10 * 8 
Resolution (=TREF/80) 44.6 ps@ 280MHz TT 25oC
INL(LSB) -0.8~+0.4 
DNL(LSB) -0.3~+0.6 
Chip Area 1.045 × 1.3 mm2 
 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 96-2221-E-224-085- 
計畫名稱 具有即時切換性能的高精度時序產生器晶片之研製(I) 
出國人員姓名 
服務機關及職稱 
黃崇禧 
國立雲林科技大學電機工程系暨研究所 助理教授 
會議時間地點 USA, Newport Beach  2008/9/17 ~ 2008/9/20 
會議名稱 2008 21st Annual IEEE International SOC Conference (SOCC’08) 
發表論文題目 A Spread Spectrum Clock Generator Using Digital Modulation Scheme 
 
一、 參加會議經過 
此次參與之會議為 2008 年“系統晶片國際會議” (System on a Chip Conference, 
SOCC’08)，舉辦地點在 Newport Beach, California, USA的 Radisson旅館，主辦單位為美
國電機電子工程學會(Institute of Electrical and Electronics Engineers, IEEE)的電路與系統
學會(Circuits and System Society, CAS)贊助主辦。會議舉辦時間自九月十七至二十日，前
三天會程主要為論文發表，最後一天則為 Tutorial 課程。在會議的前一天，即由桃園機
場搭乘長榮班機直飛抵達美國洛杉磯國際機場(LAX)後，再租車前往 Newport Beach。議
程第一天(9/17)上午大會邀請國際 IC 設計大廠 Broadcom 公司的副總兼技術長的 Nick 
Ilyadis發表主旨演說，題目為“SOC Challenges in the Terabit Networks Era”。另有兩場全
體演說分別為世界 IC 技術領導者 Intel 公司的行動部門副總 Alexander D. Peleg 與來自
UC, Merced電機系的 Kamran Eshraghian教授。下午分別有四個 Regular Paper Session的
論文發表，共計有十六篇論文。並在傍晚時，進行二十篇海報論文的發表。 
第二天(9/18)開始上下午計有六個 Regular Paper Session，共計有二十二篇論文發表。
共計去參與“Low Power Circuit Design”、 “Low Power Design Methodologies”、 “Analog 
and Mixed-Signal 1”等與電路設計有相關的 Session，並與報告者進行意見交流。另在中
午的宴會與傍晚亦各有三場演講。 
第三天(9/19)則主要參與在早上的第二場，由工研院晶片系統中心馬金溝副主任主持
的“Analog and Mixed-Signal 3” Session 中，口頭發表論文“A Spread Spectrum Clock 
A Spread Spectrum Clock Generator Using Digital Modulation Scheme 
 
Chorng-Sii Hwang1, Huan-Chun Li2 Hen-Wai Tsao2* 
1Department of Electrical Engineering 
National Yunlin University of Sci. and Tech. 
Yunlin County, 64002, Taiwan 
cshwang@yuntech.edu.tw 
 
2Graduate Institute of Electronics Engineering 
National Taiwan University 
Taipei, 10617, Taiwan 
tsaohw@cc.ee.ntu.edu.tw* 
ABSTRACT 
This paper describes a new architecture of the 
spread-spectrum clock generator (SSCG) using 
direct digital modulation scheme on VCO. Differing 
from the conventional technique by altering the 
control voltage of VCO, the modulating operation is 
performed by the selection of multi-band VCO. The 
proposed SSCG test chip has been fabricated by 
CMOS 0.18µm 1P6M process. The operating 
frequency range is within 680~1,080MHz with the 
center-spread setting of 0.5% and 1%. The chip 
area is 0.68mm2. The peak reduction at 800MHz 
output clock can achieve 10.61dB and 12.52dB for 
ratios of 0.5% and 1%, respectively. The power 
consumption is 12mW at 800MHz.  
 
 I. INTRODUCTION 
The high speed-digital clock driver will cause 
electromagnetic interference (EMI) in the modern 
computer, communication and consumer electronic 
systems. Among various methods, the spread-
spectrum clock generators (SSCG) [1] possessing 
the nature of frequency modulation have proven its 
feasibility to reduce the peak power of harmonic 
frequencies. Several techniques applicable to PLL-
based clock generator have been presented like 
modulation on the control voltage of voltage-
controlled oscillator (VCO) [2-4], ∆Σ modulation [5], 
divider, delay cell matrix, …etc. Some new digital 
approaches [6] adjusting the clock phase are also 
developed. In this paper, a conventional PLL clock 
generator can be adopted to generate center-
spread modulation with a triangular profile in a 
wide frequency range. With the aid of the multi-
band VCO, the frequency modulation can be 
achieved by digital codes for band selection 
without changing the main loop control voltage 
which eliminates the complexity of its loop filter 
design. 
 
 II. CIRCUIT DESCRIPTION 
A.  Proposed SSCG Scheme  
Figure 1 shows a VCO transfer curve which is 
commonly used in phase-locked loop. The system 
parameters like the input reference clock frequency 
and the divider ratio will determine the nominal 
output frequency (fnom) of the PLL-based clock 
generator. The traditional schemes[2-4] vary the 
control voltage (VCTRL) directly and it modulates the 
output frequency of the VCO back and forth as 
shown in Fig.1. The design of loop filter topology 
must fit certain matching relationship so as not to 
change the loop stability[2-4]. In order to minimize 
the design complexity, a new digital modulation 
scheme using multi-band VCO is proposed. The 
operating principle is illustrated in Fig.2. Without 
affecting the main control voltage, the frequency 
modulation can be achieved by the band-selecting 
operation.  
 
Figure 1: Traditional method using direct modulation on VCO 
 
Figure 2: New scheme using multi-band VCO 
337978-1-4244-2596-9/08/$25.00 ©2008 IEEE
Authorized licensed use limited to: NATIONAL YUNLIN UNIV OF TECH. Downloaded on December 11, 2008 at 04:32 from IEEE Xplore.  Restrictions apply.
is generated by the main loop of PLL. The second 
path by operating band-selection in VCO is 
responsible of modulating the output frequency. 
The detailed circuit topology of the 4-stage VCO 
with its band-selection circuit is shown in Fig.6. 
The band-selection circuit diagram is drawn in 
Fig. 7. It is in reality functioned as a digital-to-
analog converter (DAC) in charge of producing the 
control voltage of the second path, VSSCG_D. Two 
signals, PCE1 and PCE2, determine the percentage 
of the spread amount. Basically, the equivalent 
VCO gain of the second path is much smaller than 
the one of the main path. For the sake of producing 
the equivalent triangular modulation profile from 
the staircase output of DAC, a low-pass RC filter is 
imposed on the second control path so as to 
smooth the input voltage for VCO, i.e. VSSCG. The 
unwanted high frequency components are further 
filtered. Better attenuation in peak power can be 
obtained in this manner. 
 
Figure 7: Multi-band selection circuit 
1
M
2
PI
π 1 1 2
1 1//R
sC sC
⎛ ⎞+⎜ ⎟⎝ ⎠
VCOK
s
 
Figure 8: Linear model of SSCG 
 
D. Bandwidth Consideration 
As described in sub-section A, the control 
voltage of the main path, VCTRL, is supposed to be 
maintained at the same level ideally. Then the 
band selecting scheme for spreading the frequency 
can be performed by changing the digital control 
word on the second path. However, the resulting 
output frequency will also cause a disturbance on 
VCTRL in practice since PFD will keep tracking the 
phase or frequency difference between the input 
reference clock and feedback divided clock. In 
order to minimize the side effect, the loop 
bandwidth can be designed according to the 
following criteria.  
Firstly, the modulation on the output frequency 
of the second path can be viewed as a noise 
source of the VCO. The transfer function of the 
noise source can be examined to possess the 
high-pass characteristics from the linear model in 
Fig.8 as 
( )
( )
3 2
1 1 2 1 2
3 2
1 1 2 1 2 1 1
OUT
MOD VCO P VCO P
MRC C s M C C s
MRC C s M C C s K I C R s K I
θ
θ
+ += + + + +
 (2) 
The lower 3-dB frequency is exactly the same as 
the bandwidth of the loop filter, ωLF. In order to filter 
this perturbation without affecting the main loop 
operation, the RC values of the loop filter should 
satisfy the inequality : ωLF < ωMOD. If the loop 
bandwidth is chosen to be narrower as possible, 
the more attenuation can be carried out. Thus the 
modulation signal can appear at the output directly 
with less influence on the loop behavior of PLL.  
 
 III. EXPERIMENTAL RESULTS 
A prototype chip to verify the proposed digital 
modulation scheme is designed and implemented 
using TSMC CMOS 0.18µm 1P6M process. The 
chip micrography is shown in Fig. 9. It occupies 
875x780µm2 including I/O pads. The measured 
spectrum of the output clock operating at 800MHz 
in non-spread, 0.5%-spread and 1%-spread modes 
are shown in Fig.10. The peak reduction of the 
fundamental frequency at 800MHz is 10.61dB and 
12.52dB for spread ratio of 0.5% and 1%, 
respectively. The long-term and cycle-to-cycle 
jitters (p-p) are less than 62.8ps and 5.75ps, 
respectively. The related system parameters and 
measured performance results of the SSCG test 
chip are summarized in Table 1.  The comparison 
table with other related reports is shown in Table 2. 
Modulating 
Control
RC 
Filter 
PFD/CP VCO Feedback
Divider
Output Buffer
 
Figure 9: Chip Micrography 
339
Authorized licensed use limited to: NATIONAL YUNLIN UNIV OF TECH. Downloaded on December 11, 2008 at 04:32 from IEEE Xplore.  Restrictions apply.
