Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 14 01:55:32 2024
| Host         : LAPTOP-QJ9BJU4G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              23 |            7 |
| No           | Yes                   | No                     |              82 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             104 |           32 |
| Yes          | Yes                   | No                     |              15 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |            Enable Signal           |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                |                                    | bm_module/frame_timer_next[23]_i_1_n_0        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                | bm_module/rom_offset_next          | reset                                         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                |                                    |                                               |                3 |              6 |         2.00 |
|  vga_sync_unit/vga_driver/fast_clk_counter[1] |                                    | vga_sync_unit/vga_driver/hor_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  vga_sync_unit/vga_driver/fast_clk_counter[1] | vga_sync_unit/vga_driver/ver_count | reset                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                | bm_module/x_b_reg0                 | reset                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                | bm_module/y_b_reg0                 | reset                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                | vga_sync_unit/vga_driver/E[0]      | reset                                         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                | db_d/db_reg[0]_i_1__2_n_0          | reset                                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                                | db_l/db_reg[0]_i_1__1_n_0          | reset                                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                                | db_r/db_reg[0]_i_1_n_0             | reset                                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                                | db_u/db_reg[0]_i_1__0_n_0          | reset                                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                                |                                    | bm_module/frame_timer_next[18]                |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                                |                                    | reset                                         |               21 |             64 |         3.05 |
+-----------------------------------------------+------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


