
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001377                       # Number of seconds simulated
sim_ticks                                  1377026262                       # Number of ticks simulated
final_tick                                 1377026262                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107331                       # Simulator instruction rate (inst/s)
host_op_rate                                   196751                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              170738923                       # Simulator tick rate (ticks/s)
host_mem_usage                                8703712                       # Number of bytes of host memory used
host_seconds                                     8.07                       # Real time elapsed on the host
sim_insts                                      865628                       # Number of instructions simulated
sim_ops                                       1586811                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           51008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          179328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             230336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        51008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3599                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           37042140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          130228453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167270593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      37042140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37042140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          37042140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         130228453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167270593                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      322687                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135081                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1146892                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   327                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4135214                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      865628                       # Number of instructions committed
system.cpu.committedOps                       1586811                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1572065                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  14097                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       14456                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       114210                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1572065                       # number of integer instructions
system.cpu.num_fp_insts                         14097                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             3268696                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1305353                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                23497                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               11505                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads               709849                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              587769                       # number of times the CC registers were written
system.cpu.num_mem_refs                        457765                       # number of memory refs
system.cpu.num_load_insts                      322686                       # Number of load instructions
system.cpu.num_store_insts                     135079                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    4135214                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            140532                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  5184      0.33%      0.33% # Class of executed instruction
system.cpu.op_class::IntAlu                   1108790     69.88%     70.20% # Class of executed instruction
system.cpu.op_class::IntMult                      805      0.05%     70.25% # Class of executed instruction
system.cpu.op_class::IntDiv                      3421      0.22%     70.47% # Class of executed instruction
system.cpu.op_class::FloatAdd                     627      0.04%     70.51% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::FloatCvt                      64      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1190      0.07%     70.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2400      0.15%     70.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6565      0.41%     71.15% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.15% # Class of executed instruction
system.cpu.op_class::MemRead                   321358     20.25%     91.40% # Class of executed instruction
system.cpu.op_class::MemWrite                  134951      8.50%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1328      0.08%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                128      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1586811                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           484.506891                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              457768                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.518057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            754245                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   484.506891                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.946303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.946303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3665356                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3665356                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       320430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          320430                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       134126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         134126                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        454556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           454556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       454556                       # number of overall hits
system.cpu.dcache.overall_hits::total          454556                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2257                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          955                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3212                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3212                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3212                       # number of overall misses
system.cpu.dcache.overall_misses::total          3212                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    151841007                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    151841007                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     67820112                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67820112                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    219661119                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    219661119                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    219661119                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    219661119                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       322687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       322687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       135081                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       135081                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       457768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       457768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       457768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       457768                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006994                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007070                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007017                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67275.590164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67275.590164                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71015.824084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71015.824084                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68387.646015                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68387.646015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68387.646015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68387.646015                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          667                       # number of writebacks
system.cpu.dcache.writebacks::total               667                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2257                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          955                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3212                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    150337845                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    150337845                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     67184082                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67184082                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    217521927                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    217521927                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    217521927                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217521927                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007017                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007017                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007017                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007017                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 66609.590164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66609.590164                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70349.824084                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70349.824084                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67721.646015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67721.646015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67721.646015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67721.646015                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2700                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           478.889192                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1146892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               800                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1433.615000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            453213                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   478.889192                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.935330                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935330                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9175936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9175936                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1146092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1146092                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1146092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1146092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1146092                       # number of overall hits
system.cpu.icache.overall_hits::total         1146092                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          800                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           800                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          800                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            800                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          800                       # number of overall misses
system.cpu.icache.overall_misses::total           800                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     91335240                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91335240                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     91335240                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91335240                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     91335240                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91335240                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1146892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1146892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1146892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1146892                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1146892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1146892                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000698                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000698                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 114169.050000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 114169.050000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 114169.050000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 114169.050000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 114169.050000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 114169.050000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          800                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          800                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          800                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          800                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          800                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     90802440                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90802440                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     90802440                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90802440                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     90802440                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90802440                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000698                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 113503.050000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 113503.050000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 113503.050000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 113503.050000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 113503.050000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 113503.050000                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2813.059658                       # Cycle average of tags in use
system.l2.tags.total_refs                        7000                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.944985                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    446000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        690.320356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2122.739302                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.042134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.129562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.171696                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2626                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.219666                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    115599                       # Number of tag accesses
system.l2.tags.data_accesses                   115599                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          667                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              667                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               368                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   410                       # number of demand (read+write) hits
system.l2.demand_hits::total                      413                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data                  410                       # number of overall hits
system.l2.overall_hits::total                     413                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 913                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              797                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1889                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 797                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2802                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3599                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                797                       # number of overall misses
system.l2.overall_misses::cpu.data               2802                       # number of overall misses
system.l2.overall_misses::total                  3599                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     65935998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      65935998                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89977266                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89977266                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    145506348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    145506348                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89977266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     211442346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        301419612                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89977266                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    211442346                       # number of overall miss cycles
system.l2.overall_miss_latency::total       301419612                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               800                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              3212                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4012                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              800                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             3212                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4012                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.956021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956021                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.996250                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996250                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.836952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836952                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996250                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.872354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.897059                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996250                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.872354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.897059                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 72219.055860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72219.055860                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 112894.938519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112894.938519                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 77028.241398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77028.241398                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 112894.938519                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75461.222698                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83750.934148                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 112894.938519                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75461.222698                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83750.934148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            913                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          797                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1889                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3599                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3599                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     59705007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     59705007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     84533102                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84533102                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    132611933                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    132611933                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     84533102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    192316940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    276850042                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     84533102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    192316940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    276850042                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.956021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.996250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.836952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836952                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.872354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.897059                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.872354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897059                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65394.312158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65394.312158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 106064.117942                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106064.117942                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70202.187930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70202.187930                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 106064.117942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 68635.596003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76924.157266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 106064.117942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 68635.596003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76924.157266                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3599                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2686                       # Transaction distribution
system.membus.trans_dist::ReadExReq               913                       # Transaction distribution
system.membus.trans_dist::ReadExResp              913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2686                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       230336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       230336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  230336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3599                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5375235                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19771235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7001                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1377026262                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          289                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           800                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        69696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       248256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 317952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4012                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000249                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015788                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4011     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4012                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2968029                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            799200                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3208788                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
