<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.7</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64ISelLowering.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64ISelLowering_8h_source.html">AArch64ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64CallingConvention_8h_source.html">AArch64CallingConvention.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64ExpandImm_8h_source.html">AArch64ExpandImm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64PerfectShuffle_8h_source.html">AArch64PerfectShuffle.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APFloat_8h_source.html">llvm/ADT/APFloat.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APInt_8h_source.html">llvm/ADT/APInt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Triple_8h_source.html">llvm/ADT/Triple.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Twine_8h_source.html">llvm/ADT/Twine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MemoryLocation_8h_source.html">llvm/Analysis/MemoryLocation.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ObjCARCUtil_8h_source.html">llvm/Analysis/ObjCARCUtil.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VectorUtils_8h_source.html">llvm/Analysis/VectorUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2CodeGen_2Analysis_8h_source.html">llvm/CodeGen/Analysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConvLower_8h_source.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ISDOpcodes_8h_source.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RuntimeLibcalls_8h_source.html">llvm/CodeGen/RuntimeLibcalls.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAG_8h_source.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetCallingConv_8h_source.html">llvm/CodeGen/TargetCallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ValueTypes_8h_source.html">llvm/CodeGen/ValueTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Attributes_8h_source.html">llvm/IR/Attributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GetElementPtrTypeIterator_8h_source.html">llvm/IR/GetElementPtrTypeIterator.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IRBuilder_8h_source.html">llvm/IR/IRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IR_2Instruction_8h_source.html">llvm/IR/Instruction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicInst_8h_source.html">llvm/IR/IntrinsicInst.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Module_8h_source.html">llvm/IR/Module.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="OperandTraits_8h_source.html">llvm/IR/OperandTraits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Type_8h_source.html">llvm/IR/Type.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Use_8h_source.html">llvm/IR/Use.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Value_8h_source.html">llvm/IR/Value.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/Support/MachineValueType.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;cstdlib&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;tuple&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
<code>#include &quot;AArch64GenAsmMatcher.inc&quot;</code><br />
</div>
<p><a href="AArch64ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGenericSetCCInfo.html">GenericSetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of ISD::SET_CC operands.  <a href="structGenericSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAArch64SetCCInfo.html">AArch64SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of a SET_CC lowered into AArch64 code.  <a href="structAArch64SetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSetCCInfo.html">SetCCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to keep track of SetCC information.  <a href="unionSetCCInfo.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper structure to be able to read SetCC information.  <a href="structSetCCInfoAndKind.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-lower&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3612a9f67cfd6294483557fe592ad037" id="r_a3612a9f67cfd6294483557fe592ad037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,  <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a3612a9f67cfd6294483557fe592ad037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e769d29cd5e6ae3becf6fc0afec9e06" id="r_a3e769d29cd5e6ae3becf6fc0afec9e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e769d29cd5e6ae3becf6fc0afec9e06">LCALLNAME4</a>(<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>)</td></tr>
<tr class="separator:a3e769d29cd5e6ae3becf6fc0afec9e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3aa65ce9bb27dc1f4c2ecd0bb4f641" id="r_aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb3aa65ce9bb27dc1f4c2ecd0bb4f641">LCALLNAME5</a>(<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>,  <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>)</td></tr>
<tr class="separator:aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb469989985105371cdb192ac9a26f1" id="r_a8fb469989985105371cdb192ac9a26f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8fb469989985105371cdb192ac9a26f1">MAKE_CASE</a>(V)</td></tr>
<tr class="separator:a8fb469989985105371cdb192ac9a26f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de2baad077d3029a9cb8f211cf67c1" id="r_a97de2baad077d3029a9cb8f211cf67c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97de2baad077d3029a9cb8f211cf67c1">GET_REGISTER_MATCHER</a></td></tr>
<tr class="separator:a97de2baad077d3029a9cb8f211cf67c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ada83aca5979cc25fd3af0d660cb50d3d" id="r_ada83aca5979cc25fd3af0d660cb50d3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada83aca5979cc25fd3af0d660cb50d3d">PredicateConstraint</a> { <a class="el" href="#ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f">Upl</a>
, <a class="el" href="#ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0">Upa</a>
, <a class="el" href="#ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474">Invalid</a>
 }</td></tr>
<tr class="separator:ada83aca5979cc25fd3af0d660cb50d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a38e4db8f05f5d3fe014af90a4fe9993b" id="r_a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38e4db8f05f5d3fe014af90a4fe9993b">STATISTIC</a> (NumTailCalls, &quot;Number of tail calls&quot;)</td></tr>
<tr class="separator:a38e4db8f05f5d3fe014af90a4fe9993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967be3ec17a5edbe4fd5b45cd2bc75e7" id="r_a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a967be3ec17a5edbe4fd5b45cd2bc75e7">STATISTIC</a> (NumShiftInserts, &quot;Number of vector shift inserts&quot;)</td></tr>
<tr class="separator:a967be3ec17a5edbe4fd5b45cd2bc75e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f96d02cdaf11793d6e4cec4462ae26" id="r_a53f96d02cdaf11793d6e4cec4462ae26"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53f96d02cdaf11793d6e4cec4462ae26">STATISTIC</a> (NumOptimizedImms, &quot;Number of times immediates were optimized&quot;)</td></tr>
<tr class="separator:a53f96d02cdaf11793d6e4cec4462ae26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468ab481eae62623c2ef12e743b420b5" id="r_a468ab481eae62623c2ef12e743b420b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a468ab481eae62623c2ef12e743b420b5">getPackedSVEVectorVT</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a468ab481eae62623c2ef12e743b420b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10dbef9a9ca0f0c0f10ac6c1ff581fa" id="r_ad10dbef9a9ca0f0c0f10ac6c1ff581fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad10dbef9a9ca0f0c0f10ac6c1ff581fa">getPackedSVEVectorVT</a> (<a class="el" href="classllvm_1_1ElementCount.html">ElementCount</a> EC)</td></tr>
<tr class="separator:ad10dbef9a9ca0f0c0f10ac6c1ff581fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83fc29419d3244b75d7a1d31d8d10d2" id="r_aa83fc29419d3244b75d7a1d31d8d10d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa83fc29419d3244b75d7a1d31d8d10d2">getPromotedVTForPredicate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa83fc29419d3244b75d7a1d31d8d10d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0581b9db1cc9ac63ca3c7eb944d4fd8" id="r_ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0581b9db1cc9ac63ca3c7eb944d4fd8">isPackedVectorType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if VT's elements occupy the lowest bit positions of its associated register class without any intervening space.  <br /></td></tr>
<tr class="separator:ad0581b9db1cc9ac63ca3c7eb944d4fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4505ad2680dadef830f15ef8a28c16" id="r_a2e4505ad2680dadef830f15ef8a28c16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e4505ad2680dadef830f15ef8a28c16">isMergePassthruOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a2e4505ad2680dadef830f15ef8a28c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187151ad10cb0296ee34212f48ccdb95" id="r_a187151ad10cb0296ee34212f48ccdb95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a187151ad10cb0296ee34212f48ccdb95">isZeroingInactiveLanes</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a187151ad10cb0296ee34212f48ccdb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882ed852a717e7421c4dd8ede4908d92" id="r_a882ed852a717e7421c4dd8ede4908d92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a882ed852a717e7421c4dd8ede4908d92">optimizeLogicalImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="el" href="classuint64__t.html">uint64_t</a> Imm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded, <a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;TLO, <a class="el" href="classunsigned.html">unsigned</a> NewOpc)</td></tr>
<tr class="separator:a882ed852a717e7421c4dd8ede4908d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10930c52b74a578790352742b8139389" id="r_a10930c52b74a578790352742b8139389"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10930c52b74a578790352742b8139389">getContainerForFixedLengthVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a10930c52b74a578790352742b8139389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad979c12cf8b226899e08c1c0d8bfdf8a" id="r_ad979c12cf8b226899e08c1c0d8bfdf8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad979c12cf8b226899e08c1c0d8bfdf8a">convertToScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ad979c12cf8b226899e08c1c0d8bfdf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb001768f7eb9930ca97753a1e39e5e0" id="r_afb001768f7eb9930ca97753a1e39e5e0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb001768f7eb9930ca97753a1e39e5e0">convertFromScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:afb001768f7eb9930ca97753a1e39e5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147fca66ac9f8b920b2a542b9c78a6ee" id="r_a147fca66ac9f8b920b2a542b9c78a6ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a147fca66ac9f8b920b2a542b9c78a6ee">convertFixedMaskToScalableVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a147fca66ac9f8b920b2a542b9c78a6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f640528921c3098a4dbaeef460e2ae" id="r_a94f640528921c3098a4dbaeef460e2ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a94f640528921c3098a4dbaeef460e2ae">getPredicateForScalableVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a94f640528921c3098a4dbaeef460e2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed5232dabde8c9cc04bfc41f179213a" id="r_a1ed5232dabde8c9cc04bfc41f179213a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ed5232dabde8c9cc04bfc41f179213a">isZerosVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a1ed5232dabde8c9cc04bfc41f179213a"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZerosVector - Check whether SDNode N is a zero-filled vector.  <br /></td></tr>
<tr class="separator:a1ed5232dabde8c9cc04bfc41f179213a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b22e9412602b7ac342d65a53308f17" id="r_a84b22e9412602b7ac342d65a53308f17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84b22e9412602b7ac342d65a53308f17">changeIntCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="memdesc:a84b22e9412602b7ac342d65a53308f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC  <br /></td></tr>
<tr class="separator:a84b22e9412602b7ac342d65a53308f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f429073a46ec763cee3e892f2b6116e" id="r_a3f429073a46ec763cee3e892f2b6116e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f429073a46ec763cee3e892f2b6116e">changeFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:a3f429073a46ec763cee3e892f2b6116e"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC.  <br /></td></tr>
<tr class="separator:a3f429073a46ec763cee3e892f2b6116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8526c2421f7be2bffb71de4318a9fe6" id="r_aa8526c2421f7be2bffb71de4318a9fe6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8526c2421f7be2bffb71de4318a9fe6">changeFPCCToANDAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2)</td></tr>
<tr class="memdesc:aa8526c2421f7be2bffb71de4318a9fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a DAG fp condition code to an AArch64 CC.  <br /></td></tr>
<tr class="separator:aa8526c2421f7be2bffb71de4318a9fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035894ecbe9618f59e48813449bbfc55" id="r_a035894ecbe9618f59e48813449bbfc55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a035894ecbe9618f59e48813449bbfc55">changeVectorFPCCToAArch64CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2, <a class="el" href="classbool.html">bool</a> &amp;Invert)</td></tr>
<tr class="memdesc:a035894ecbe9618f59e48813449bbfc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions.  <br /></td></tr>
<tr class="separator:a035894ecbe9618f59e48813449bbfc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed62699b7aa575737f0a85b362eaee2" id="r_a0ed62699b7aa575737f0a85b362eaee2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ed62699b7aa575737f0a85b362eaee2">isLegalArithImmed</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:a0ed62699b7aa575737f0a85b362eaee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26f57722dfb847f2313d9674fa0cba" id="r_ade26f57722dfb847f2313d9674fa0cba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade26f57722dfb847f2313d9674fa0cba">isCMN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</td></tr>
<tr class="separator:ade26f57722dfb847f2313d9674fa0cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57c14466df9ca7e050fb6e324867538" id="r_ad57c14466df9ca7e050fb6e324867538"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad57c14466df9ca7e050fb6e324867538">emitStrictFPComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classbool.html">bool</a> IsSignaling)</td></tr>
<tr class="separator:ad57c14466df9ca7e050fb6e324867538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0194fe7dca15bfabd4f391e01ba7606d" id="r_a0194fe7dca15bfabd4f391e01ba7606d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0194fe7dca15bfabd4f391e01ba7606d">emitComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0194fe7dca15bfabd4f391e01ba7606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a86d15e1fdf8466af2d669ffd5bf745" id="r_a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a86d15e1fdf8466af2d669ffd5bf745">getCmpOperandFoldingProfit</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns how profitable it is to fold a comparison's operand's shift and/or extension operations.  <br /></td></tr>
<tr class="separator:a8a86d15e1fdf8466af2d669ffd5bf745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46d1ba5c3f2f00b06659c2ba7dc5c7c" id="r_af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af46d1ba5c3f2f00b06659c2ba7dc5c7c">getAArch64Cmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;AArch64cc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:af46d1ba5c3f2f00b06659c2ba7dc5c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6d17d48a339288489d7149aeb21216" id="r_aff6d17d48a339288489d7149aeb21216"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff6d17d48a339288489d7149aeb21216">getAArch64XALUOOp</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aff6d17d48a339288489d7149aeb21216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6280c4be708c3ce667f84f11d100e3c2" id="r_a6280c4be708c3ce667f84f11d100e3c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6280c4be708c3ce667f84f11d100e3c2">valueToCarryFlag</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1Value.html">Value</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> Invert)</td></tr>
<tr class="separator:a6280c4be708c3ce667f84f11d100e3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445f99c4f538b549af2e309f038d0f39" id="r_a445f99c4f538b549af2e309f038d0f39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a445f99c4f538b549af2e309f038d0f39">carryFlagToValue</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flag, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> Invert)</td></tr>
<tr class="separator:a445f99c4f538b549af2e309f038d0f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d6138304c85f24d61effb8d2c1bf096" id="r_a8d6138304c85f24d61effb8d2c1bf096"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d6138304c85f24d61effb8d2c1bf096">overflowFlagToValue</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flag, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d6138304c85f24d61effb8d2c1bf096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97d55801b0dc4abd2816fa4cc4693d0" id="r_aa97d55801b0dc4abd2816fa4cc4693d0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa97d55801b0dc4abd2816fa4cc4693d0">lowerADDSUBCARRY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> IsSigned)</td></tr>
<tr class="separator:aa97d55801b0dc4abd2816fa4cc4693d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f" id="r_aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b284b652f676b448812e5ba2f1b9c70" id="r_a9b284b652f676b448812e5ba2f1b9c70"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b284b652f676b448812e5ba2f1b9c70">LowerPREFETCH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9b284b652f676b448812e5ba2f1b9c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b15e3bc244c5fde8d06c39e9fc7ef6d" id="r_a2b15e3bc244c5fde8d06c39e9fc7ef6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b15e3bc244c5fde8d06c39e9fc7ef6d">getSVEContainerType</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> ContentTy)</td></tr>
<tr class="separator:a2b15e3bc244c5fde8d06c39e9fc7ef6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f87d8844454c664483111762bd8dab7" id="r_a4f87d8844454c664483111762bd8dab7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f87d8844454c664483111762bd8dab7">getExtensionTo64Bits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigVT)</td></tr>
<tr class="separator:a4f87d8844454c664483111762bd8dab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938ec58a3fc5f05e1af0cf46d4924d96" id="r_a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a938ec58a3fc5f05e1af0cf46d4924d96">addRequiredExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;OrigTy, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;ExtTy, <a class="el" href="classunsigned.html">unsigned</a> ExtOpcode)</td></tr>
<tr class="separator:a938ec58a3fc5f05e1af0cf46d4924d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c49319d93381e455f0138e221896629" id="r_a6c49319d93381e455f0138e221896629"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c49319d93381e455f0138e221896629">isExtendedBUILD_VECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> isSigned)</td></tr>
<tr class="separator:a6c49319d93381e455f0138e221896629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca66750f8ee53c16cb1f5de41009e426" id="r_aca66750f8ee53c16cb1f5de41009e426"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca66750f8ee53c16cb1f5de41009e426">skipExtensionForVectorMULL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aca66750f8ee53c16cb1f5de41009e426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ca6ec71f3b7fbe0cdf298de7dea6f3" id="r_ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">isSignExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad5ca6ec71f3b7fbe0cdf298de7dea6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72a699a06faa16c6e8dc15ed5ea2250" id="r_ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad72a699a06faa16c6e8dc15ed5ea2250">isZeroExtended</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad72a699a06faa16c6e8dc15ed5ea2250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b88feeb3710cc54997cad1540860f08" id="r_a7b88feeb3710cc54997cad1540860f08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b88feeb3710cc54997cad1540860f08">isAddSubSExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7b88feeb3710cc54997cad1540860f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792e04e2a436db3281f42173654da414" id="r_a792e04e2a436db3281f42173654da414"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a792e04e2a436db3281f42173654da414">isAddSubZExt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a792e04e2a436db3281f42173654da414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8f5ebe7b9c8e50171b610abef56677" id="r_a9e8f5ebe7b9c8e50171b610abef56677"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e8f5ebe7b9c8e50171b610abef56677">getPTrue</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, int <a class="el" href="classllvm_1_1Pattern.html">Pattern</a>)</td></tr>
<tr class="separator:a9e8f5ebe7b9c8e50171b610abef56677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdb38ba97d3ced9be618b22a8053581" id="r_a1cdb38ba97d3ced9be618b22a8053581"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cdb38ba97d3ced9be618b22a8053581">getSVEPredicateBitCast</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1cdb38ba97d3ced9be618b22a8053581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13aff93a53ab4054e4a16e471811a1e0" id="r_a13aff93a53ab4054e4a16e471811a1e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13aff93a53ab4054e4a16e471811a1e0">getGatherVecOpcode</a> (<a class="el" href="classbool.html">bool</a> IsScaled, <a class="el" href="classbool.html">bool</a> IsSigned, <a class="el" href="classbool.html">bool</a> NeedsExtend)</td></tr>
<tr class="separator:a13aff93a53ab4054e4a16e471811a1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826a885b5bd89966db69c1bd9f57d25e" id="r_a826a885b5bd89966db69c1bd9f57d25e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a826a885b5bd89966db69c1bd9f57d25e">getSignExtendedGatherOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a826a885b5bd89966db69c1bd9f57d25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4110b1e3bbc8037545ca4a7440a681b1" id="r_a4110b1e3bbc8037545ca4a7440a681b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4110b1e3bbc8037545ca4a7440a681b1">LowerTruncateVectorStore</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *ST, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4110b1e3bbc8037545ca4a7440a681b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39074c14f912395b71849863077d463d" id="r_a39074c14f912395b71849863077d463d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39074c14f912395b71849863077d463d">LowerBRCOND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a39074c14f912395b71849863077d463d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62766c75f88612ffa652342472e755f6" id="r_a62766c75f88612ffa652342472e755f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62766c75f88612ffa652342472e755f6">getIntrinsicID</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a62766c75f88612ffa652342472e755f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf41e18f7132ffe3bccbcfc61bbd8cf" id="r_adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbf41e18f7132ffe3bccbcfc61bbd8cf">canGuaranteeTCO</a> (CallingConv::ID CC, <a class="el" href="classbool.html">bool</a> GuaranteeTailCalls)</td></tr>
<tr class="memdesc:adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is one that we can guarantee TCO for.  <br /></td></tr>
<tr class="separator:adbf41e18f7132ffe3bccbcfc61bbd8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae812d40144fafed6fd7c00cffb790504" id="r_ae812d40144fafed6fd7c00cffb790504"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a> (CallingConv::ID CC)</td></tr>
<tr class="memdesc:ae812d40144fafed6fd7c00cffb790504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we might ever do TCO for calls with this calling convention.  <br /></td></tr>
<tr class="separator:ae812d40144fafed6fd7c00cffb790504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf014c51371fcfb7c32e932c2d3b1d6" id="r_a0bf014c51371fcfb7c32e932c2d3b1d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bf014c51371fcfb7c32e932c2d3b1d6">analyzeCallOperands</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI, <a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo)</td></tr>
<tr class="separator:a0bf014c51371fcfb7c32e932c2d3b1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab51eccb824edbda20ca098e164d9779b" id="r_ab51eccb824edbda20ca098e164d9779b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab51eccb824edbda20ca098e164d9779b">checkZExtBool</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab51eccb824edbda20ca098e164d9779b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf668b25006ed7fd3e0b86681aa0e5e1" id="r_abf668b25006ed7fd3e0b86681aa0e5e1"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf668b25006ed7fd3e0b86681aa0e5e1">lookThroughSignExtension</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val)</td></tr>
<tr class="separator:abf668b25006ed7fd3e0b86681aa0e5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07d5efbe94a4af292ffa12c5e9de0e5" id="r_ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae07d5efbe94a4af292ffa12c5e9de0e5">getEstimate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int &amp;ExtraSteps)</td></tr>
<tr class="separator:ae07d5efbe94a4af292ffa12c5e9de0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ce09c231d7ca9cfe90971a604cafce" id="r_ac5ce09c231d7ca9cfe90971a604cafce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5ce09c231d7ca9cfe90971a604cafce">parsePredicateConstraint</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Constraint)</td></tr>
<tr class="separator:ac5ce09c231d7ca9cfe90971a604cafce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae138473fc11097221f02e42677663dc" id="r_aae138473fc11097221f02e42677663dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae138473fc11097221f02e42677663dc">WidenVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V64Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aae138473fc11097221f02e42677663dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class.  <br /></td></tr>
<tr class="separator:aae138473fc11097221f02e42677663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94d01adfba8b1a65f781ecd925111ea" id="r_ae94d01adfba8b1a65f781ecd925111ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae94d01adfba8b1a65f781ecd925111ea">getExtFactor</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V)</td></tr>
<tr class="memdesc:ae94d01adfba8b1a65f781ecd925111ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction.  <br /></td></tr>
<tr class="separator:ae94d01adfba8b1a65f781ecd925111ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ae77c55dfbf20a719b9851d73d1900" id="r_a15ae77c55dfbf20a719b9851d73d1900"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V128Reg, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a15ae77c55dfbf20a719b9851d73d1900"><td class="mdescLeft">&#160;</td><td class="mdescRight">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class.  <br /></td></tr>
<tr class="separator:a15ae77c55dfbf20a719b9851d73d1900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0547dd3b2c2f8064c78de596bd957c92" id="r_a0547dd3b2c2f8064c78de596bd957c92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0547dd3b2c2f8064c78de596bd957c92">isSingletonEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a0547dd3b2c2f8064c78de596bd957c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d111456965bbe4e7b1b5021093a6f6" id="r_ab1d111456965bbe4e7b1b5021093a6f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1d111456965bbe4e7b1b5021093a6f6">ReconstructTruncateFromBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab1d111456965bbe4e7b1b5021093a6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670137fe83c1213c3c2e82b8144e9af3" id="r_a670137fe83c1213c3c2e82b8144e9af3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a670137fe83c1213c3c2e82b8144e9af3">isWideDUPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;DupLaneOp)</td></tr>
<tr class="memdesc:a670137fe83c1213c3c2e82b8144e9af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a vector shuffle corresponds to a DUP instructions with a larger element width than the vector lane type.  <br /></td></tr>
<tr class="separator:a670137fe83c1213c3c2e82b8144e9af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebdafbae1fdc29135b25d537a89cd61" id="r_a9ebdafbae1fdc29135b25d537a89cd61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9ebdafbae1fdc29135b25d537a89cd61">isEXTMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> &amp;ReverseEXT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm)</td></tr>
<tr class="separator:a9ebdafbae1fdc29135b25d537a89cd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195d7dc249759221f9ee792a901a462c" id="r_a195d7dc249759221f9ee792a901a462c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a195d7dc249759221f9ee792a901a462c">isREVMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="TarWriter_8cpp.html#aac035f4156e2604bfa42ba22c17b83ee">BlockSize</a>)</td></tr>
<tr class="memdesc:a195d7dc249759221f9ee792a901a462c"><td class="mdescLeft">&#160;</td><td class="mdescRight">isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize.  <br /></td></tr>
<tr class="separator:a195d7dc249759221f9ee792a901a462c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14c27fea2964289d4310614a18788e5" id="r_ad14c27fea2964289d4310614a18788e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad14c27fea2964289d4310614a18788e5">isZIPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:ad14c27fea2964289d4310614a18788e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c927e76bc590a0a6f0ee9df64a7176" id="r_a38c927e76bc590a0a6f0ee9df64a7176"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38c927e76bc590a0a6f0ee9df64a7176">isUZPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a38c927e76bc590a0a6f0ee9df64a7176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f57aa158e655e87bc9db644d26bdcc6" id="r_a3f57aa158e655e87bc9db644d26bdcc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f57aa158e655e87bc9db644d26bdcc6">isTRNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="separator:a3f57aa158e655e87bc9db644d26bdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d6419fc209e6d03e89a3bb8b3675a6" id="r_af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9d6419fc209e6d03e89a3bb8b3675a6">isZIP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <br /></td></tr>
<tr class="separator:af9d6419fc209e6d03e89a3bb8b3675a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5254c39b86764ce2ca093701342756" id="r_a3b5254c39b86764ce2ca093701342756"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b5254c39b86764ce2ca093701342756">isUZP_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:a3b5254c39b86764ce2ca093701342756"><td class="mdescLeft">&#160;</td><td class="mdescRight">isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <br /></td></tr>
<tr class="separator:a3b5254c39b86764ce2ca093701342756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1476240ebd4bc1b48535567993515fb" id="r_ad1476240ebd4bc1b48535567993515fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1476240ebd4bc1b48535567993515fb">isTRN_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;WhichResult)</td></tr>
<tr class="memdesc:ad1476240ebd4bc1b48535567993515fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef".  <br /></td></tr>
<tr class="separator:ad1476240ebd4bc1b48535567993515fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db00b480bde7c4005a6d9091b8648d2" id="r_a5db00b480bde7c4005a6d9091b8648d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5db00b480bde7c4005a6d9091b8648d2">isINSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, int NumInputElements, <a class="el" href="classbool.html">bool</a> &amp;DstIsLeft, int &amp;Anomaly)</td></tr>
<tr class="separator:a5db00b480bde7c4005a6d9091b8648d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016f7b15a2e335153beb2421ac622ce5" id="r_a016f7b15a2e335153beb2421ac622ce5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a016f7b15a2e335153beb2421ac622ce5">isConcatMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> SplitLHS)</td></tr>
<tr class="separator:a016f7b15a2e335153beb2421ac622ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b61f0543f51a5dca686a9f9f258240" id="r_a95b61f0543f51a5dca686a9f9f258240"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95b61f0543f51a5dca686a9f9f258240">tryFormConcatFromShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a95b61f0543f51a5dca686a9f9f258240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7266504e88c036bd48704ba439eababb" id="r_a7266504e88c036bd48704ba439eababb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7266504e88c036bd48704ba439eababb">GeneratePerfectShuffle</a> (<a class="el" href="classunsigned.html">unsigned</a> ID, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classunsigned.html">unsigned</a> PFEntry, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a7266504e88c036bd48704ba439eababb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle.  <br /></td></tr>
<tr class="separator:a7266504e88c036bd48704ba439eababb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07cdd12114b2452d5dc26ab23460bb60" id="r_a07cdd12114b2452d5dc26ab23460bb60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07cdd12114b2452d5dc26ab23460bb60">GenerateTBL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ShuffleMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07cdd12114b2452d5dc26ab23460bb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f064ee27555e0a70ef944b728969ce9" id="r_a3f064ee27555e0a70ef944b728969ce9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f064ee27555e0a70ef944b728969ce9">getDUPLANEOp</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> EltType)</td></tr>
<tr class="separator:a3f064ee27555e0a70ef944b728969ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd62ec61571d2805d0d609d279a3e3e" id="r_a5bd62ec61571d2805d0d609d279a3e3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bd62ec61571d2805d0d609d279a3e3e">constructDup</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, int Lane, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5bd62ec61571d2805d0d609d279a3e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad4b345ad0cb65872e51e8eebfac19b" id="r_afad4b345ad0cb65872e51e8eebfac19b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afad4b345ad0cb65872e51e8eebfac19b">isWideTypeMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; M, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;NewMask)</td></tr>
<tr class="separator:afad4b345ad0cb65872e51e8eebfac19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9cb8881ecb22d3225e564b5b2fb01c" id="r_a9d9cb8881ecb22d3225e564b5b2fb01c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d9cb8881ecb22d3225e564b5b2fb01c">tryWidenMaskForShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9d9cb8881ecb22d3225e564b5b2fb01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4f153e2f8d9dd1c45d089ea3c7499f" id="r_a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f4f153e2f8d9dd1c45d089ea3c7499f">resolveBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVN, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;CnstBits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefBits)</td></tr>
<tr class="separator:a5f4f153e2f8d9dd1c45d089ea3c7499f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b49fd007d3e59011c1e924579f3a80" id="r_a52b49fd007d3e59011c1e924579f3a80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52b49fd007d3e59011c1e924579f3a80">tryAdvSIMDModImm64</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a52b49fd007d3e59011c1e924579f3a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed120dd6850080b309b6054efd2b142b" id="r_aed120dd6850080b309b6054efd2b142b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed120dd6850080b309b6054efd2b142b">tryAdvSIMDModImm32</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>=nullptr)</td></tr>
<tr class="separator:aed120dd6850080b309b6054efd2b142b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cce50ef77513b8bd1cbeb48b4d9339d" id="r_a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3cce50ef77513b8bd1cbeb48b4d9339d">tryAdvSIMDModImm16</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>=nullptr)</td></tr>
<tr class="separator:a3cce50ef77513b8bd1cbeb48b4d9339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b6b0ccb484e79d3d1558e8d9c12cd8" id="r_a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a91b6b0ccb484e79d3d1558e8d9c12cd8">tryAdvSIMDModImm321s</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a91b6b0ccb484e79d3d1558e8d9c12cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e427e6bf5d495e92fbbe9ba86e9990" id="r_a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55e427e6bf5d495e92fbbe9ba86e9990">tryAdvSIMDModImm8</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a55e427e6bf5d495e92fbbe9ba86e9990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41506ddab8a425491f9ebf969036eb84" id="r_a41506ddab8a425491f9ebf969036eb84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41506ddab8a425491f9ebf969036eb84">tryAdvSIMDModImmFP</a> (<a class="el" href="classunsigned.html">unsigned</a> NewOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Bits)</td></tr>
<tr class="separator:a41506ddab8a425491f9ebf969036eb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab17595c13740973595e3e453704985a" id="r_aab17595c13740973595e3e453704985a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab17595c13740973595e3e453704985a">isAllConstantBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;PotentialBVec, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;ConstVal)</td></tr>
<tr class="separator:aab17595c13740973595e3e453704985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254b0db030fe653dbe78f9336bf97c39" id="r_a254b0db030fe653dbe78f9336bf97c39"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a254b0db030fe653dbe78f9336bf97c39">tryLowerToSLI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a254b0db030fe653dbe78f9336bf97c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06205ea56e17027e23e321056e351c58" id="r_a06205ea56e17027e23e321056e351c58"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06205ea56e17027e23e321056e351c58">NormalizeBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a06205ea56e17027e23e321056e351c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46baa445306c81581d7e08af58dc6e82" id="r_a46baa445306c81581d7e08af58dc6e82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46baa445306c81581d7e08af58dc6e82">ConstantBuildVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a46baa445306c81581d7e08af58dc6e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7657d8603c0ab8844fb6a8202c1a1b" id="r_a5a7657d8603c0ab8844fb6a8202c1a1b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a7657d8603c0ab8844fb6a8202c1a1b">isPow2Splat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;SplatVal, <a class="el" href="classbool.html">bool</a> &amp;Negated)</td></tr>
<tr class="separator:a5a7657d8603c0ab8844fb6a8202c1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8488e7918427cbc59c4216e0249bc8ee" id="r_a8488e7918427cbc59c4216e0249bc8ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8488e7918427cbc59c4216e0249bc8ee">getVShiftImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> ElementBits, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a8488e7918427cbc59c4216e0249bc8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value.  <br /></td></tr>
<tr class="separator:a8488e7918427cbc59c4216e0249bc8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad34aa0262dce6014056d3d3be02682af" id="r_ad34aa0262dce6014056d3d3be02682af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad34aa0262dce6014056d3d3be02682af">isVShiftLImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> isLong, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:ad34aa0262dce6014056d3d3be02682af"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation.  <br /></td></tr>
<tr class="separator:ad34aa0262dce6014056d3d3be02682af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ce20d2138535663fed2e0fcc5ec604" id="r_a03ce20d2138535663fed2e0fcc5ec604"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03ce20d2138535663fed2e0fcc5ec604">isVShiftRImm</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> isNarrow, int64_t &amp;Cnt)</td></tr>
<tr class="memdesc:a03ce20d2138535663fed2e0fcc5ec604"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation.  <br /></td></tr>
<tr class="separator:a03ce20d2138535663fed2e0fcc5ec604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bdf0d462d6df94d15c1763169f4cf1" id="r_a01bdf0d462d6df94d15c1763169f4cf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01bdf0d462d6df94d15c1763169f4cf1">EmitVectorComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> CC, <a class="el" href="classbool.html">bool</a> NoNans, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a01bdf0d462d6df94d15c1763169f4cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3390c8a9d3a6ed6f269b74f7be888638" id="r_a3390c8a9d3a6ed6f269b74f7be888638"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3390c8a9d3a6ed6f269b74f7be888638">getReductionSDNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3390c8a9d3a6ed6f269b74f7be888638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430025e146710444567fa8bd1da2d3a9" id="r_a430025e146710444567fa8bd1da2d3a9"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumVecs&gt; </td></tr>
<tr class="memitem:a430025e146710444567fa8bd1da2d3a9"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a430025e146710444567fa8bd1da2d3a9">setInfoSVEStN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, AArch64TargetLowering::IntrinsicInfo &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;CI)</td></tr>
<tr class="memdesc:a430025e146710444567fa8bd1da2d3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IntrinsicInfo for the <code>aarch64_sve_st&lt;N&gt;</code> intrinsics.  <br /></td></tr>
<tr class="separator:a430025e146710444567fa8bd1da2d3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1749fedeab78f694e83d8e6672b40a3b" id="r_a1749fedeab78f694e83d8e6672b40a3b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1749fedeab78f694e83d8e6672b40a3b">areExtractShuffleVectors</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2)</td></tr>
<tr class="memdesc:a1749fedeab78f694e83d8e6672b40a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements.  <br /></td></tr>
<tr class="separator:a1749fedeab78f694e83d8e6672b40a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34998313b61266257a43201da0dd344c" id="r_a34998313b61266257a43201da0dd344c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34998313b61266257a43201da0dd344c">areExtractExts</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Ext1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Ext2)</td></tr>
<tr class="memdesc:a34998313b61266257a43201da0dd344c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements.  <br /></td></tr>
<tr class="separator:a34998313b61266257a43201da0dd344c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae076239dfaf8887811009871f69f4b0e" id="r_ae076239dfaf8887811009871f69f4b0e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae076239dfaf8887811009871f69f4b0e">isOperandOfVmullHighP64</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op)</td></tr>
<tr class="memdesc:ae076239dfaf8887811009871f69f4b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Op could be used with vmull_high_p64 intrinsic.  <br /></td></tr>
<tr class="separator:ae076239dfaf8887811009871f69f4b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcfd956b0c1d690e633ef4954123100" id="r_abdcfd956b0c1d690e633ef4954123100"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdcfd956b0c1d690e633ef4954123100">areOperandsOfVmullHighP64</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *Op1, <a class="el" href="classllvm_1_1Value.html">Value</a> *Op2)</td></tr>
<tr class="memdesc:abdcfd956b0c1d690e633ef4954123100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Op1 and Op2 could be used with vmull_high_p64 intrinsic.  <br /></td></tr>
<tr class="separator:abdcfd956b0c1d690e633ef4954123100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a0d5bd9ce49a22f0592f0add609493" id="r_ac5a0d5bd9ce49a22f0592f0add609493"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac5a0d5bd9ce49a22f0592f0add609493">isSplatShuffle</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *V)</td></tr>
<tr class="separator:ac5a0d5bd9ce49a22f0592f0add609493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127b3dcb8a8e72d985c53454b7b1f72c" id="r_a127b3dcb8a8e72d985c53454b7b1f72c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ScalableVectorType.html">ScalableVectorType</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a127b3dcb8a8e72d985c53454b7b1f72c">getSVEContainerIRType</a> (<a class="el" href="classllvm_1_1FixedVectorType.html">FixedVectorType</a> *VTy)</td></tr>
<tr class="separator:a127b3dcb8a8e72d985c53454b7b1f72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e7d7856b86905a5ce055fb23d0c9b2" id="r_aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8e7d7856b86905a5ce055fb23d0c9b2">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0.  <br /></td></tr>
<tr class="separator:aa8e7d7856b86905a5ce055fb23d0c9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436aed4536d617f9ac1a208273150ac0" id="r_a436aed4536d617f9ac1a208273150ac0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a436aed4536d617f9ac1a208273150ac0">performVecReduceAddCombineWithUADDLP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a436aed4536d617f9ac1a208273150ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8fbde7afd8f90c51d6001d0144b1c8" id="r_a6d8fbde7afd8f90c51d6001d0144b1c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d8fbde7afd8f90c51d6001d0144b1c8">performVecReduceAddCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *ST)</td></tr>
<tr class="separator:a6d8fbde7afd8f90c51d6001d0144b1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad657d5a1d3a2813dbd073c235119c7e8" id="r_ad657d5a1d3a2813dbd073c235119c7e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad657d5a1d3a2813dbd073c235119c7e8">performUADDVCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad657d5a1d3a2813dbd073c235119c7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52bce44713165c831945178e1d5f696" id="r_ac52bce44713165c831945178e1d5f696"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac52bce44713165c831945178e1d5f696">performXorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ac52bce44713165c831945178e1d5f696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f75ea2cf217af622b3035de5299a08" id="r_a63f75ea2cf217af622b3035de5299a08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63f75ea2cf217af622b3035de5299a08">IsSVECntIntrinsic</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> S)</td></tr>
<tr class="separator:a63f75ea2cf217af622b3035de5299a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7359600fe5706c707428ec57ee2e878" id="r_aa7359600fe5706c707428ec57ee2e878"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7359600fe5706c707428ec57ee2e878">calculatePreExtendType</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Extend)</td></tr>
<tr class="memdesc:aa7359600fe5706c707428ec57ee2e878"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates what the pre-extend type is, based on the extension operation node provided by <code>Extend</code>.  <br /></td></tr>
<tr class="separator:aa7359600fe5706c707428ec57ee2e878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b1ef73daf047e3bc666006c9e35a77" id="r_a90b1ef73daf047e3bc666006c9e35a77"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90b1ef73daf047e3bc666006c9e35a77">performBuildShuffleExtendCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a90b1ef73daf047e3bc666006c9e35a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a buildvector(sext/zext) or shuffle(sext/zext, undef) node pattern into sext/zext(buildvector) or sext/zext(shuffle) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt.  <br /></td></tr>
<tr class="separator:a90b1ef73daf047e3bc666006c9e35a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e28ca1530af0a13768a0e242e5fe59" id="r_aa4e28ca1530af0a13768a0e242e5fe59"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4e28ca1530af0a13768a0e242e5fe59">performMulVectorExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="X86PartialReduction_8cpp.html#ae0f503db91504a3f3440ab81260e4134">Mul</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa4e28ca1530af0a13768a0e242e5fe59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a mul(dup(sext/zext)) node pattern into mul(sext/zext(dup)) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt.  <br /></td></tr>
<tr class="separator:aa4e28ca1530af0a13768a0e242e5fe59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ab6672869d33da27a1fb4f09602dd7" id="r_a08ab6672869d33da27a1fb4f09602dd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08ab6672869d33da27a1fb4f09602dd7">performMulCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a08ab6672869d33da27a1fb4f09602dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c12d92b2d9e291ad311d1468da07410" id="r_a5c12d92b2d9e291ad311d1468da07410"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5c12d92b2d9e291ad311d1468da07410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d2c7cb1ec66776cd548c9ea8fdd5f0" id="r_a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80d2c7cb1ec66776cd548c9ea8fdd5f0">performIntToFpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a80d2c7cb1ec66776cd548c9ea8fdd5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7054eb07a4962c7516115555800c017" id="r_aa7054eb07a4962c7516115555800c017"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7054eb07a4962c7516115555800c017">performFpToIntCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa7054eb07a4962c7516115555800c017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point multiply by power of two into floating-point to fixed-point conversion.  <br /></td></tr>
<tr class="separator:aa7054eb07a4962c7516115555800c017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a2ff9339217d23796a7456110eb52a" id="r_a20a2ff9339217d23796a7456110eb52a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20a2ff9339217d23796a7456110eb52a">performFDivCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a20a2ff9339217d23796a7456110eb52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a floating-point divide by power of two into fixed-point to floating-point conversion.  <br /></td></tr>
<tr class="separator:a20a2ff9339217d23796a7456110eb52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7c1562b50655523bd71e7f3b04d3eb" id="r_a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c7c1562b50655523bd71e7f3b04d3eb">findEXTRHalf</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;ShiftAmount, <a class="el" href="classbool.html">bool</a> &amp;FromHi)</td></tr>
<tr class="memdesc:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">An EXTR instruction is made up of two shifts, ORed together.  <br /></td></tr>
<tr class="separator:a4c7c1562b50655523bd71e7f3b04d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8a40121f849c1f24906dfb1a4ecfd3" id="r_ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade8a40121f849c1f24906dfb1a4ecfd3">tryCombineToEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair.  <br /></td></tr>
<tr class="separator:ade8a40121f849c1f24906dfb1a4ecfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad56843b3d852a4e9f2f405861a3a570a" id="r_ad56843b3d852a4e9f2f405861a3a570a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad56843b3d852a4e9f2f405861a3a570a">tryCombineToBSL</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ad56843b3d852a4e9f2f405861a3a570a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4764dd7a5c84db5880e9d37d5c1ce949" id="r_a4764dd7a5c84db5880e9d37d5c1ce949"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4764dd7a5c84db5880e9d37d5c1ce949">performANDORCSELCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4764dd7a5c84db5880e9d37d5c1ce949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686271526f19f076baac6864c3fefc83" id="r_a686271526f19f076baac6864c3fefc83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a686271526f19f076baac6864c3fefc83">performORCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a686271526f19f076baac6864c3fefc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec601d177f33c89713cff3857f97aa77" id="r_aec601d177f33c89713cff3857f97aa77"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec601d177f33c89713cff3857f97aa77">isConstantSplatVectorMaskForType</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT)</td></tr>
<tr class="separator:aec601d177f33c89713cff3857f97aa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267cdbd87c30830568cb74844b0e489c" id="r_a267cdbd87c30830568cb74844b0e489c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a267cdbd87c30830568cb74844b0e489c">performSVEAndCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a267cdbd87c30830568cb74844b0e489c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b9ecc144bf0b95267b353d6ddf5b9b" id="r_a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64b9ecc144bf0b95267b353d6ddf5b9b">performANDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a64b9ecc144bf0b95267b353d6ddf5b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b71e82eb6d0048dc18a58df8bc97baf" id="r_a7b71e82eb6d0048dc18a58df8bc97baf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b71e82eb6d0048dc18a58df8bc97baf">hasPairwiseAdd</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> FullFP16)</td></tr>
<tr class="separator:a7b71e82eb6d0048dc18a58df8bc97baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab013d8b8b54d9682107b04173e54333a" id="r_ab013d8b8b54d9682107b04173e54333a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab013d8b8b54d9682107b04173e54333a">getPTest</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Pg, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="el" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>)</td></tr>
<tr class="separator:ab013d8b8b54d9682107b04173e54333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c02372c3ca3dfe2fed1bb12f00bae2" id="r_a24c02372c3ca3dfe2fed1bb12f00bae2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24c02372c3ca3dfe2fed1bb12f00bae2">isPredicateCCSettingOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a24c02372c3ca3dfe2fed1bb12f00bae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e5d35ccfe68c41092edc168cfb393e" id="r_a77e5d35ccfe68c41092edc168cfb393e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77e5d35ccfe68c41092edc168cfb393e">performFirstTrueTestVectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a77e5d35ccfe68c41092edc168cfb393e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076775accdfd3a4707279b9636a4986b" id="r_a076775accdfd3a4707279b9636a4986b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a076775accdfd3a4707279b9636a4986b">performLastTrueTestVectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a076775accdfd3a4707279b9636a4986b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd957dcc1874b25b5b758324370d20d" id="r_aefd957dcc1874b25b5b758324370d20d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aefd957dcc1874b25b5b758324370d20d">performExtractVectorEltCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:aefd957dcc1874b25b5b758324370d20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4e8ce89b104f162a8900ab94461e95" id="r_a8d4e8ce89b104f162a8900ab94461e95"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d4e8ce89b104f162a8900ab94461e95">performConcatVectorsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d4e8ce89b104f162a8900ab94461e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab253557e698e63e5f05d8d9dd1d91f5" id="r_aab253557e698e63e5f05d8d9dd1d91f5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab253557e698e63e5f05d8d9dd1d91f5">performExtractSubvectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aab253557e698e63e5f05d8d9dd1d91f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4334801ad99c95a1b5fd0f417e16af" id="r_afa4334801ad99c95a1b5fd0f417e16af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa4334801ad99c95a1b5fd0f417e16af">performInsertSubvectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afa4334801ad99c95a1b5fd0f417e16af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1aec95090eff4dcf6f51e0991ecc60e" id="r_aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1aec95090eff4dcf6f51e0991ecc60e">tryCombineFixedPointConvert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1aec95090eff4dcf6f51e0991ecc60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2caac341848f2601e62da4fed020063" id="r_ac2caac341848f2601e62da4fed020063"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2caac341848f2601e62da4fed020063">tryExtendDUPToExtractHigh</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac2caac341848f2601e62da4fed020063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7427237c74674e338a5baf351956f98" id="r_ae7427237c74674e338a5baf351956f98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7427237c74674e338a5baf351956f98">isEssentiallyExtractHighSubvector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:ae7427237c74674e338a5baf351956f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5f95075554b414bb1d785124a656e2" id="r_a0d5f95075554b414bb1d785124a656e2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d5f95075554b414bb1d785124a656e2">isSetCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="unionSetCCInfo.html">SetCCInfo</a>)</td></tr>
<tr class="memdesc:a0d5f95075554b414bb1d785124a656e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one.  <br /></td></tr>
<tr class="separator:a0d5f95075554b414bb1d785124a656e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16033fb6e8c75e0dccb0cda82ec1158" id="r_ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab16033fb6e8c75e0dccb0cda82ec1158">isSetCCOrZExtSetCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)</td></tr>
<tr class="separator:ab16033fb6e8c75e0dccb0cda82ec1158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434e132c04f973b024b815eaad19165f" id="r_a434e132c04f973b024b815eaad19165f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a434e132c04f973b024b815eaad19165f">performSetccAddFolding</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a434e132c04f973b024b815eaad19165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a635ad8d6dba2689cc34e3bb3fb12c2a6" id="r_a635ad8d6dba2689cc34e3bb3fb12c2a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a635ad8d6dba2689cc34e3bb3fb12c2a6">performAddUADDVCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a635ad8d6dba2689cc34e3bb3fb12c2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2006316fe1239e3e559f680aa00e365" id="r_ae2006316fe1239e3e559f680aa00e365"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2006316fe1239e3e559f680aa00e365">performAddCSelIntoCSinc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae2006316fe1239e3e559f680aa00e365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform the scalar expression combine in the form of: CSEL(c, 1, cc) + b =&gt; CSINC(b+c, b, cc) CSNEG(c, -1, cc) + b =&gt; CSINC(b+c, b, cc)  <br /></td></tr>
<tr class="separator:ae2006316fe1239e3e559f680aa00e365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1d70c3a535976917e68bf1626e75c4" id="r_aef1d70c3a535976917e68bf1626e75c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef1d70c3a535976917e68bf1626e75c4">performAddDotCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aef1d70c3a535976917e68bf1626e75c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c95d8ebfbe761e65c532e6ccf00c43" id="r_a77c95d8ebfbe761e65c532e6ccf00c43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77c95d8ebfbe761e65c532e6ccf00c43">isNegatedInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a77c95d8ebfbe761e65c532e6ccf00c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6ec02bd32736d63ff013ba5d50d05e" id="r_a2c6ec02bd32736d63ff013ba5d50d05e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c6ec02bd32736d63ff013ba5d50d05e">getNegatedInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2c6ec02bd32736d63ff013ba5d50d05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf8361890dacf0c32272b056acff135" id="r_a6bf8361890dacf0c32272b056acff135"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6bf8361890dacf0c32272b056acff135">performNegCSelCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6bf8361890dacf0c32272b056acff135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11f98b53c5b71c7bd8791e5156b340e" id="r_ad11f98b53c5b71c7bd8791e5156b340e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad11f98b53c5b71c7bd8791e5156b340e">performAddSubLongCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad11f98b53c5b71c7bd8791e5156b340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cfdd1edda3ca53d8d1415231e1cb5e" id="r_a50cfdd1edda3ca53d8d1415231e1cb5e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a50cfdd1edda3ca53d8d1415231e1cb5e">isCMP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a50cfdd1edda3ca53d8d1415231e1cb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1999d32e68c3b0ff942aee34989bd09" id="r_ac1999d32e68c3b0ff942aee34989bd09"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac1999d32e68c3b0ff942aee34989bd09">getCSETCondCode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:ac1999d32e68c3b0ff942aee34989bd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8648786e9af485e27d907ecd2f2a2a08" id="r_a8648786e9af485e27d907ecd2f2a2a08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8648786e9af485e27d907ecd2f2a2a08">foldOverflowCheck</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsAdd)</td></tr>
<tr class="separator:a8648786e9af485e27d907ecd2f2a2a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43491efca0a534410c1dcece99f2949" id="r_ab43491efca0a534410c1dcece99f2949"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab43491efca0a534410c1dcece99f2949">foldADCToCINC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab43491efca0a534410c1dcece99f2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca3c5f92da23caf890a8da09ea8c06f" id="r_a0ca3c5f92da23caf890a8da09ea8c06f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ca3c5f92da23caf890a8da09ea8c06f">performVectorAddSubExtCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0ca3c5f92da23caf890a8da09ea8c06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6bb7ee72f79badd15b563bf112de6e5" id="r_ad6bb7ee72f79badd15b563bf112de6e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6bb7ee72f79badd15b563bf112de6e5">performBuildVectorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad6bb7ee72f79badd15b563bf112de6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aff2bc20e8eb833e03b606b42bc446" id="r_a83aff2bc20e8eb833e03b606b42bc446"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83aff2bc20e8eb833e03b606b42bc446">performAddSubCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a83aff2bc20e8eb833e03b606b42bc446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc515df450408045fd43835105d0c6ed" id="r_adc515df450408045fd43835105d0c6ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc515df450408045fd43835105d0c6ed">tryCombineLongOpWithDup</a> (<a class="el" href="classunsigned.html">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adc515df450408045fd43835105d0c6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0fb69928bec544ec83f90f26393521" id="r_aad0fb69928bec544ec83f90f26393521"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad0fb69928bec544ec83f90f26393521">tryCombineShiftImm</a> (<a class="el" href="classunsigned.html">unsigned</a> IID, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aad0fb69928bec544ec83f90f26393521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae856ed3494d62692bb06a4d96dc33f" id="r_aaae856ed3494d62692bb06a4d96dc33f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaae856ed3494d62692bb06a4d96dc33f">tryCombineCRC32</a> (<a class="el" href="classunsigned.html">unsigned</a> Mask, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaae856ed3494d62692bb06a4d96dc33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8e13b821b9ba9b453c82ac0a356b82" id="r_a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f8e13b821b9ba9b453c82ac0a356b82">combineAcrossLanesIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8f8e13b821b9ba9b453c82ac0a356b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5293602509a91b24af2a2d56204ff5e1" id="r_a5293602509a91b24af2a2d56204ff5e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5293602509a91b24af2a2d56204ff5e1">LowerSVEIntrinsicIndex</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5293602509a91b24af2a2d56204ff5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa6fc960b3aa12be602d53c619db3fe" id="r_a5fa6fc960b3aa12be602d53c619db3fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5fa6fc960b3aa12be602d53c619db3fe">LowerSVEIntrinsicDUP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5fa6fc960b3aa12be602d53c619db3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eaae576935c3d68f63d9207bd5da494" id="r_a4eaae576935c3d68f63d9207bd5da494"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4eaae576935c3d68f63d9207bd5da494">LowerSVEIntrinsicEXT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4eaae576935c3d68f63d9207bd5da494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f57690dd5d9df763d5b75d14bc47fd" id="r_a05f57690dd5d9df763d5b75d14bc47fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05f57690dd5d9df763d5b75d14bc47fd">tryConvertSVEWideCompare</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05f57690dd5d9df763d5b75d14bc47fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade199a6ca80a92917720916398f22963" id="r_ade199a6ca80a92917720916398f22963"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade199a6ca80a92917720916398f22963">combineSVEReductionInt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ade199a6ca80a92917720916398f22963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8762f1b4293f84b4f55ba7e2ee15924a" id="r_a8762f1b4293f84b4f55ba7e2ee15924a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8762f1b4293f84b4f55ba7e2ee15924a">combineSVEReductionFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8762f1b4293f84b4f55ba7e2ee15924a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769d7f599c512004a3f5d71e0ef7a8ed" id="r_a769d7f599c512004a3f5d71e0ef7a8ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a769d7f599c512004a3f5d71e0ef7a8ed">combineSVEReductionOrderedFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a769d7f599c512004a3f5d71e0ef7a8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af615c2897e116be598ef60e4bbdbdd52" id="r_af615c2897e116be598ef60e4bbdbdd52"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af615c2897e116be598ef60e4bbdbdd52">isAllInactivePredicate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:af615c2897e116be598ef60e4bbdbdd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33354bc388aab299f6dca5b75bbe2238" id="r_a33354bc388aab299f6dca5b75bbe2238"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33354bc388aab299f6dca5b75bbe2238">isAllActivePredicate</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a33354bc388aab299f6dca5b75bbe2238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b5f0acbccdfe1f3e0688fa60b8d5e9" id="r_a55b5f0acbccdfe1f3e0688fa60b8d5e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55b5f0acbccdfe1f3e0688fa60b8d5e9">convertMergedOpToPredOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> UnpredOp=false, <a class="el" href="classbool.html">bool</a> SwapOperands=false)</td></tr>
<tr class="separator:a55b5f0acbccdfe1f3e0688fa60b8d5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95a8dd3a4e9b403d57b68b5cbda46e6" id="r_af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af95a8dd3a4e9b403d57b68b5cbda46e6">performIntrinsicCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:af95a8dd3a4e9b403d57b68b5cbda46e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3633803da2c1e9246eae907b238a0beb" id="r_a3633803da2c1e9246eae907b238a0beb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3633803da2c1e9246eae907b238a0beb">isCheapToExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a3633803da2c1e9246eae907b238a0beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f3ecc52d65b8827909808283319dfa" id="r_a60f3ecc52d65b8827909808283319dfa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60f3ecc52d65b8827909808283319dfa">performSignExtendSetCCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a60f3ecc52d65b8827909808283319dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4765786a8a3de00320df895defc3250" id="r_ad4765786a8a3de00320df895defc3250"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4765786a8a3de00320df895defc3250">performExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4765786a8a3de00320df895defc3250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7f067c980840336e15888700870c6a" id="r_a6a7f067c980840336e15888700870c6a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a7f067c980840336e15888700870c6a">splitStoreSplat</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplatVal, <a class="el" href="classunsigned.html">unsigned</a> NumVecElts)</td></tr>
<tr class="separator:a6a7f067c980840336e15888700870c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b49e80a5c71aff0a4a6d6a637cafe3f" id="r_a7b49e80a5c71aff0a4a6d6a637cafe3f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b49e80a5c71aff0a4a6d6a637cafe3f">performLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a7b49e80a5c71aff0a4a6d6a637cafe3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80d9ad70fe74f3136dd25a2eee1c47" id="r_aed80d9ad70fe74f3136dd25a2eee1c47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed80d9ad70fe74f3136dd25a2eee1c47">performLDNT1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aed80d9ad70fe74f3136dd25a2eee1c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae814004d3aa90fb312b7ac62cedb284" id="r_aae814004d3aa90fb312b7ac62cedb284"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> Opcode&gt; </td></tr>
<tr class="memitem:aae814004d3aa90fb312b7ac62cedb284"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#aae814004d3aa90fb312b7ac62cedb284">performLD1ReplicateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aae814004d3aa90fb312b7ac62cedb284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d287a92051d679a9eb264a553c64ffd" id="r_a6d287a92051d679a9eb264a553c64ffd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d287a92051d679a9eb264a553c64ffd">performST1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d287a92051d679a9eb264a553c64ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13534e47159f35c97e261aac72664214" id="r_a13534e47159f35c97e261aac72664214"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13534e47159f35c97e261aac72664214">performSTNT1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a13534e47159f35c97e261aac72664214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0670f21ebeafbaab3f4b34c8140b8dc8" id="r_a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0670f21ebeafbaab3f4b34c8140b8dc8">replaceZeroVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of zeros to a vector store by scalar stores of WZR/XZR.  <br /></td></tr>
<tr class="separator:a0670f21ebeafbaab3f4b34c8140b8dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824cd060277e4cb924783db572374c66" id="r_a824cd060277e4cb924783db572374c66"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a824cd060277e4cb924783db572374c66">replaceSplatVectorStore</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;St)</td></tr>
<tr class="memdesc:a824cd060277e4cb924783db572374c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace a splat of a scalar to a vector store by scalar stores of the scalar value.  <br /></td></tr>
<tr class="separator:a824cd060277e4cb924783db572374c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbdb7f279f14b5f7ff6d7d9a2a97765" id="r_a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0bbdb7f279f14b5f7ff6d7d9a2a97765">splitStores</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a0bbdb7f279f14b5f7ff6d7d9a2a97765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5bb7ddabde61f69fdb9785410078ac" id="r_a4b5bb7ddabde61f69fdb9785410078ac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b5bb7ddabde61f69fdb9785410078ac">performSpliceCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b5bb7ddabde61f69fdb9785410078ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e64a2f9eb3ade81edd0d1e20034ec1" id="r_a47e64a2f9eb3ade81edd0d1e20034ec1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a47e64a2f9eb3ade81edd0d1e20034ec1">performUnpackCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a47e64a2f9eb3ade81edd0d1e20034ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d19ed80cfde5ce9d55d55eeb139846c" id="r_a6d19ed80cfde5ce9d55d55eeb139846c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d19ed80cfde5ce9d55d55eeb139846c">performUzpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d19ed80cfde5ce9d55d55eeb139846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20421c306f02a92c47eef00c2a1f02f8" id="r_a20421c306f02a92c47eef00c2a1f02f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20421c306f02a92c47eef00c2a1f02f8">performGLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a20421c306f02a92c47eef00c2a1f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e495837f173dea1e6919b589d315f67" id="r_a7e495837f173dea1e6919b589d315f67"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e495837f173dea1e6919b589d315f67">performVectorShiftCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;TLI, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a7e495837f173dea1e6919b589d315f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize a vector shift instruction and its operand if shifted out bits are not used.  <br /></td></tr>
<tr class="separator:a7e495837f173dea1e6919b589d315f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5aa3058a584e6bc0e5b94db121422eb" id="r_ab5aa3058a584e6bc0e5b94db121422eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5aa3058a584e6bc0e5b94db121422eb">performSunpkloCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab5aa3058a584e6bc0e5b94db121422eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbf7e16d7027d0bbbc9d4e8bf100840" id="r_abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdbf7e16d7027d0bbbc9d4e8bf100840">performPostLD1Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classbool.html">bool</a> IsLaneOp)</td></tr>
<tr class="memdesc:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R.  <br /></td></tr>
<tr class="separator:abdbf7e16d7027d0bbbc9d4e8bf100840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51cb24bd3e700fcf2f93d1afbb555a16" id="r_a51cb24bd3e700fcf2f93d1afbb555a16"><td class="memItemLeft" align="right" valign="top">return&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue</a> ()</td></tr>
<tr class="separator:a51cb24bd3e700fcf2f93d1afbb555a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e1d91d4013f7c45951b5fb918f94f0" id="r_ac2e1d91d4013f7c45951b5fb918f94f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2e1d91d4013f7c45951b5fb918f94f0">foldIndexIntoBase</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BasePtr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Scale, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac2e1d91d4013f7c45951b5fb918f94f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64348c468485ac9fa8aaf382307061fb" id="r_a64348c468485ac9fa8aaf382307061fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64348c468485ac9fa8aaf382307061fb">findMoreOptimalIndexType</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;BasePtr, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a64348c468485ac9fa8aaf382307061fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50cb0376d697cd4ca4f6469bd6bd25c" id="r_ad50cb0376d697cd4ca4f6469bd6bd25c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad50cb0376d697cd4ca4f6469bd6bd25c">performMaskedGatherScatterCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad50cb0376d697cd4ca4f6469bd6bd25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbb20906245b5a07551c13da1409712" id="r_a2fbb20906245b5a07551c13da1409712"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2fbb20906245b5a07551c13da1409712">performNEONPostLDSTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2fbb20906245b5a07551c13da1409712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates.  <br /></td></tr>
<tr class="separator:a2fbb20906245b5a07551c13da1409712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257c422be962af393f15b15dbc07b962" id="r_a257c422be962af393f15b15dbc07b962"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a257c422be962af393f15b15dbc07b962">checkValueWidth</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classunsigned.html">unsigned</a> width, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;ExtType)</td></tr>
<tr class="separator:a257c422be962af393f15b15dbc07b962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4deaa2646ae97cfae439e7854bb16231" id="r_a4deaa2646ae97cfae439e7854bb16231"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4deaa2646ae97cfae439e7854bb16231">isEquivalentMaskless</a> (<a class="el" href="classunsigned.html">unsigned</a> CC, <a class="el" href="classunsigned.html">unsigned</a> width, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtType, int AddConstant, int CompConstant)</td></tr>
<tr class="separator:a4deaa2646ae97cfae439e7854bb16231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea7c29a0fde5a9a808c50aefd2e0fa" id="r_a05ea7c29a0fde5a9a808c50aefd2e0fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05ea7c29a0fde5a9a808c50aefd2e0fa">performCONDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> CCIndex, <a class="el" href="classunsigned.html">unsigned</a> CmpIndex)</td></tr>
<tr class="separator:a05ea7c29a0fde5a9a808c50aefd2e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5ac33b69bb7d7687d12dc0dffe9f08" id="r_a2a5ac33b69bb7d7687d12dc0dffe9f08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a5ac33b69bb7d7687d12dc0dffe9f08">performBRCONDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2a5ac33b69bb7d7687d12dc0dffe9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c0c5cfbf4e57361a98212ee977ee01" id="r_a05c0c5cfbf4e57361a98212ee977ee01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a05c0c5cfbf4e57361a98212ee977ee01">foldCSELofCTTZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05c0c5cfbf4e57361a98212ee977ee01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8e4441770569e02f67db99773afff0" id="r_a4b8e4441770569e02f67db99773afff0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b8e4441770569e02f67db99773afff0">performCSELCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b8e4441770569e02f67db99773afff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07229844dfee2ef29637eec9717bede7" id="r_a07229844dfee2ef29637eec9717bede7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07229844dfee2ef29637eec9717bede7">tryToWidenSetCCOperands</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07229844dfee2ef29637eec9717bede7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26d28bee621b8087f1521482dc3b825" id="r_aa26d28bee621b8087f1521482dc3b825"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa26d28bee621b8087f1521482dc3b825">performSETCCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa26d28bee621b8087f1521482dc3b825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a73ebacb24d087b199805b801f61507" id="r_a4a73ebacb24d087b199805b801f61507"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a73ebacb24d087b199805b801f61507">performFlagSettingCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classunsigned.html">unsigned</a> GenericOpcode)</td></tr>
<tr class="separator:a4a73ebacb24d087b199805b801f61507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b5373efa0bde041422551595378b61" id="r_aa7b5373efa0bde041422551595378b61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7b5373efa0bde041422551595378b61">performSetCCPunpkCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa7b5373efa0bde041422551595378b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcaf1212adde88b8addaf1060c459819" id="r_abcaf1212adde88b8addaf1060c459819"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcaf1212adde88b8addaf1060c459819">performSetccMergeZeroCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:abcaf1212adde88b8addaf1060c459819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53162a9cc816e1dcb3141b9b175cc36" id="r_ad53162a9cc816e1dcb3141b9b175cc36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad53162a9cc816e1dcb3141b9b175cc36">getTestBitOperand</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> &amp;Bit, <a class="el" href="classbool.html">bool</a> &amp;Invert, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad53162a9cc816e1dcb3141b9b175cc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af246e1e2988325698821d504157ed804" id="r_af246e1e2988325698821d504157ed804"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af246e1e2988325698821d504157ed804">performTBZCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af246e1e2988325698821d504157ed804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19494f628ff5bd818b43081b5615420e" id="r_a19494f628ff5bd818b43081b5615420e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19494f628ff5bd818b43081b5615420e">trySwapVSelectOperands</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a19494f628ff5bd818b43081b5615420e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2faab09dd74a706e426de046a3f4a0" id="r_abc2faab09dd74a706e426de046a3f4a0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc2faab09dd74a706e426de046a3f4a0">performVSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc2faab09dd74a706e426de046a3f4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3580959284fc1395f017d102336eb695" id="r_a3580959284fc1395f017d102336eb695"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3580959284fc1395f017d102336eb695">performSelectCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a3580959284fc1395f017d102336eb695"><td class="mdescLeft">&#160;</td><td class="mdescRight">A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with the compare-mask instructions rather than going via NZCV, even if LHS and RHS are really scalar. This replaces any scalar setcc in the above pattern with a vector one followed by a DUP shuffle on the result.  <br /></td></tr>
<tr class="separator:a3580959284fc1395f017d102336eb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e1234497dd7fb39211e46523f02459" id="r_a08e1234497dd7fb39211e46523f02459"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08e1234497dd7fb39211e46523f02459">performDUPCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a08e1234497dd7fb39211e46523f02459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e26f948f8ef8569ce1efb6426adab4" id="r_a43e26f948f8ef8569ce1efb6426adab4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a43e26f948f8ef8569ce1efb6426adab4">performNVCASTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a43e26f948f8ef8569ce1efb6426adab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get rid of unnecessary NVCASTs (that don't change the type).  <br /></td></tr>
<tr class="separator:a43e26f948f8ef8569ce1efb6426adab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c243011cdda005e97448378d575096" id="r_a40c243011cdda005e97448378d575096"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40c243011cdda005e97448378d575096">performGlobalAddressCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="el" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>)</td></tr>
<tr class="separator:a40c243011cdda005e97448378d575096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248bd47e01d010febc04be3e960dab50" id="r_a248bd47e01d010febc04be3e960dab50"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a248bd47e01d010febc04be3e960dab50">getScaledOffsetForBitWidth</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> BitWidth)</td></tr>
<tr class="separator:a248bd47e01d010febc04be3e960dab50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fbe5471ca943e493b21fde95c91be1" id="r_a39fbe5471ca943e493b21fde95c91be1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39fbe5471ca943e493b21fde95c91be1">isValidImmForSVEVecImmAddrMode</a> (<a class="el" href="classunsigned.html">unsigned</a> OffsetInBytes, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a39fbe5471ca943e493b21fde95c91be1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value of <code>OffsetInBytes</code> can be used as an immediate for the gather load/prefetch and scatter store instructions with vector base and immediate offset addressing mode:  <br /></td></tr>
<tr class="separator:a39fbe5471ca943e493b21fde95c91be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95adacc1b14c2ed32834674c925ffd80" id="r_a95adacc1b14c2ed32834674c925ffd80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a95adacc1b14c2ed32834674c925ffd80">isValidImmForSVEVecImmAddrMode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a95adacc1b14c2ed32834674c925ffd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the value of <code>Offset</code> represents a valid immediate for the SVE gather load/prefetch and scatter store instructiona with vector base and immediate offset addressing mode:  <br /></td></tr>
<tr class="separator:a95adacc1b14c2ed32834674c925ffd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d322dc7ec082cd00e94e7888b78a43" id="r_ad9d322dc7ec082cd00e94e7888b78a43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9d322dc7ec082cd00e94e7888b78a43">performScatterStoreCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> OnlyPackedOffsets=<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>)</td></tr>
<tr class="separator:ad9d322dc7ec082cd00e94e7888b78a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856202032515a6113c3de53d575f2d33" id="r_a856202032515a6113c3de53d575f2d33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a856202032515a6113c3de53d575f2d33">performGatherLoadCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> OnlyPackedOffsets=<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>)</td></tr>
<tr class="separator:a856202032515a6113c3de53d575f2d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72895c7f66e26be35e106221a2ab26ae" id="r_a72895c7f66e26be35e106221a2ab26ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72895c7f66e26be35e106221a2ab26ae">performSignExtendInRegCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a72895c7f66e26be35e106221a2ab26ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77650539aaaa54572ee61d0cf97a3575" id="r_a77650539aaaa54572ee61d0cf97a3575"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77650539aaaa54572ee61d0cf97a3575">legalizeSVEGatherPrefetchOffsVec</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a77650539aaaa54572ee61d0cf97a3575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize the gather prefetch (scalar + vector addressing mode) when the offset vector is an unpacked 32-bit scalable vector. The other cases (Offset != nxv2i32) do not need legalization.  <br /></td></tr>
<tr class="separator:a77650539aaaa54572ee61d0cf97a3575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823e4af88c760486aecf7639ab3dc46e" id="r_a823e4af88c760486aecf7639ab3dc46e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a823e4af88c760486aecf7639ab3dc46e">combineSVEPrefetchVecBaseImmOff</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBytes)</td></tr>
<tr class="memdesc:a823e4af88c760486aecf7639ab3dc46e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combines a node carrying the intrinsic <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> into a node that uses <code>aarch64_sve_prfb_gather_uxtw_index</code> when the scalar offset passed to <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> is not a valid immediate for the sve gather prefetch instruction with vector plus immediate addressing mode.  <br /></td></tr>
<tr class="separator:a823e4af88c760486aecf7639ab3dc46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4289a5a86b371ea19a76d225c7cbbd12" id="r_a4289a5a86b371ea19a76d225c7cbbd12"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4289a5a86b371ea19a76d225c7cbbd12">isLanes1toNKnownZero</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a4289a5a86b371ea19a76d225c7cbbd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e2201d5e251af1abbfb6fde00df1cb" id="r_a72e2201d5e251af1abbfb6fde00df1cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72e2201d5e251af1abbfb6fde00df1cb">removeRedundantInsertVectorElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a72e2201d5e251af1abbfb6fde00df1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecebd3286d7e5e48086b22673717d22c" id="r_aecebd3286d7e5e48086b22673717d22c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aecebd3286d7e5e48086b22673717d22c">performInsertVectorEltCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:aecebd3286d7e5e48086b22673717d22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94836016990ed423a2fffca7c1372cc" id="r_ac94836016990ed423a2fffca7c1372cc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac94836016990ed423a2fffca7c1372cc">performSVESpliceCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac94836016990ed423a2fffca7c1372cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b803a5cecda412b4f4984ad8db7201e" id="r_a8b803a5cecda412b4f4984ad8db7201e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8b803a5cecda412b4f4984ad8db7201e">performFPExtendCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a8b803a5cecda412b4f4984ad8db7201e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5b44953fa63a29d7a0bf01b0ba587b" id="r_a2d5b44953fa63a29d7a0bf01b0ba587b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d5b44953fa63a29d7a0bf01b0ba587b">performBSPExpandForSVE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget, <a class="el" href="classbool.html">bool</a> fixedSVEVectorVT)</td></tr>
<tr class="separator:a2d5b44953fa63a29d7a0bf01b0ba587b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88130de22a0c1eefe0ff49acda2ca4fd" id="r_a88130de22a0c1eefe0ff49acda2ca4fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88130de22a0c1eefe0ff49acda2ca4fd">performDupLane128Combine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a88130de22a0c1eefe0ff49acda2ca4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f8d142b901597abdf51e5e51a5605f" id="r_ab7f8d142b901597abdf51e5e51a5605f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7f8d142b901597abdf51e5e51a5605f">ReplaceAddWithADDP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ab7f8d142b901597abdf51e5e51a5605f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be0086aa7ffce797f40ad2eefd2ec1a" id="r_a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4be0086aa7ffce797f40ad2eefd2ec1a">ReplaceReductionResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> InterOp, <a class="el" href="classunsigned.html">unsigned</a> AcrossOp)</td></tr>
<tr class="separator:a4be0086aa7ffce797f40ad2eefd2ec1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cd5aff41893fe53fb76f2a9081ece5" id="r_a08cd5aff41893fe53fb76f2a9081ece5"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08cd5aff41893fe53fb76f2a9081ece5">splitInt128</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a08cd5aff41893fe53fb76f2a9081ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca815d84ffc0bd9719d54ef89a51e8e4" id="r_aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aca815d84ffc0bd9719d54ef89a51e8e4">createGPRPairNode</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:aca815d84ffc0bd9719d54ef89a51e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32739f322e03782811f33bc367f9bc3b" id="r_a32739f322e03782811f33bc367f9bc3b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32739f322e03782811f33bc367f9bc3b">ReplaceCMP_SWAP_128Results</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a32739f322e03782811f33bc367f9bc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfa6a6899cb32e0b249dfe7d5ab904b" id="r_aadfa6a6899cb32e0b249dfe7d5ab904b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aadfa6a6899cb32e0b249dfe7d5ab904b">UseTlsOffset</a> (<a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:aadfa6a6899cb32e0b249dfe7d5ab904b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a18462f9529b0e75812794eeedbb5f" id="r_a68a18462f9529b0e75812794eeedbb5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68a18462f9529b0e75812794eeedbb5f">getPredicateForFixedLengthVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a68a18462f9529b0e75812794eeedbb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa238c0945ce9c3ba4fd71439a8c316c6" id="r_aa238c0945ce9c3ba4fd71439a8c316c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa238c0945ce9c3ba4fd71439a8c316c6">getPredicateForVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:aa238c0945ce9c3ba4fd71439a8c316c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a02f6de82e3085eef9b1ad0ebe9b2d500" id="r_a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a02f6de82e3085eef9b1ad0ebe9b2d500">emitConditionalComparison</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> OutCC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="mdescLeft">&#160;</td><td class="mdescRight">can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags  <br /></td></tr>
<tr class="separator:a02f6de82e3085eef9b1ad0ebe9b2d500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665697d954db3756f083f5db4cafe5dc" id="r_a665697d954db3756f083f5db4cafe5dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a665697d954db3756f083f5db4cafe5dc">canEmitConjunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classbool.html">bool</a> &amp;CanNegate, <a class="el" href="classbool.html">bool</a> &amp;MustBeFirst, <a class="el" href="classbool.html">bool</a> WillNegate, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a665697d954db3756f083f5db4cafe5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction.  <br /></td></tr>
<tr class="separator:a665697d954db3756f083f5db4cafe5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588e5dcf7ccf9ec2b6922f24c012a08a" id="r_a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a588e5dcf7ccf9ec2b6922f24c012a08a">emitConjunctionRec</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC, <a class="el" href="classbool.html">bool</a> Negate, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CCOp, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> Predicate)</td></tr>
<tr class="memdesc:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.  <br /></td></tr>
<tr class="separator:a588e5dcf7ccf9ec2b6922f24c012a08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25c3ad8dd30f33b93e7540b8fbd27df" id="r_af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af25c3ad8dd30f33b93e7540b8fbd27df">emitConjunction</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;OutCC)</td></tr>
<tr class="memdesc:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit expression as a conjunction (a series of CCMP/CFCMP ops).  <br /></td></tr>
<tr class="separator:af25c3ad8dd30f33b93e7540b8fbd27df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ab1bfc45744f3a9f8a6245e6f72ae10ac" id="r_ab1bfc45744f3a9f8a6245e6f72ae10ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1bfc45744f3a9f8a6245e6f72ae10ac">EnableAArch64ELFLocalDynamicTLSGeneration</a> (&quot;aarch64-elf-ldtls-generation&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;), cl::init(false))</td></tr>
<tr class="separator:ab1bfc45744f3a9f8a6245e6f72ae10ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d7a38420699a48e96b1e3b390abf80" id="r_a36d7a38420699a48e96b1e3b390abf80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36d7a38420699a48e96b1e3b390abf80">EnableOptimizeLogicalImm</a> (&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>))</td></tr>
<tr class="separator:a36d7a38420699a48e96b1e3b390abf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9930bfb993007ad032f5cc9100b2d8d" id="r_af9930bfb993007ad032f5cc9100b2d8d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9930bfb993007ad032f5cc9100b2d8d">EnableCombineMGatherIntrinsics</a> (&quot;aarch64-enable-mgather-combine&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather intrinsics&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>))</td></tr>
<tr class="separator:af9930bfb993007ad032f5cc9100b2d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2d47ae29d47b14b759625ee38930cf" id="r_aee2d47ae29d47b14b759625ee38930cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee2d47ae29d47b14b759625ee38930cf">MVT_CC</a> = MVT::i32</td></tr>
<tr class="memdesc:aee2d47ae29d47b14b759625ee38930cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value type used for condition codes.  <br /></td></tr>
<tr class="separator:aee2d47ae29d47b14b759625ee38930cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a24fc2eb8c1af6d06ac15bcec47f088" id="r_a1a24fc2eb8c1af6d06ac15bcec47f088"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a24fc2eb8c1af6d06ac15bcec47f088">true</a></td></tr>
<tr class="memdesc:a1a24fc2eb8c1af6d06ac15bcec47f088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simplify <code>Addr</code> given that the top byte of it is ignored by HW during / address translation.  <br /></td></tr>
<tr class="separator:a1a24fc2eb8c1af6d06ac15bcec47f088"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-lower&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00099">99</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a97de2baad077d3029a9cb8f211cf67c1" name="a97de2baad077d3029a9cb8f211cf67c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97de2baad077d3029a9cb8f211cf67c1">&#9670;&#160;</a></span>GET_REGISTER_MATCHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGISTER_MATCHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08696">8696</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a3e769d29cd5e6ae3becf6fc0afec9e06" name="a3e769d29cd5e6ae3becf6fc0afec9e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e769d29cd5e6ae3becf6fc0afec9e06">&#9670;&#160;</a></span>LCALLNAME4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAME4</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 1)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 2) <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 4) <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 8)</div>
<div class="ttc" id="aAArch64ISelLowering_8cpp_html_a3612a9f67cfd6294483557fe592ad037"><div class="ttname"><a href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a></div><div class="ttdeci">#define LCALLNAMES(A, B, N)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a3545a9491d4dcf823feb79f6eb37e3ee"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></div><div class="ttdeci">static GCRegistry::Add&lt; ErlangGC &gt; A(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
</div><!-- fragment -->
<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00284">llvm::AArch64TargetLowering::AArch64TargetLowering()</a>.</p>

</div>
</div>
<a id="aeb3aa65ce9bb27dc1f4c2ecd0bb4f641" name="aeb3aa65ce9bb27dc1f4c2ecd0bb4f641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3aa65ce9bb27dc1f4c2ecd0bb4f641">&#9670;&#160;</a></span>LCALLNAME5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAME5</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 1)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 2)                                                          \</div>
<div class="line">  LCALLNAMES(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 4) <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 8) <a class="code hl_define" href="#a3612a9f67cfd6294483557fe592ad037">LCALLNAMES</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, 16)</div>
</div><!-- fragment -->
<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00284">llvm::AArch64TargetLowering::AArch64TargetLowering()</a>.</p>

</div>
</div>
<a id="a3612a9f67cfd6294483557fe592ad037" name="a3612a9f67cfd6294483557fe592ad037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3612a9f67cfd6294483557fe592ad037">&#9670;&#160;</a></span>LCALLNAMES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCALLNAMES</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em><a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  setLibcallName(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>##<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_RELAX, #<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> #<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_relax&quot;</span>);                                \</div>
<div class="line">  setLibcallName(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>##<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_ACQ, #<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> #<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_acq&quot;</span>);                                    \</div>
<div class="line">  setLibcallName(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>##<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_REL, #<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> #<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_rel&quot;</span>);                                    \</div>
<div class="line">  setLibcallName(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>##<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>##_ACQ_REL, #<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> #<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> <span class="stringliteral">&quot;_acq_rel&quot;</span>);</div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a8fb469989985105371cdb192ac9a26f1" name="a8fb469989985105371cdb192ac9a26f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb469989985105371cdb192ac9a26f1">&#9670;&#160;</a></span>MAKE_CASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAKE_CASE</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">case</span> V:                                                                      \</div>
<div class="line">    <span class="keywordflow">return</span> #V;</div>
</div><!-- fragment -->
<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02039">llvm::AArch64TargetLowering::getTargetNodeName()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l01663">llvm::ARMTargetLowering::getTargetNodeName()</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ada83aca5979cc25fd3af0d660cb50d3d" name="ada83aca5979cc25fd3af0d660cb50d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada83aca5979cc25fd3af0d660cb50d3d">&#9670;&#160;</a></span>PredicateConstraint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f" name="ada83aca5979cc25fd3af0d660cb50d3da477e643b97de5b34beb73f9334ef311f"></a>Upl&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0" name="ada83aca5979cc25fd3af0d660cb50d3da16bbb9c27b36802b223e886f6a9527a0"></a>Upa&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474" name="ada83aca5979cc25fd3af0d660cb50d3dae962ea8b0b3a376575ad0e616eeac474"></a>Invalid&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08975">8975</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a938ec58a3fc5f05e1af0cf46d4924d96" name="a938ec58a3fc5f05e1af0cf46d4924d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938ec58a3fc5f05e1af0cf46d4924d96">&#9670;&#160;</a></span>addRequiredExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> addRequiredExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OrigTy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ExtTy</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtOpcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04170">4170</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04153">getExtensionTo64Bits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04213">skipExtensionForVectorMULL()</a>.</p>

</div>
</div>
<a id="a0bf014c51371fcfb7c32e932c2d3b1d6" name="a0bf014c51371fcfb7c32e932c2d3b1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf014c51371fcfb7c32e932c2d3b1d6">&#9670;&#160;</a></span>analyzeCallOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> analyzeCallOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TLI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CLI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CCInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06235">6235</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l04044">llvm::TargetLowering::CallLoweringInfo::Args</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l04042">llvm::TargetLowering::CallLoweringInfo::CallConv</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05713">llvm::AArch64TargetLowering::CCAssignFnForCall()</a>, <a class="el" href="TargetLowering_8h_source.html#l04045">llvm::TargetLowering::CallLoweringInfo::DAG</a>, <a class="el" href="CallingConvLower_8h_source.html#l00034">llvm::CCValAssign::Full</a>, <a class="el" href="SelectionDAG_8h_source.html#l00452">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l01462">llvm::TargetLoweringBase::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00297">llvm::AArch64Subtarget::isCallingConvWin64()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l04025">llvm::TargetLowering::CallLoweringInfo::IsVarArg</a>, <a class="el" href="TargetLowering_8h_source.html#l04048">llvm::TargetLowering::CallLoweringInfo::Outs</a>, and <a class="el" href="SmallVector_8h_source.html#l00070">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

</div>
</div>
<a id="a34998313b61266257a43201da0dd344c" name="a34998313b61266257a43201da0dd344c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34998313b61266257a43201da0dd344c">&#9670;&#160;</a></span>areExtractExts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areExtractExts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Ext1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Ext2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Ext1 and Ext2 are extends of the same type, doubling the bitwidth of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12736">12736</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l01648">llvm::PatternMatch::m_ZExtOrSExt()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12776">llvm::AArch64TargetLowering::shouldSinkOperands()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l18971">llvm::ARMTargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a1749fedeab78f694e83d8e6672b40a3b" name="a1749fedeab78f694e83d8e6672b40a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1749fedeab78f694e83d8e6672b40a3b">&#9670;&#160;</a></span>areExtractShuffleVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areExtractShuffleVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if both Op1 and Op2 are shufflevector extracts of either the lower or upper half of the vector elements. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12695">12695</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="TypeSize_8h_source.html#l00444">llvm::TypeSize::getFixedSize()</a>, <a class="el" href="Type_8cpp_source.html#l00164">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="Instructions_8cpp_source.html#l02296">llvm::ShuffleVectorInst::isExtractSubvectorMask()</a>, <a class="el" href="VE_8h_source.html#l00370">llvm::M1()</a>, <a class="el" href="PatternMatch_8h_source.html#l01551">llvm::PatternMatch::m_Shuffle()</a>, <a class="el" href="PatternMatch_8h_source.html#l00136">llvm::PatternMatch::m_Undef()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12776">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="abdcfd956b0c1d690e633ef4954123100" name="abdcfd956b0c1d690e633ef4954123100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcfd956b0c1d690e633ef4954123100">&#9670;&#160;</a></span>areOperandsOfVmullHighP64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> areOperandsOfVmullHighP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Op1 and Op2 could be used with vmull_high_p64 intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12763">12763</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12752">isOperandOfVmullHighP64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12776">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="aa7359600fe5706c707428ec57ee2e878" name="aa7359600fe5706c707428ec57ee2e878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7359600fe5706c707428ec57ee2e878">&#9670;&#160;</a></span>calculatePreExtendType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> calculatePreExtendType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Extend</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates what the pre-extend type is, based on the extension operation node provided by <code>Extend</code>. </p>
<p>In the case that <code>Extend</code> is a SIGN_EXTEND or a ZERO_EXTEND, the pre-extend type is pulled directly from the operand, while other extend operations need a bit more inspection to get this information.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Extend</td><td>The SDNode from the DAG that represents the extend operation</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The type representing the <code>Extend</code> source type, or <code><a class="el" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a></code> if no valid type can be determined </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14106">14106</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02283">llvm::VTSDNode::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14144">performBuildShuffleExtendCombine()</a>.</p>

</div>
</div>
<a id="a665697d954db3756f083f5db4cafe5dc" name="a665697d954db3756f083f5db4cafe5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665697d954db3756f083f5db4cafe5dc">&#9670;&#160;</a></span>canEmitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canEmitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CanNegate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MustBeFirst</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>WillNegate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span><span class="paramdefsep"> = </span><span class="paramdefval">0</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if <code>Val</code> is a tree of AND/OR/SETCC operations that can be expressed as a conjunction. </p>
<p>See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CanNegate</td><td>Set to true if we can negate the whole sub-tree just by changing the conditions on the SETCC tests. (this means we can call <a class="el" href="#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a> with Negate==true on this sub-tree) </td></tr>
    <tr><td class="paramname">MustBeFirst</td><td>Set to true if this subtree needs to be negated and we cannot do the negation naturally. We are required to emit the subtree first in this case. </td></tr>
    <tr><td class="paramname">WillNegate</td><td>Is true if are called when the result of this subexpression must be negated. This happens when the outer expression is an OR. We can use this fact to know that we have a double negation (or (or ...) ...) that can be implemented for free. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03037">3037</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03037">canEmitConjunction()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03037">canEmitConjunction()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04762">canEmitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03211">emitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="adbf41e18f7132ffe3bccbcfc61bbd8cf" name="adbf41e18f7132ffe3bccbcfc61bbd8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf41e18f7132ffe3bccbcfc61bbd8cf">&#9670;&#160;</a></span>canGuaranteeTCO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canGuaranteeTCO </td>
          <td>(</td>
          <td class="paramtype">CallingConv::ID</td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>GuaranteeTailCalls</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is one that we can guarantee TCO for. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06214">6214</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00092">llvm::CallingConv::SwiftTail</a>, and <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00798">llvm::AArch64CallLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01074">llvm::AMDGPUCallLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02959">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01064">mayTailCallThisCC()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02949">mayTailCallThisCC()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l00228">mayTailCallThisCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03599">mayTailCallThisCC()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l00240">shouldGuaranteeTCO()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03620">shouldGuaranteeTCO()</a>.</p>

</div>
</div>
<a id="a445f99c4f538b549af2e309f038d0f39" name="a445f99c4f538b549af2e309f038d0f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445f99c4f538b549af2e309f038d0f39">&#9670;&#160;</a></span>carryFlagToValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> carryFlagToValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Flag</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Invert</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03578">3578</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03601">lowerADDSUBCARRY()</a>.</p>

</div>
</div>
<a id="a3f429073a46ec763cee3e892f2b6116e" name="a3f429073a46ec763cee3e892f2b6116e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f429073a46ec763cee3e892f2b6116e">&#9670;&#160;</a></span>changeFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> changeFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02717">2717</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01433">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01427">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01429">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01428">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01431">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01430">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01432">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01435">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01437">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01436">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01440">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01434">llvm::ISD::SETUO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02780">changeFPCCToANDAArch64CC()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02810">changeVectorFPCCToAArch64CC()</a>.</p>

</div>
</div>
<a id="aa8526c2421f7be2bffb71de4318a9fe6" name="aa8526c2421f7be2bffb71de4318a9fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8526c2421f7be2bffb71de4318a9fe6">&#9670;&#160;</a></span>changeFPCCToANDAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> changeFPCCToANDAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a DAG fp condition code to an AArch64 CC. </p>
<p>This differs from changeFPCCToAArch64CC in that it returns cond codes that should be AND'ed instead of OR'ed. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02780">2780</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02717">changeFPCCToAArch64CC()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01432">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01435">llvm::ISD::SETUEQ</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="a84b22e9412602b7ac342d65a53308f17" name="a84b22e9412602b7ac342d65a53308f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b22e9412602b7ac342d65a53308f17">&#9670;&#160;</a></span>changeIntCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> changeIntCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeIntCCToAArch64CC - Convert a DAG integer condition code to an AArch64 CC </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02689">2689</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01437">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01436">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a035894ecbe9618f59e48813449bbfc55" name="a035894ecbe9618f59e48813449bbfc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035894ecbe9618f59e48813449bbfc55">&#9670;&#160;</a></span>changeVectorFPCCToAArch64CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> changeVectorFPCCToAArch64CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondCode2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Invert</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>changeVectorFPCCToAArch64CC - Convert a DAG fp condition code to an AArch64 CC usable with the vector instructions. </p>
<p>Fewer operations are available without a real NZCV register, so we have to use less efficient combinations to get the same effect. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02810">2810</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02717">changeFPCCToAArch64CC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01433">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01435">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01437">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01436">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETULT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01434">llvm::ISD::SETUO</a>.</p>

</div>
</div>
<a id="a257c422be962af393f15b15dbc07b962" name="a257c422be962af393f15b15dbc07b962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257c422be962af393f15b15dbc07b962">&#9670;&#160;</a></span>checkValueWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkValueWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>width</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ExtType</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17933">17933</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02339">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01342">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02283">llvm::VTSDNode::getVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00158">llvm::ISD::TargetConstant</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18112">performCONDCombine()</a>.</p>

</div>
</div>
<a id="ab51eccb824edbda20ca098e164d9779b" name="ab51eccb824edbda20ca098e164d9779b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab51eccb824edbda20ca098e164d9779b">&#9670;&#160;</a></span>checkZExtBool()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkZExtBool </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Arg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06463">6463</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00186">Arg</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l02890">llvm::SelectionDAG::computeKnownBits()</a>.</p>

</div>
</div>
<a id="a8f8e13b821b9ba9b453c82ac0a356b82" name="a8f8e13b821b9ba9b453c82ac0a356b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8e13b821b9ba9b453c82ac0a356b82">&#9670;&#160;</a></span>combineAcrossLanesIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAcrossLanesIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16174">16174</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a823e4af88c760486aecf7639ab3dc46e" name="a823e4af88c760486aecf7639ab3dc46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823e4af88c760486aecf7639ab3dc46e">&#9670;&#160;</a></span>combineSVEPrefetchVecBaseImmOff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEPrefetchVecBaseImmOff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ScalarSizeInBytes</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a node carrying the intrinsic <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> into a node that uses <code>aarch64_sve_prfb_gather_uxtw_index</code> when the scalar offset passed to <code>aarch64_sve_prf&lt;T&gt;_gather_scalar_offset</code> is not a valid immediate for the sve gather prefetch instruction with vector plus immediate addressing mode. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19290">19290</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18902">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8762f1b4293f84b4f55ba7e2ee15924a" name="a8762f1b4293f84b4f55ba7e2ee15924a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8762f1b4293f84b4f55ba7e2ee15924a">&#9670;&#160;</a></span>combineSVEReductionFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16359">16359</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ade199a6ca80a92917720916398f22963" name="ade199a6ca80a92917720916398f22963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade199a6ca80a92917720916398f22963">&#9670;&#160;</a></span>combineSVEReductionInt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16340">16340</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00132">getPackedSVEVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a769d7f599c512004a3f5d71e0ef7a8ed" name="a769d7f599c512004a3f5d71e0ef7a8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769d7f599c512004a3f5d71e0ef7a8ed">&#9670;&#160;</a></span>combineSVEReductionOrderedFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSVEReductionOrderedFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16376">16376</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a46baa445306c81581d7e08af58dc6e82" name="a46baa445306c81581d7e08af58dc6e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46baa445306c81581d7e08af58dc6e82">&#9670;&#160;</a></span>ConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">11099</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00168">llvm::AArch64ISD::FMOV</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00164">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00167">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00165">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00170">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00169">llvm::AArch64ISD::MVNIshift</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10700">resolveBuildVector()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10792">tryAdvSIMDModImm16()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10744">tryAdvSIMDModImm32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10832">tryAdvSIMDModImm321s()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10723">tryAdvSIMDModImm64()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10863">tryAdvSIMDModImm8()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10884">tryAdvSIMDModImmFP()</a>.</p>

</div>
</div>
<a id="a5bd62ec61571d2805d0d609d279a3e3e" name="a5bd62ec61571d2805d0d609d279a3e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd62ec61571d2805d0d609d279a3e3e">&#9670;&#160;</a></span>constructDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> constructDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Lane</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>dl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10311">10311</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02164">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01138">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00524">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00196">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00192">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01216">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09322">WidenVector()</a>.</p>

</div>
</div>
<a id="a147fca66ac9f8b920b2a542b9c78a6ee" name="a147fca66ac9f8b920b2a542b9c78a6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147fca66ac9f8b920b2a542b9c78a6ee">&#9670;&#160;</a></span>convertFixedMaskToScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertFixedMaskToScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21018">21018</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20959">convertToScalableVector()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20874">getContainerForFixedLengthVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20899">getPredicateForFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00260">llvm::ISD::isBuildVectorAllOnes()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>.</p>

</div>
</div>
<a id="afb001768f7eb9930ca97753a1e39e5e0" name="afb001768f7eb9930ca97753a1e39e5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb001768f7eb9930ca97753a1e39e5e0">&#9670;&#160;</a></span>convertFromScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertFromScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20970">20970</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelLowering_8cpp_source.html#l10631">convertLocVTToValVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02067">lowerBUILD_VECTOR()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03090">llvm::RISCVTargetLowering::LowerOperation()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02599">lowerVECTOR_SHUFFLE()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l02033">matchSplatAsGather()</a>.</p>

</div>
</div>
<a id="a55b5f0acbccdfe1f3e0688fa60b8d5e9" name="a55b5f0acbccdfe1f3e0688fa60b8d5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b5f0acbccdfe1f3e0688fa60b8d5e9">&#9670;&#160;</a></span>convertMergedOpToPredOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertMergedOpToPredOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>UnpredOp</em></span><span class="paramdefsep"> = </span><span class="paramdefval">false</span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>SwapOperands</em></span><span class="paramdefsep"> = </span><span class="paramdefval">false</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16449">16449</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16407">isAllActivePredicate()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ad979c12cf8b226899e08c1c0d8bfdf8a" name="ad979c12cf8b226899e08c1c0d8bfdf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad979c12cf8b226899e08c1c0d8bfdf8a">&#9670;&#160;</a></span>convertToScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertToScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20959">20959</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21018">convertFixedMaskToScalableVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l10673">convertValVTToLocVT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03090">llvm::RISCVTargetLowering::LowerOperation()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02599">lowerVECTOR_SHUFFLE()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02033">matchSplatAsGather()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l06834">llvm::RISCVTargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="aca815d84ffc0bd9719d54ef89a51e8e4" name="aca815d84ffc0bd9719d54ef89a51e8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca815d84ffc0bd9719d54ef89a51e8e4">&#9670;&#160;</a></span>createGPRPairNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createGPRPairNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20133">20133</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01361">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00452">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09652">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00652">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00245">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00274">llvm::MVT::Untyped</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20150">ReplaceCMP_SWAP_128Results()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l10255">ReplaceCMP_SWAP_64Results()</a>.</p>

</div>
</div>
<a id="a0194fe7dca15bfabd4f391e01ba7606d" name="a0194fe7dca15bfabd4f391e01ba7606d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0194fe7dca15bfabd4f391e01ba7606d">&#9670;&#160;</a></span>emitComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02885">2885</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::ADDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00150">llvm::AArch64ISD::FCMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02859">isCMN()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10086">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">emitConjunctionRec()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a02f6de82e3085eef9b1ad0ebe9b2d500" name="a02f6de82e3085eef9b1ad0ebe9b2d500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f6de82e3085eef9b1ad0ebe9b2d500">&#9670;&#160;</a></span>emitConditionalComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConditionalComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>CCOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>Predicate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>OutCC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>can be transformed to: not (and (not (and (setCC (cmp C)) (setCD (cmp D)))) (and (not (setCA (cmp A)) (not (setCB (cmp B))))))" which can be implemented as: cmp C ccmp D, inv(CD), CC ccmp A, CA, inv(CD) ccmp B, CB, inv(CA) check for CB flags </p>
<p>A counterexample is "or (and A B) (and C D)" which translates to not (and (not (and (not A) (not B))) (not (and (not C) (not D)))), we can only implement 1 of the inner (not) operations, but not both! Create a conditional comparison; Use CCMP, CCMN or FCCMP as appropriate. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02990">2990</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00146">llvm::AArch64ISD::CCMN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::CCMP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00147">llvm::AArch64ISD::FCCMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00313">llvm::AArch64CC::getNZCVToSatisfyCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="af25c3ad8dd30f33b93e7540b8fbd27df" name="af25c3ad8dd30f33b93e7540b8fbd27df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25c3ad8dd30f33b93e7540b8fbd27df">&#9670;&#160;</a></span>emitConjunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OutCC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit expression as a conjunction (a series of CCMP/CFCMP ops). </p>
<p>In some cases this is even possible with OR operations in the expression. See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="#a588e5dcf7ccf9ec2b6922f24c012a08a" title="Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops.">emitConjunctionRec()</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03211">3211</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03037">canEmitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">emitConjunctionRec()</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">getAArch64Cmp()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05337">LowerBRCOND()</a>.</p>

</div>
</div>
<a id="a588e5dcf7ccf9ec2b6922f24c012a08a" name="a588e5dcf7ccf9ec2b6922f24c012a08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588e5dcf7ccf9ec2b6922f24c012a08a">&#9670;&#160;</a></span>emitConjunctionRec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitConjunctionRec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OutCC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Negate</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>CCOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>Predicate</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit conjunction or disjunction tree with the CMP/FCMP followed by a chain of CCMP/CFCMP ops. </p>
<p>See <a class="el" href="group__AArch64CCMP.html">CMP;CCMP matching</a>. Tries to transform the given i1 producing node <code>Val</code> to a series compare and conditional compare operations. </p><dl class="section return"><dt>Returns</dt><dd>an NZCV flags producing node and sets <code>OutCC</code> to the flags that should be tested or returns <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a> if transformation was not possible. <code>Negate</code> is true if we want this sub-tree being negated just by changing SETCC conditions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">3099</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03037">canEmitConjunction()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02780">changeFPCCToANDAArch64CC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02689">changeIntCCToAArch64CC()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02885">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02990">emitConditionalComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">emitConjunctionRec()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00707">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03211">emitConjunction()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03099">emitConjunctionRec()</a>.</p>

</div>
</div>
<a id="ad57c14466df9ca7e050fb6e324867538" name="ad57c14466df9ca7e050fb6e324867538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57c14466df9ca7e050fb6e324867538">&#9670;&#160;</a></span>emitStrictFPComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitStrictFPComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Chain</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsSignaling</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02864">2864</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::f128</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00419">llvm::AArch64ISD::STRICT_FCMP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00420">llvm::AArch64ISD::STRICT_FCMPE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00469">llvm::ISD::STRICT_FP_EXTEND</a>.</p>

</div>
</div>
<a id="a01bdf0d462d6df94d15c1763169f4cf1" name="a01bdf0d462d6df94d15c1763169f4cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bdf0d462d6df94d15c1763169f4cf1">&#9670;&#160;</a></span>EmitVectorComparison()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitVectorComparison </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NoNans</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11987">11987</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00210">llvm::AArch64ISD::CMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00220">llvm::AArch64ISD::CMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00211">llvm::AArch64ISD::CMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00221">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00212">llvm::AArch64ISD::CMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00222">llvm::AArch64ISD::CMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00213">llvm::AArch64ISD::CMHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00214">llvm::AArch64ISD::CMHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00223">llvm::AArch64ISD::CMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00224">llvm::AArch64ISD::CMLTz</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00215">llvm::AArch64ISD::FCMEQ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00225">llvm::AArch64ISD::FCMEQz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00216">llvm::AArch64ISD::FCMGE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00226">llvm::AArch64ISD::FCMGEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00217">llvm::AArch64ISD::FCMGT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00227">llvm::AArch64ISD::FCMGTz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00228">llvm::AArch64ISD::FCMLEz</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00229">llvm::AArch64ISD::FCMLTz</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01419">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10700">resolveBuildVector()</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

</div>
</div>
<a id="a4c7c1562b50655523bd71e7f3b04d3eb" name="a4c7c1562b50655523bd71e7f3b04d3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7c1562b50655523bd71e7f3b04d3eb">&#9670;&#160;</a></span>findEXTRHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> findEXTRHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Src</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ShiftAmount</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>FromHi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>An EXTR instruction is made up of two shifts, ORed together. </p>
<p>This helper searches for and classifies those shifts. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14596">14596</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14618">tryCombineToEXTR()</a>.</p>

</div>
</div>
<a id="a64348c468485ac9fa8aaf382307061fb" name="a64348c468485ac9fa8aaf382307061fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64348c468485ac9fa8aaf382307061fb">&#9670;&#160;</a></span>findMoreOptimalIndexType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> findMoreOptimalIndexType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>BasePtr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Index</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17697">17697</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ObjCARCOpts_8cpp_source.html#l02411">Changed</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="Casting_8h_source.html#l00754">llvm::dyn_cast_or_null()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17647">foldIndexIntoBase()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01138">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00339">llvm::AArch64Subtarget::getMaxSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02795">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00652">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00331">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00632">llvm::ISD::STEP_VECTOR</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00762">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17756">performMaskedGatherScatterCombine()</a>.</p>

</div>
</div>
<a id="ab43491efca0a534410c1dcece99f2949" name="ab43491efca0a534410c1dcece99f2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43491efca0a534410c1dcece99f2949">&#9670;&#160;</a></span>foldADCToCINC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldADCToCINC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15939">15939</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00073">llvm::AArch64ISD::CSINC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a05c0c5cfbf4e57361a98212ee977ee01" name="a05c0c5cfbf4e57361a98212ee977ee01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c0c5cfbf4e57361a98212ee977ee01">&#9670;&#160;</a></span>foldCSELofCTTZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldCSELofCTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18248">18248</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00701">llvm::ISD::CTTZ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01610">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18290">performCSELCombine()</a>.</p>

</div>
</div>
<a id="ac2e1d91d4013f7c45951b5fb918f94f0" name="ac2e1d91d4013f7c45951b5fb918f94f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e1d91d4013f7c45951b5fb918f94f0">&#9670;&#160;</a></span>foldIndexIntoBase()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> foldIndexIntoBase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>BasePtr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Index</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Scale</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if part of the index was folded into the Base. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17647">17647</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02795">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17697">findMoreOptimalIndexType()</a>.</p>

</div>
</div>
<a id="a8648786e9af485e27d907ecd2f2a2a08" name="a8648786e9af485e27d907ecd2f2a2a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8648786e9af485e27d907ecd2f2a2a08">&#9670;&#160;</a></span>foldOverflowCheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldOverflowCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsAdd</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15915">15915</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15897">getCSETCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15890">isCMP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10629">llvm::isOneConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa8e7d7856b86905a5ce055fb23d0c9b2" name="aa8e7d7856b86905a5ce055fb23d0c9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e7d7856b86905a5ce055fb23d0c9b2">&#9670;&#160;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: cmge X, X, #0. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13754">13754</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00221">llvm::AArch64ISD::CMGEz</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00260">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00196">llvm::AArch64ISD::VASHR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50892">combineXor()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13970">performXorCombine()</a>.</p>

</div>
</div>
<a id="a7266504e88c036bd48704ba439eababb" name="a7266504e88c036bd48704ba439eababb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7266504e88c036bd48704ba439eababb">&#9670;&#160;</a></span>GeneratePerfectShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GeneratePerfectShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ID</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V1</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V2</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>PFEntry</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GeneratePerfectShuffle - Given an entry in the perfect-shuffle table, emit the specified operations to build the shuffle. </p>
<p>ID is the perfect-shuffle </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10055">10055</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::bf16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00159">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00190">llvm::AArch64ISD::EXT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10055">GeneratePerfectShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02164">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09335">getExtFactor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01584">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08264">OP_COPY</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08266">OP_VDUP0</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08267">OP_VDUP1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08268">OP_VDUP2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08269">OP_VDUP3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08270">OP_VEXT1</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08271">OP_VEXT2</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08272">OP_VEXT3</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08265">OP_VREV</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08277">OP_VTRNL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08278">OP_VTRNR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08273">OP_VUZPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08274">OP_VUZPR</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08275">OP_VZIPL</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08276">OP_VZIPR</a>, <a class="el" href="AArch64PerfectShuffle_8h_source.html#l00025">PerfectShuffleTable</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00187">llvm::AArch64ISD::REV16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00188">llvm::AArch64ISD::REV32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00189">llvm::AArch64ISD::REV64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00185">llvm::AArch64ISD::TRN1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00186">llvm::AArch64ISD::TRN2</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00183">llvm::AArch64ISD::UZP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00184">llvm::AArch64ISD::UZP2</a>, <a class="el" href="MachineValueType_8h_source.html#l00161">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00178">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::v4f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v4i16</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09322">WidenVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00181">llvm::AArch64ISD::ZIP1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00182">llvm::AArch64ISD::ZIP2</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10055">GeneratePerfectShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08349">GeneratePerfectShuffle()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l09467">GeneratePerfectShuffle()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l08681">LowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a07cdd12114b2452d5dc26ab23460bb60" name="a07cdd12114b2452d5dc26ab23460bb60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cdd12114b2452d5dc26ab23460bb60">&#9670;&#160;</a></span>GenerateTBL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GenerateTBL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>ShuffleMask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10222">10222</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SmallVector_8h_source.html#l00268">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00805">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::isUndef()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02670">isZerosVector()</a>, <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="af46d1ba5c3f2f00b06659c2ba7dc5c7c" name="af46d1ba5c3f2f00b06659c2ba7dc5c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46d1ba5c3f2f00b06659c2ba7dc5c7c">&#9670;&#160;</a></span>getAArch64Cmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAArch64Cmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>LHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>RHS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>AArch64cc</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>dl</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">3259</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02689">changeIntCCToAArch64CC()</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02885">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03211">emitConjunction()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03225">getCmpOperandFoldingProfit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00491">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00071">INT64_MAX</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02859">isCMN()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02841">isLegalArithImmed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01592">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01593">llvm::ConstantSDNode::isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01437">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01436">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00077">UINT64_MAX</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15613">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="aff6d17d48a339288489d7149aeb21216" name="aff6d17d48a339288489d7149aeb21216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6d17d48a339288489d7149aeb21216">&#9670;&#160;</a></span>getAArch64XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; getAArch64XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03391">3391</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::ADDS</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00142">llvm::AArch64ISD::ANDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00638">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00637">llvm::ISD::MULHU</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00323">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00331">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SSUBO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00324">llvm::ISD::UADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::UMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::USUBO</a>, <a class="el" href="InstrProf_8h_source.html#l00113">llvm::Value</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03627">LowerXALUO()</a>.</p>

</div>
</div>
<a id="a8a86d15e1fdf8466af2d669ffd5bf745" name="a8a86d15e1fdf8466af2d669ffd5bf745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a86d15e1fdf8466af2d669ffd5bf745">&#9670;&#160;</a></span>getCmpOperandFoldingProfit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getCmpOperandFoldingProfit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns how profitable it is to fold a comparison's operand's shift and/or extension operations. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03225">3225</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a10930c52b74a578790352742b8139389" name="a10930c52b74a578790352742b8139389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10930c52b74a578790352742b8139389">&#9670;&#160;</a></span>getContainerForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getContainerForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20874">20874</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00206">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00250">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00329">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21018">convertFixedMaskToScalableVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01702">getContainerForFixedLengthVector()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02067">lowerBUILD_VECTOR()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02599">lowerVECTOR_SHUFFLE()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l02033">matchSplatAsGather()</a>.</p>

</div>
</div>
<a id="ac1999d32e68c3b0ff942aee34989bd09" name="ac1999d32e68c3b0ff942aee34989bd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1999d32e68c3b0ff942aee34989bd09">&#9670;&#160;</a></span>getCSETCondCode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &gt; getCSETCondCode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15897">15897</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10629">llvm::isOneConstant()</a>, <a class="el" href="None_8h_source.html#l00024">llvm::None</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00270">llvm::AArch64CC::NV</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15915">foldOverflowCheck()</a>.</p>

</div>
</div>
<a id="a3f064ee27555e0a70ef944b728969ce9" name="a3f064ee27555e0a70ef944b728969ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f064ee27555e0a70ef944b728969ce9">&#9670;&#160;</a></span>getDUPLANEOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getDUPLANEOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>EltType</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10298">10298</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::bf16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00159">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ae07d5efbe94a4af292ffa12c5e9de0e5" name="ae07d5efbe94a4af292ffa12c5e9de0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07d5efbe94a4af292ffa12c5e9de0e5">&#9670;&#160;</a></span>getEstimate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getEstimate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Operand</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>ExtraSteps</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08826">8826</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00250">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv8f16</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l00511">llvm::TargetLoweringBase::Unspecified</a>, <a class="el" href="MachineValueType_8h_source.html#l00160">llvm::MVT::v1f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00177">llvm::MVT::v1f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00161">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00178">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a id="a4f87d8844454c664483111762bd8dab7" name="a4f87d8844454c664483111762bd8dab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f87d8844454c664483111762bd8dab7">&#9670;&#160;</a></span>getExtensionTo64Bits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getExtensionTo64Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OrigVT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04153">4153</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00329">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v4i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04170">addRequiredExtensionForVectorMULL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09348">AddRequiredExtensionForVMULL()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l09370">SkipLoadExtensionForVMULL()</a>.</p>

</div>
</div>
<a id="ae94d01adfba8b1a65f781ecd925111ea" name="ae94d01adfba8b1a65f781ecd925111ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94d01adfba8b1a65f781ecd925111ea">&#9670;&#160;</a></span>getExtFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getExtFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getExtFactor - Determine the adjustment factor for the position when generating an "extract from vector registers" instruction. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09335">9335</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10055">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09354">llvm::AArch64TargetLowering::ReconstructShuffle()</a>.</p>

</div>
</div>
<a id="a13aff93a53ab4054e4a16e471811a1e0" name="a13aff93a53ab4054e4a16e471811a1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13aff93a53ab4054e4a16e471811a1e0">&#9670;&#160;</a></span>getGatherVecOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getGatherVecOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsScaled</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsSigned</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NeedsExtend</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04875">4875</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00354">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00355">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00357">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00356">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17324">performGLD1Combine()</a>.</p>

</div>
</div>
<a id="a62766c75f88612ffa652342472e755f6" name="a62766c75f88612ffa652342472e755f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62766c75f88612ffa652342472e755f6">&#9670;&#160;</a></span>getIntrinsicID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getIntrinsicID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05682">5682</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>.</p>

<p class="reference">Referenced by <a class="el" href="Local_8cpp_source.html#l02921">collectBitParts()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05775">FindPreallocatedCall()</a>, <a class="el" href="LoopVectorize_8cpp_source.html#l08356">llvm::VPRecipeBuilder::handleReplication()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05696">llvm::AArch64TargetLowering::isReassocProfitable()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14082">IsSVECntIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>, <a class="el" href="Attributor_8cpp_source.html#l00841">llvm::SubsumingPositionIterator::SubsumingPositionIterator()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16240">tryConvertSVEWideCompare()</a>.</p>

</div>
</div>
<a id="a2c6ec02bd32736d63ff013ba5d50d05e" name="a2c6ec02bd32736d63ff013ba5d50d05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6ec02bd32736d63ff013ba5d50d05e">&#9670;&#160;</a></span>getNegatedInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getNegatedInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15798">15798</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15812">performNegCSelCombine()</a>.</p>

</div>
</div>
<a id="ad10dbef9a9ca0f0c0f10ac6c1ff581fa" name="ad10dbef9a9ca0f0c0f10ac6c1ff581fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10dbef9a9ca0f0c0f10ac6c1ff581fa">&#9670;&#160;</a></span>getPackedSVEVectorVT() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedSVEVectorVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ElementCount.html">ElementCount</a></td>          <td class="paramname"><span class="paramname"><em>EC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00157">157</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00206">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv8i16</a>.</p>

</div>
</div>
<a id="a468ab481eae62623c2ef12e743b420b5" name="a468ab481eae62623c2ef12e743b420b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468ab481eae62623c2ef12e743b420b5">&#9670;&#160;</a></span>getPackedSVEVectorVT() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedSVEVectorVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00132">132</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00055">llvm::MVT::bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00206">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00250">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00244">llvm::MVT::nxv8bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00329">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16340">combineSVEReductionInt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19457">performDupLane128Combine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19378">performSVESpliceCombine()</a>.</p>

</div>
</div>
<a id="a68a18462f9529b0e75812794eeedbb5f" name="a68a18462f9529b0e75812794eeedbb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a18462f9529b0e75812794eeedbb5f">&#9670;&#160;</a></span>getPredicateForFixedLengthVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForFixedLengthVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20899">20899</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00339">llvm::AArch64Subtarget::getMaxSVEVectorSizeInBits()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00344">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04415">getPTrue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00488">llvm::getSVEPredPatternFromNumElements()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00198">llvm::MVT::nxv16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00195">llvm::MVT::nxv2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00196">llvm::MVT::nxv4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00197">llvm::MVT::nxv8i1</a>, and <a class="el" href="MachineValueType_8h_source.html#l00329">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l21018">convertFixedMaskToScalableVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20951">getPredicateForVector()</a>.</p>

</div>
</div>
<a id="a94f640528921c3098a4dbaeef460e2ae" name="a94f640528921c3098a4dbaeef460e2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f640528921c3098a4dbaeef460e2ae">&#9670;&#160;</a></span>getPredicateForScalableVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForScalableVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20943">20943</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04415">getPTrue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20951">getPredicateForVector()</a>.</p>

</div>
</div>
<a id="aa238c0945ce9c3ba4fd71439a8c316c6" name="aa238c0945ce9c3ba4fd71439a8c316c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa238c0945ce9c3ba4fd71439a8c316c6">&#9670;&#160;</a></span>getPredicateForVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPredicateForVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20951">20951</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20899">getPredicateForFixedLengthVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20943">getPredicateForScalableVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>.</p>

</div>
</div>
<a id="aa83fc29419d3244b75d7a1d31d8d10d2" name="aa83fc29419d3244b75d7a1d31d8d10d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83fc29419d3244b75d7a1d31d8d10d2">&#9670;&#160;</a></span>getPromotedVTForPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPromotedVTForPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00172">172</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00331">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00206">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ab013d8b8b54d9682107b04173e54333a" name="ab013d8b8b54d9682107b04173e54333a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab013d8b8b54d9682107b04173e54333a">&#9670;&#160;</a></span>getPTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Pg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>Cond</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16304">16304</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00275">llvm::AArch64CC::ANY_ACTIVE</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04425">getSVEPredicateBitCast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00984">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01373">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00241">isZeroingInactiveLanes()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00278">llvm::AArch64CC::NONE_ACTIVE</a>, <a class="el" href="MachineValueType_8h_source.html#l00198">llvm::MVT::nxv16i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00320">llvm::AArch64ISD::PTEST</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00333">llvm::AArch64ISD::REINTERPRET_CAST</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15042">performFirstTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15072">performLastTrueTestVectorCombine()</a>.</p>

</div>
</div>
<a id="a9e8f5ebe7b9c8e50171b610abef56677" name="a9e8f5ebe7b9c8e50171b610abef56677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8f5ebe7b9c8e50171b610abef56677">&#9670;&#160;</a></span>getPTrue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPTrue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Pattern</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04415">4415</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00652">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00194">llvm::MVT::nxv1i1</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::PTRUE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20899">getPredicateForFixedLengthVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20943">getPredicateForScalableVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15042">performFirstTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15072">performLastTrueTestVectorCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17223">performUnpackCombine()</a>.</p>

</div>
</div>
<a id="a3390c8a9d3a6ed6f269b74f7be888638" name="a3390c8a9d3a6ed6f269b74f7be888638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3390c8a9d3a6ed6f269b74f7be888638">&#9670;&#160;</a></span>getReductionSDNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getReductionSDNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>ScalarOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12156">12156</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00183">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>.</p>

</div>
</div>
<a id="a248bd47e01d010febc04be3e960dab50" name="a248bd47e01d010febc04be3e960dab50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248bd47e01d010febc04be3e960dab50">&#9670;&#160;</a></span>getScaledOffsetForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScaledOffsetForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18884">18884</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MathExtras_8h_source.html#l00623">llvm::Log2_32()</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19033">performGatherLoadCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18929">performScatterStoreCombine()</a>.</p>

</div>
</div>
<a id="a826a885b5bd89966db69c1bd9f57d25e" name="a826a885b5bd89966db69c1bd9f57d25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826a885b5bd89966db69c1bd9f57d25e">&#9670;&#160;</a></span>getSignExtendedGatherOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> getSignExtendedGatherOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04898">4898</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00354">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00355">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00357">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00356">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00369">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00366">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00368">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00365">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00367">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17324">performGLD1Combine()</a>.</p>

</div>
</div>
<a id="a127b3dcb8a8e72d985c53454b7b1f72c" name="a127b3dcb8a8e72d985c53454b7b1f72c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a127b3dcb8a8e72d985c53454b7b1f72c">&#9670;&#160;</a></span>getSVEContainerIRType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ScalableVectorType.html">ScalableVectorType</a> * getSVEContainerIRType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FixedVectorType.html">FixedVectorType</a> *</td>          <td class="paramname"><span class="paramname"><em>VTy</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12991">12991</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Type_8cpp_source.html#l00705">llvm::ScalableVectorType::get()</a>, <a class="el" href="Type_8cpp_source.html#l00225">llvm::Type::getBFloatTy()</a>, <a class="el" href="Type_8h_source.html#l00128">llvm::Type::getContext()</a>, <a class="el" href="Type_8cpp_source.html#l00227">llvm::Type::getDoubleTy()</a>, <a class="el" href="DerivedTypes_8h_source.html#l00422">llvm::VectorType::getElementType()</a>, <a class="el" href="Type_8cpp_source.html#l00226">llvm::Type::getFloatTy()</a>, <a class="el" href="Type_8cpp_source.html#l00224">llvm::Type::getHalfTy()</a>, <a class="el" href="Type_8cpp_source.html#l00238">llvm::Type::getInt16Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00239">llvm::Type::getInt32Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00240">llvm::Type::getInt64Ty()</a>, <a class="el" href="Type_8cpp_source.html#l00237">llvm::Type::getInt8Ty()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13030">llvm::AArch64TargetLowering::lowerInterleavedLoad()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13203">llvm::AArch64TargetLowering::lowerInterleavedStore()</a>.</p>

</div>
</div>
<a id="a2b15e3bc244c5fde8d06c39e9fc7ef6d" name="a2b15e3bc244c5fde8d06c39e9fc7ef6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b15e3bc244c5fde8d06c39e9fc7ef6d">&#9670;&#160;</a></span>getSVEContainerType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MVT.html">MVT</a> getSVEContainerType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>ContentTy</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16863">16863</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00206">llvm::MVT::nxv16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00249">llvm::MVT::nxv2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00211">llvm::MVT::nxv2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00203">llvm::MVT::nxv2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00250">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00212">llvm::MVT::nxv4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00204">llvm::MVT::nxv4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00244">llvm::MVT::nxv8bf16</a>, <a class="el" href="MachineValueType_8h_source.html#l00237">llvm::MVT::nxv8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::nxv8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00205">llvm::MVT::nxv8i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00329">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19033">performGatherLoadCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16891">performLD1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18929">performScatterStoreCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16964">performST1Combine()</a>.</p>

</div>
</div>
<a id="a1cdb38ba97d3ced9be618b22a8053581" name="a1cdb38ba97d3ced9be618b22a8053581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cdb38ba97d3ced9be618b22a8053581">&#9670;&#160;</a></span>getSVEPredicateBitCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getSVEPredicateBitCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04425">4425</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00256">llvm::EVT::bitsGT()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00241">isZeroingInactiveLanes()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00333">llvm::AArch64ISD::REINTERPRET_CAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16304">getPTest()</a>.</p>

</div>
</div>
<a id="ad53162a9cc816e1dcb3141b9b175cc36" name="ad53162a9cc816e1dcb3141b9b175cc36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53162a9cc816e1dcb3141b9b175cc36">&#9670;&#160;</a></span>getTestBitOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTestBitOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bit</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Invert</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18526">18526</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18526">getTestBitOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18526">getTestBitOperand()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18599">performTBZCombine()</a>.</p>

</div>
</div>
<a id="a8488e7918427cbc59c4216e0249bc8ee" name="a8488e7918427cbc59c4216e0249bc8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8488e7918427cbc59c4216e0249bc8ee">&#9670;&#160;</a></span>getVShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getVShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ElementBits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getVShiftImm - Check if this is a valid build_vector for the immediate operand of a vector shift operation, where all the elements of the build_vector must have the same constant integer value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11869">11869</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="APInt_8h_source.html#l01478">llvm::APInt::getSExtValue()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11394">llvm::BuildVectorSDNode::isConstantSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11889">isVShiftLImm()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06526">isVShiftLImm()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06540">isVShiftRImm()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11900">isVShiftRImm()</a>.</p>

</div>
</div>
<a id="a7b71e82eb6d0048dc18a58df8bc97baf" name="a7b71e82eb6d0048dc18a58df8bc97baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b71e82eb6d0048dc18a58df8bc97baf">&#9670;&#160;</a></span>hasPairwiseAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasPairwiseAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>FullFP16</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15006">15006</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_FADD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15106">performExtractVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a7b88feeb3710cc54997cad1540860f08" name="a7b88feeb3710cc54997cad1540860f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b88feeb3710cc54997cad1540860f08">&#9670;&#160;</a></span>isAddSubSExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubSExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04250">4250</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00707">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04238">isSignExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l09467">LowerMUL()</a>.</p>

</div>
</div>
<a id="a792e04e2a436db3281f42173654da414" name="a792e04e2a436db3281f42173654da414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792e04e2a436db3281f42173654da414">&#9670;&#160;</a></span>isAddSubZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04261">4261</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00707">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04244">isZeroExtended()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l09467">LowerMUL()</a>.</p>

</div>
</div>
<a id="a33354bc388aab299f6dca5b75bbe2238" name="a33354bc388aab299f6dca5b75bbe2238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33354bc388aab299f6dca5b75bbe2238">&#9670;&#160;</a></span>isAllActivePredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllActivePredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16407">16407</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64Subtarget_8h_source.html#l00344">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00460">llvm::getNumElementsFromSVEPredPattern()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00169">llvm::ISD::isConstantSplatVectorAllOnes()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00333">llvm::AArch64ISD::REINTERPRET_CAST</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00762">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16449">convertMergedOpToPredOp()</a>, <a class="el" href="AArch64TargetTransformInfo_8cpp_source.html#l01024">instCombineSVELD1()</a>, <a class="el" href="AArch64TargetTransformInfo_8cpp_source.html#l01350">instCombineSVESrshl()</a>, <a class="el" href="AArch64TargetTransformInfo_8cpp_source.html#l01047">instCombineSVEST1()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18480">performSetccMergeZeroCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18668">performVSelectCombine()</a>.</p>

</div>
</div>
<a id="aab17595c13740973595e3e453704985a" name="aab17595c13740973595e3e453704985a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab17595c13740973595e3e453704985a">&#9670;&#160;</a></span>isAllConstantBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllConstantBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>PotentialBVec</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ConstVal</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10917">10917</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::ConstantSDNode::getZExtValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11751">isPow2Splat()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10940">tryLowerToSLI()</a>.</p>

</div>
</div>
<a id="af615c2897e116be598ef60e4bbdbdd52" name="af615c2897e116be598ef60e4bbdbdd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af615c2897e116be598ef60e4bbdbdd52">&#9670;&#160;</a></span>isAllInactivePredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllInactivePredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16399">16399</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l00218">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00333">llvm::AArch64ISD::REINTERPRET_CAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18668">performVSelectCombine()</a>.</p>

</div>
</div>
<a id="a3633803da2c1e9246eae907b238a0beb" name="a3633803da2c1e9246eae907b238a0beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3633803da2c1e9246eae907b238a0beb">&#9670;&#160;</a></span>isCheapToExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCheapToExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16748">16748</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l00218">llvm::ISD::isConstantSplatVectorAllZeros()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16755">performSignExtendSetCCCombine()</a>.</p>

</div>
</div>
<a id="ade26f57722dfb847f2313d9674fa0cba" name="ade26f57722dfb847f2313d9674fa0cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade26f57722dfb847f2313d9674fa0cba">&#9670;&#160;</a></span>isCMN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCMN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02859">2859</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02885">emitComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a50cfdd1edda3ca53d8d1415231e1cb5e" name="a50cfdd1edda3ca53d8d1415231e1cb5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cfdd1edda3ca53d8d1415231e1cb5e">&#9670;&#160;</a></span>isCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15890">15890</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15915">foldOverflowCheck()</a>.</p>

</div>
</div>
<a id="a016f7b15a2e335153beb2421ac622ce5" name="a016f7b15a2e335153beb2421ac622ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016f7b15a2e335153beb2421ac622ce5">&#9670;&#160;</a></span>isConcatMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isConcatMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>SplitLHS</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10002">10002</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10022">tryFormConcatFromShuffle()</a>.</p>

</div>
</div>
<a id="aec601d177f33c89713cff3857f97aa77" name="aec601d177f33c89713cff3857f97aa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec601d177f33c89713cff3857f97aa77">&#9670;&#160;</a></span>isConstantSplatVectorMaskForType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isConstantSplatVectorMaskForType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>MemVT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14836">14836</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00329">llvm::MVT::SimpleTy</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

</div>
</div>
<a id="a4deaa2646ae97cfae439e7854bb16231" name="a4deaa2646ae97cfae439e7854bb16231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4deaa2646ae97cfae439e7854bb16231">&#9670;&#160;</a></span>isEquivalentMaskless()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEquivalentMaskless </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>width</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a></td>          <td class="paramname"><span class="paramname"><em>ExtType</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>AddConstant</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>CompConstant</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18036">18036</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::AL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00272">llvm::AArch64CC::Invalid</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00270">llvm::AArch64CC::NV</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::PL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::SEXTLOAD</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18112">performCONDCombine()</a>.</p>

</div>
</div>
<a id="ae7427237c74674e338a5baf351956f98" name="ae7427237c74674e338a5baf351956f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7427237c74674e338a5baf351956f98">&#9670;&#160;</a></span>isEssentiallyExtractHighSubvector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEssentiallyExtractHighSubvector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15513">15513</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15848">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16058">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a6c49319d93381e455f0138e221896629" name="a6c49319d93381e455f0138e221896629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c49319d93381e455f0138e221896629">&#9670;&#160;</a></span>isExtendedBUILD_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isExtendedBUILD_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isSigned</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04187">4187</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00460">llvm::isIntN()</a>, <a class="el" href="MathExtras_8h_source.html#l00455">llvm::isUIntN()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00932">llvm::SDNode::op_values()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04238">isSignExtended()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09309">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04244">isZeroExtended()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l09319">isZeroExtended()</a>.</p>

</div>
</div>
<a id="a9ebdafbae1fdc29135b25d537a89cd61" name="a9ebdafbae1fdc29135b25d537a89cd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebdafbae1fdc29135b25d537a89cd61">&#9670;&#160;</a></span>isEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ReverseEXT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09799">9799</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01644">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01466">llvm::APInt::getZExtValue()</a>, and <a class="el" href="APInt_8h_source.html#l01652">llvm::APInt::logBase2()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a5db00b480bde7c4005a6d9091b8648d2" name="a5db00b480bde7c4005a6d9091b8648d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db00b480bde7c4005a6d9091b8648d2">&#9670;&#160;</a></span>isINSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isINSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumInputElements</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DstIsLeft</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>Anomaly</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09963">9963</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a4289a5a86b371ea19a76d225c7cbbd12" name="a4289a5a86b371ea19a76d225c7cbbd12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4289a5a86b371ea19a76d225c7cbbd12">&#9670;&#160;</a></span>isLanes1toNKnownZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLanes1toNKnownZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19311">19311</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00261">llvm::AArch64ISD::ANDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00260">llvm::AArch64ISD::EORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00312">llvm::AArch64ISD::FADDA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00313">llvm::AArch64ISD::FADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00315">llvm::AArch64ISD::FMAXNMV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00314">llvm::AArch64ISD::FMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00317">llvm::AArch64ISD::FMINNMV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00316">llvm::AArch64ISD::FMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00259">llvm::AArch64ISD::ORV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00253">llvm::AArch64ISD::SADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00255">llvm::AArch64ISD::SMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00257">llvm::AArch64ISD::SMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00254">llvm::AArch64ISD::UADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00256">llvm::AArch64ISD::UMAXV_PRED</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00258">llvm::AArch64ISD::UMINV_PRED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19334">removeRedundantInsertVectorElt()</a>.</p>

</div>
</div>
<a id="a0ed62699b7aa575737f0a85b362eaee2" name="a0ed62699b7aa575737f0a85b362eaee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed62699b7aa575737f0a85b362eaee2">&#9670;&#160;</a></span>isLegalArithImmed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLegalArithImmed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>C</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02841">2841</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">getAArch64Cmp()</a>.</p>

</div>
</div>
<a id="a2e4505ad2680dadef830f15ef8a28c16" name="a2e4505ad2680dadef830f15ef8a28c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e4505ad2680dadef830f15ef8a28c16">&#9670;&#160;</a></span>isMergePassthruOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMergePassthruOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00203">203</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00132">llvm::AArch64ISD::ABS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00323">llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00324">llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00327">llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00328">llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00329">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00113">llvm::AArch64ISD::FABS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00114">llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00129">llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00128">llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00115">llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00116">llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00117">llvm::AArch64ISD::FNEG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00125">llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00124">llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00118">llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00119">llvm::AArch64ISD::FRINT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00120">llvm::AArch64ISD::FROUND_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00121">llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00122">llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00123">llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00133">llvm::AArch64ISD::NEG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00412">llvm::AArch64ISD::REVD_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00325">llvm::AArch64ISD::REVH_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00326">llvm::AArch64ISD::REVW_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00127">llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00126">llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00131">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>.</p>

</div>
</div>
<a id="a77c95d8ebfbe761e65c532e6ccf00c43" name="a77c95d8ebfbe761e65c532e6ccf00c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c95d8ebfbe761e65c532e6ccf00c43">&#9670;&#160;</a></span>isNegatedInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNegatedInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15794">15794</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15812">performNegCSelCombine()</a>.</p>

</div>
</div>
<a id="ae076239dfaf8887811009871f69f4b0e" name="ae076239dfaf8887811009871f69f4b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae076239dfaf8887811009871f69f4b0e">&#9670;&#160;</a></span>isOperandOfVmullHighP64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOperandOfVmullHighP64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if Op could be used with vmull_high_p64 intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12752">12752</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="Constants_8h_source.html#l00133">llvm::ConstantInt::getValue()</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="PatternMatch_8h_source.html#l00147">llvm::PatternMatch::m_ConstantInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l01492">llvm::PatternMatch::m_ExtractElt()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, and <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12763">areOperandsOfVmullHighP64()</a>.</p>

</div>
</div>
<a id="ad0581b9db1cc9ac63ca3c7eb944d4fd8" name="ad0581b9db1cc9ac63ca3c7eb944d4fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0581b9db1cc9ac63ca3c7eb944d4fd8">&#9670;&#160;</a></span>isPackedVectorType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPackedVectorType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if VT's elements occupy the lowest bit positions of its associated register class without any intervening space. </p>
<p>For example, nxv2f16, nxv4f16 and nxv8f16 are legal types that belong to the same register class, but only nxv8f16 can be treated as a packed vector. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00194">194</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TypeSize_8h_source.html#l00445">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00762">llvm::AArch64::SVEBitsPerBlock</a>.</p>

</div>
</div>
<a id="a5a7657d8603c0ab8844fb6a8202c1a1b" name="a5a7657d8603c0ab8844fb6a8202c1a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a7657d8603c0ab8844fb6a8202c1a1b">&#9670;&#160;</a></span>isPow2Splat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPow2Splat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SplatVal</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Negated</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11751">11751</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10917">isAllConstantBuildVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00496">llvm::isPowerOf2_64()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

</div>
</div>
<a id="a24c02372c3ca3dfe2fed1bb12f00bae2" name="a24c02372c3ca3dfe2fed1bb12f00bae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c02372c3ca3dfe2fed1bb12f00bae2">&#9670;&#160;</a></span>isPredicateCCSettingOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPredicateCCSettingOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15021">15021</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15042">performFirstTrueTestVectorCombine()</a>.</p>

</div>
</div>
<a id="a195d7dc249759221f9ee792a901a462c" name="a195d7dc249759221f9ee792a901a462c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195d7dc249759221f9ee792a901a462c">&#9670;&#160;</a></span>isREVMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isREVMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BlockSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isREVMask - Check if a vector shuffle corresponds to a REV instruction with the specified blocksize. </p>
<p>(The order of the elements within each block of the vector is reversed.) </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09840">9840</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a0d5f95075554b414bb1d785124a656e2" name="a0d5f95075554b414bb1d785124a656e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5f95075554b414bb1d785124a656e2">&#9670;&#160;</a></span>isSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SetCCInfo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether or not <code>Op</code> is a SET_CC operation, either a generic or an AArch64 lowered one. </p>
<p><code><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a></code> is filled accordingly. </p><dl class="section post"><dt>Postcondition</dt><dd><a class="el" href="unionSetCCInfo.html" title="Helper structure to keep track of SetCC information.">SetCCInfo</a> is meanginfull only when this function returns true. </dd></dl>
<dl class="section return"><dt>Returns</dt><dd>True when Op is a kind of SET_CC operation. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15557">15557</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15540">SetCCInfo::AArch64</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15534">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15528">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15533">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15539">SetCCInfo::Generic</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01592">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01593">llvm::ConstantSDNode::isZero()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15526">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15527">GenericSetCCInfo::Opnd1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15600">isSetCCOrZExtSetCC()</a>.</p>

</div>
</div>
<a id="ab16033fb6e8c75e0dccb0cda82ec1158" name="ab16033fb6e8c75e0dccb0cda82ec1158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16033fb6e8c75e0dccb0cda82ec1158">&#9670;&#160;</a></span>isSetCCOrZExtSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSetCCOrZExtSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structSetCCInfoAndKind.html">SetCCInfoAndKind</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Info</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15600">15600</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15557">isSetCC()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15613">performSetccAddFolding()</a>.</p>

</div>
</div>
<a id="ad5ca6ec71f3b7fbe0cdf298de7dea6f3" name="ad5ca6ec71f3b7fbe0cdf298de7dea6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ca6ec71f3b7fbe0cdf298de7dea6f3">&#9670;&#160;</a></span>isSignExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSignExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04238">4238</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04187">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l11545">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04250">isAddSubSExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09445">isAddSubSExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09467">LowerMUL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14226">performMulCombine()</a>.</p>

</div>
</div>
<a id="a0547dd3b2c2f8064c78de596bd957c92" name="a0547dd3b2c2f8064c78de596bd957c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0547dd3b2c2f8064c78de596bd957c92">&#9670;&#160;</a></span>isSingletonEXTMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSingletonEXTMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09643">9643</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>.</p>

</div>
</div>
<a id="ac5a0d5bd9ce49a22f0592f0add609493" name="ac5a0d5bd9ce49a22f0592f0add609493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a0d5bd9ce49a22f0592f0add609493">&#9670;&#160;</a></span>isSplatShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSplatShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *</td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12767">12767</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, and <a class="el" href="STLExtras_8h_source.html#l01793">llvm::is_splat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12776">llvm::AArch64TargetLowering::shouldSinkOperands()</a>.</p>

</div>
</div>
<a id="a63f75ea2cf217af622b3035de5299a08" name="a63f75ea2cf217af622b3035de5299a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f75ea2cf217af622b3035de5299a08">&#9670;&#160;</a></span>IsSVECntIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> IsSVECntIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>S</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14082">14082</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05682">getIntrinsicID()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14226">performMulCombine()</a>.</p>

</div>
</div>
<a id="ad1476240ebd4bc1b48535567993515fb" name="ad1476240ebd4bc1b48535567993515fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1476240ebd4bc1b48535567993515fb">&#9670;&#160;</a></span>isTRN_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRN_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isTRN_v_undef_Mask - Special case of isTRNMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 0, 2, 2&gt; instead of &lt;0, 4, 2, 6&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09950">9950</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3f57aa158e655e87bc9db644d26bdcc6" name="a3f57aa158e655e87bc9db644d26bdcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f57aa158e655e87bc9db644d26bdcc6">&#9670;&#160;</a></span>isTRNMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTRNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09896">9896</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a3b5254c39b86764ce2ca093701342756" name="a3b5254c39b86764ce2ca093701342756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5254c39b86764ce2ca093701342756">&#9670;&#160;</a></span>isUZP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isUZP_v_undef_Mask - Special case of isUZPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 2, 0, 2&gt; instead of &lt;0, 2, 4, 6&gt;, </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09931">9931</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a38c927e76bc590a0a6f0ee9df64a7176" name="a38c927e76bc590a0a6f0ee9df64a7176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c927e76bc590a0a6f0ee9df64a7176">&#9670;&#160;</a></span>isUZPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUZPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09883">9883</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a95adacc1b14c2ed32834674c925ffd80" name="a95adacc1b14c2ed32834674c925ffd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95adacc1b14c2ed32834674c925ffd80">&#9670;&#160;</a></span>isValidImmForSVEVecImmAddrMode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isValidImmForSVEVecImmAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ScalarSizeInBytes</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the value of <code>Offset</code> represents a valid immediate for the SVE gather load/prefetch and scatter store instructiona with vector base and immediate offset addressing mode: </p>
<pre class="fragment"> [&lt;Zn&gt;.[S|D]{, #&lt;imm&gt;}]
</pre><p>where &lt;imm&gt; = sizeof(&lt;T&gt;) * k, for k = 0, 1, ..., 31. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18922">18922</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18902">isValidImmForSVEVecImmAddrMode()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>.</p>

</div>
</div>
<a id="a39fbe5471ca943e493b21fde95c91be1" name="a39fbe5471ca943e493b21fde95c91be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fbe5471ca943e493b21fde95c91be1">&#9670;&#160;</a></span>isValidImmForSVEVecImmAddrMode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isValidImmForSVEVecImmAddrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OffsetInBytes</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ScalarSizeInBytes</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the value of <code>OffsetInBytes</code> can be used as an immediate for the gather load/prefetch and scatter store instructions with vector base and immediate offset addressing mode: </p>
<pre class="fragment"> [&lt;Zn&gt;.[S|D]{, #&lt;imm&gt;}]
</pre><p>where &lt;imm&gt; = sizeof(&lt;T&gt;) * k, for k = 0, 1, ..., 31. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18902">18902</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19290">combineSVEPrefetchVecBaseImmOff()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18922">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19033">performGatherLoadCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18929">performScatterStoreCombine()</a>.</p>

</div>
</div>
<a id="ad34aa0262dce6014056d3d3be02682af" name="ad34aa0262dce6014056d3d3be02682af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad34aa0262dce6014056d3d3be02682af">&#9670;&#160;</a></span>isVShiftLImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isLong</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftLImm - Check if this is a valid build_vector for the immediate operand of a vector shift left operation. </p>
<p>That value must be in the range: 0 &lt;= Value &lt; ElementBits for a left shift; or 0 &lt;= Value &lt;= ElementBits for a long left shift. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11889">11889</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11869">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l06555">LowerShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17182">llvm::ARMTargetLowering::PerformIntrinsicCombine()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l17409">PerformShiftCombine()</a>.</p>

</div>
</div>
<a id="a03ce20d2138535663fed2e0fcc5ec604" name="a03ce20d2138535663fed2e0fcc5ec604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ce20d2138535663fed2e0fcc5ec604">&#9670;&#160;</a></span>isVShiftRImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isNarrow</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isVShiftRImm - Check if this is a valid build_vector for the immediate operand of a vector shift right operation. </p>
<p>The value must be in the range: 1 &lt;= Value &lt;= ElementBits for a right shift; or </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11900">11900</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11869">getVShiftImm()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l06555">LowerShift()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17182">llvm::ARMTargetLowering::PerformIntrinsicCombine()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l17409">PerformShiftCombine()</a>.</p>

</div>
</div>
<a id="a670137fe83c1213c3c2e82b8144e9af3" name="a670137fe83c1213c3c2e82b8144e9af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a670137fe83c1213c3c2e82b8144e9af3">&#9670;&#160;</a></span>isWideDUPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isWideDUPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BlockSize</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DupLaneOp</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a vector shuffle corresponds to a DUP instructions with a larger element width than the vector lane type. </p>
<p>If that is the case the function returns true and writes the value of the DUP instruction lane operand into DupLaneOp </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09726">9726</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00249">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="TarWriter_8cpp_source.html#l00033">BlockSize</a>, <a class="el" href="SmallVector_8h_source.html#l00251">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="STLExtras_8h_source.html#l01644">llvm::find_if()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="afad4b345ad0cb65872e51e8eebfac19b" name="afad4b345ad0cb65872e51e8eebfac19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad4b345ad0cb65872e51e8eebfac19b">&#9670;&#160;</a></span>isWideTypeMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isWideTypeMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>NewMask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10373">10373</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00591">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="VE_8h_source.html#l00369">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00370">llvm::M1()</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00070">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10418">tryWidenMaskForShuffle()</a>.</p>

</div>
</div>
<a id="ad72a699a06faa16c6e8dc15ed5ea2250" name="ad72a699a06faa16c6e8dc15ed5ea2250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72a699a06faa16c6e8dc15ed5ea2250">&#9670;&#160;</a></span>isZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04244">4244</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04187">isExtendedBUILD_VECTOR()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04261">isAddSubZExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09456">isAddSubZExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09467">LowerMUL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14226">performMulCombine()</a>.</p>

</div>
</div>
<a id="a187151ad10cb0296ee34212f48ccdb95" name="a187151ad10cb0296ee34212f48ccdb95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187151ad10cb0296ee34212f48ccdb95">&#9670;&#160;</a></span>isZeroingInactiveLanes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZeroingInactiveLanes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00241">241</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00169">llvm::ISD::isConstantSplatVectorAllOnes()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::PTRUE</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16304">getPTest()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04425">getSVEPredicateBitCast()</a>.</p>

</div>
</div>
<a id="a1ed5232dabde8c9cc04bfc41f179213a" name="a1ed5232dabde8c9cc04bfc41f179213a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed5232dabde8c9cc04bfc41f179213a">&#9670;&#160;</a></span>isZerosVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZerosVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZerosVector - Check whether SDNode N is a zero-filled vector. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02670">2670</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00218">llvm::ISD::isConstantSplatVectorAllZeros()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10222">GenerateTBL()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15772">performAddDotCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18480">performSetccMergeZeroCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18441">performSetCCPunpkCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17223">performUnpackCombine()</a>.</p>

</div>
</div>
<a id="af9d6419fc209e6d03e89a3bb8b3675a6" name="af9d6419fc209e6d03e89a3bb8b3675a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d6419fc209e6d03e89a3bb8b3675a6">&#9670;&#160;</a></span>isZIP_v_undef_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZIP_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZIP_v_undef_Mask - Special case of isZIPMask for canonical form of "vector_shuffle v, v", i.e., "vector_shuffle v, undef". </p>
<p>Mask is e.g., &lt;0, 0, 1, 1&gt; instead of &lt;0, 4, 1, 5&gt;. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09912">9912</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="ad14c27fea2964289d4310614a18788e5" name="ad14c27fea2964289d4310614a18788e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14c27fea2964289d4310614a18788e5">&#9670;&#160;</a></span>isZIPMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZIPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>M</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>WhichResult</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09867">9867</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11831">llvm::AArch64TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a id="a77650539aaaa54572ee61d0cf97a3575" name="a77650539aaaa54572ee61d0cf97a3575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77650539aaaa54572ee61d0cf97a3575">&#9670;&#160;</a></span>legalizeSVEGatherPrefetchOffsVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> legalizeSVEGatherPrefetchOffsVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Legalize the gather prefetch (scalar + vector addressing mode) when the offset vector is an unpacked 32-bit scalable vector. The other cases (Offset != nxv2i32) do not need legalization. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19267">19267</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abf668b25006ed7fd3e0b86681aa0e5e1" name="abf668b25006ed7fd3e0b86681aa0e5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf668b25006ed7fd3e0b86681aa0e5e1">&#9670;&#160;</a></span>lookThroughSignExtension()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &gt; lookThroughSignExtension </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Val</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l07569">7569</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00192">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>.</p>

</div>
</div>
<a id="aa97d55801b0dc4abd2816fa4cc4693d0" name="aa97d55801b0dc4abd2816fa4cc4693d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97d55801b0dc4abd2816fa4cc4693d0">&#9670;&#160;</a></span>lowerADDSUBCARRY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerADDSUBCARRY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsSigned</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03601">3601</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03578">carryFlagToValue()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00270">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03590">overflowFlagToValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00141">llvm::AArch64ISD::SBCS</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03566">valueToCarryFlag()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05353">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a39074c14f912395b71849863077d463d" name="a39074c14f912395b71849863077d463d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39074c14f912395b71849863077d463d">&#9670;&#160;</a></span>LowerBRCOND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBRCOND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05337">5337</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00069">llvm::AArch64ISD::BRCOND</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03211">emitConjunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05353">llvm::AArch64TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a9b284b652f676b448812e5ba2f1b9c70" name="a9b284b652f676b448812e5ba2f1b9c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b284b652f676b448812e5ba2f1b9c70">&#9670;&#160;</a></span>LowerPREFETCH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerPREFETCH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03658">3658</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00276">llvm::AArch64ISD::PREFETCH</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05353">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="ARMISelLowering_8cpp_source.html#l10337">llvm::ARMTargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5fa6fc960b3aa12be602d53c619db3fe" name="a5fa6fc960b3aa12be602d53c619db3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa6fc960b3aa12be602d53c619db3fe">&#9670;&#160;</a></span>LowerSVEIntrinsicDUP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicDUP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16200">16200</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00329">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a4eaae576935c3d68f63d9207bd5da494" name="a4eaae576935c3d68f63d9207bd5da494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eaae576935c3d68f63d9207bd5da494">&#9670;&#160;</a></span>LowerSVEIntrinsicEXT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicEXT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16214">16214</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00190">llvm::AArch64ISD::EXT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="TypeSize_8h_source.html#l00445">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TypeSize_8h_source.html#l00286">llvm::LinearPolySize&lt; ElementCount &gt;::getScalable()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00762">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a5293602509a91b24af2a2d56204ff5e1" name="a5293602509a91b24af2a2d56204ff5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5293602509a91b24af2a2d56204ff5e1">&#9670;&#160;</a></span>LowerSVEIntrinsicIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSVEIntrinsicIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16184">16184</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01857">llvm::SelectionDAG::getStepVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="a4110b1e3bbc8037545ca4a7440a681b1" name="a4110b1e3bbc8037545ca4a7440a681b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4110b1e3bbc8037545ca4a7440a681b1">&#9670;&#160;</a></span>LowerTruncateVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a></td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>MemVT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05129">5129</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00805">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07874">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v8i8</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f" name="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&#160;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03627">3627</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03391">getAArch64XALUOOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="InstrProf_8h_source.html#l00113">llvm::Value</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29339">LowerMULO()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05353">llvm::AArch64TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32213">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae812d40144fafed6fd7c00cffb790504" name="ae812d40144fafed6fd7c00cffb790504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae812d40144fafed6fd7c00cffb790504">&#9670;&#160;</a></span>mayTailCallThisCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> mayTailCallThisCC </td>
          <td>(</td>
          <td class="paramtype">CallingConv::ID</td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we might ever do TCO for calls with this calling convention. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l06220">6220</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00242">llvm::CallingConv::AArch64_SVE_VectorCall</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00066">llvm::CallingConv::PreserveMost</a>, <a class="el" href="CallingConv_8h_source.html#l00073">llvm::CallingConv::Swift</a>, <a class="el" href="CallingConv_8h_source.html#l00092">llvm::CallingConv::SwiftTail</a>, and <a class="el" href="CallingConv_8h_source.html#l00081">llvm::CallingConv::Tail</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00798">llvm::AArch64CallLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01074">llvm::AMDGPUCallLowering::isEligibleForTailCallOptimization()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02959">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>.</p>

</div>
</div>
<a id="a15ae77c55dfbf20a719b9851d73d1900" name="a15ae77c55dfbf20a719b9851d73d1900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ae77c55dfbf20a719b9851d73d1900">&#9670;&#160;</a></span>NarrowVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NarrowVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V128Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09342">9342</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09770">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MachineValueType_8h_source.html#l01216">llvm::MVT::getVectorVT()</a>.</p>

</div>
</div>
<a id="a06205ea56e17027e23e321056e351c58" name="a06205ea56e17027e23e321056e351c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06205ea56e17027e23e321056e351c58">&#9670;&#160;</a></span>NormalizeBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NormalizeBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11068">11068</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00805">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l01466">llvm::APInt::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, and <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a882ed852a717e7421c4dd8ede4908d92" name="a882ed852a717e7421c4dd8ede4908d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882ed852a717e7421c4dd8ede4908d92">&#9670;&#160;</a></span>optimizeLogicalImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> optimizeLogicalImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Demanded</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLowering::TargetLoweringOpt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TLO</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOpc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01734">1734</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03553">llvm::TargetLowering::TargetLoweringOpt::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03540">llvm::TargetLowering::TargetLoweringOpt::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00283">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09652">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00652">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="APInt_8h_source.html#l01466">llvm::APInt::getZExtValue()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00276">llvm::AArch64_AM::isLogicalImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00485">llvm::isShiftedMask_64()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01829">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="a8d6138304c85f24d61effb8d2c1bf096" name="a8d6138304c85f24d61effb8d2c1bf096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d6138304c85f24d61effb8d2c1bf096">&#9670;&#160;</a></span>overflowFlagToValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> overflowFlagToValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Flag</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03590">3590</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03601">lowerADDSUBCARRY()</a>.</p>

</div>
</div>
<a id="ac5ce09c231d7ca9cfe90971a604cafce" name="ac5ce09c231d7ca9cfe90971a604cafce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5ce09c231d7ca9cfe90971a604cafce">&#9670;&#160;</a></span>parsePredicateConstraint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1PredicateConstraint.html">PredicateConstraint</a> parsePredicateConstraint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>Constraint</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08981">8981</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08978">Invalid</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08977">Upa</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08976">Upl</a>.</p>

</div>
</div>
<a id="ae2006316fe1239e3e559f680aa00e365" name="ae2006316fe1239e3e559f680aa00e365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2006316fe1239e3e559f680aa00e365">&#9670;&#160;</a></span>performAddCSelIntoCSinc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddCSelIntoCSinc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Perform the scalar expression combine in the form of: CSEL(c, 1, cc) + b =&gt; CSINC(b+c, b, cc) CSNEG(c, -1, cc) + b =&gt; CSINC(b+c, b, cc) </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15699">15699</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00073">llvm::AArch64ISD::CSINC</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00072">llvm::AArch64ISD::CSNEG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00637">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01583">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01596">llvm::ConstantSDNode::isAllOnes()</a>, <a class="el" href="TargetLowering_8h_source.html#l02562">llvm::TargetLoweringBase::isLegalAddImmediate()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01592">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16033">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="aef1d70c3a535976917e68bf1626e75c4" name="aef1d70c3a535976917e68bf1626e75c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1d70c3a535976917e68bf1626e75c4">&#9670;&#160;</a></span>performAddDotCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddDotCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15772">15772</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02670">isZerosVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00244">llvm::AArch64ISD::SDOT</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00243">llvm::AArch64ISD::UDOT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16033">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a83aff2bc20e8eb833e03b606b42bc446" name="a83aff2bc20e8eb833e03b606b42bc446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83aff2bc20e8eb833e03b606b42bc446">&#9670;&#160;</a></span>performAddSubCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16033">16033</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15699">performAddCSelIntoCSinc()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15772">performAddDotCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15848">performAddSubLongCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15660">performAddUADDVCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15812">performNegCSelCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15959">performVectorAddSubExtCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad11f98b53c5b71c7bd8791e5156b340e" name="ad11f98b53c5b71c7bd8791e5156b340e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11f98b53c5b71c7bd8791e5156b340e">&#9670;&#160;</a></span>performAddSubLongCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddSubLongCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15848">15848</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00415">llvm::MVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15513">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15613">performSetccAddFolding()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15472">tryExtendDUPToExtractHigh()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16033">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a635ad8d6dba2689cc34e3bb3fb12c2a6" name="a635ad8d6dba2689cc34e3bb3fb12c2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a635ad8d6dba2689cc34e3bb3fb12c2a6">&#9670;&#160;</a></span>performAddUADDVCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performAddUADDVCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15660">15660</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00234">llvm::AArch64ISD::UADDV</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16033">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a64b9ecc144bf0b95267b353d6ddf5b9b" name="a64b9ecc144bf0b95267b353d6ddf5b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b9ecc144bf0b95267b353d6ddf5b9b">&#9670;&#160;</a></span>performANDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performANDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14954">14954</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00173">llvm::AArch64ISD::BICi</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14758">performANDORCSELCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14863">performSVEAndCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10700">resolveBuildVector()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10792">tryAdvSIMDModImm16()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10744">tryAdvSIMDModImm32()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00724">llvm::LoongArchTargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01019">llvm::MipsSETargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01145">llvm::MipsTargetLowering::PerformDAGCombine()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l08819">llvm::RISCVTargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4764dd7a5c84db5880e9d37d5c1ce949" name="a4764dd7a5c84db5880e9d37d5c1ce949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4764dd7a5c84db5880e9d37d5c1ce949">&#9670;&#160;</a></span>performANDORCSELCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performANDORCSELCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14758">14758</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00145">llvm::AArch64ISD::CCMP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01138">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00313">llvm::AArch64CC::getNZCVToSatisfyCondCode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00707">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10629">llvm::isOneConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">MVT_CC</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14954">performANDCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14815">performORCombine()</a>.</p>

</div>
</div>
<a id="a2a5ac33b69bb7d7687d12dc0dffe9f08" name="a2a5ac33b69bb7d7687d12dc0dffe9f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5ac33b69bb7d7687d12dc0dffe9f08">&#9670;&#160;</a></span>performBRCONDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBRCONDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18186">18186</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00138">llvm::AArch64ISD::ADDS</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00268">llvm::AArch64ISD::CBNZ</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00267">llvm::AArch64ISD::CBZ</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00838">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00255">llvm::AArch64CC::EQ</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="Function_8cpp_source.html#l00628">llvm::Function::hasFnAttribute()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::NE</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18112">performCONDCombine()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a2d5b44953fa63a29d7a0bf01b0ba587b" name="a2d5b44953fa63a29d7a0bf01b0ba587b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d5b44953fa63a29d7a0bf01b0ba587b">&#9670;&#160;</a></span>performBSPExpandForSVE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBSPExpandForSVE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>fixedSVEVectorVT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19432">19432</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01419">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a90b1ef73daf047e3bc666006c9e35a77" name="a90b1ef73daf047e3bc666006c9e35a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90b1ef73daf047e3bc666006c9e35a77">&#9670;&#160;</a></span>performBuildShuffleExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBuildShuffleExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>BV</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a buildvector(sext/zext) or shuffle(sext/zext, undef) node pattern into sext/zext(buildvector) or sext/zext(shuffle) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14144">14144</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::AssertSext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14106">calculatePreExtendType()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="STLExtras_8h_source.html#l00280">llvm::drop_begin()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01361">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01878">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDNode::ops()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00586">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14208">performMulVectorExtendCombine()</a>.</p>

</div>
</div>
<a id="ad6bb7ee72f79badd15b563bf112de6e5" name="ad6bb7ee72f79badd15b563bf112de6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6bb7ee72f79badd15b563bf112de6e5">&#9670;&#160;</a></span>performBuildVectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performBuildVectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15990">15990</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01610">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01584">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8d4e8ce89b104f162a8900ab94461e95" name="a8d4e8ce89b104f162a8900ab94461e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4e8ce89b104f162a8900ab94461e95">&#9670;&#160;</a></span>performConcatVectorsCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performConcatVectorsCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15176">15176</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01617">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00648">llvm::ISD::AVGCEILS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00649">llvm::ISD::AVGCEILU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00643">llvm::ISD::AVGFLOORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00644">llvm::ISD::AVGFLOORU</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02164">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00805">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01138">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07824">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00528">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00869">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01878">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01216">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00374">llvm::MVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10240">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00124">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i16</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09322">WidenVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a05ea7c29a0fde5a9a808c50aefd2e0fa" name="a05ea7c29a0fde5a9a808c50aefd2e0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05ea7c29a0fde5a9a808c50aefd2e0fa">&#9670;&#160;</a></span>performCONDCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCONDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>CCIndex</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>CmpIndex</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18112">18112</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17933">checkValueWidth()</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18036">isEquivalentMaskless()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10086">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18186">performBRCONDCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18290">performCSELCombine()</a>.</p>

</div>
</div>
<a id="a4b8e4441770569e02f67db99773afff0" name="a4b8e4441770569e02f67db99773afff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8e4441770569e02f67db99773afff0">&#9670;&#160;</a></span>performCSELCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performCSELCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18290">18290</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18248">foldCSELofCTTZ()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18112">performCONDCombine()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08e1234497dd7fb39211e46523f02459" name="a08e1234497dd7fb39211e46523f02459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e1234497dd7fb39211e46523f02459">&#9670;&#160;</a></span>performDUPCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performDUPCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18802">18802</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00430">llvm::EVT::getDoubleNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09798">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03822">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17423">performPostLD1Combine()</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a88130de22a0c1eefe0ff49acda2ca4fd" name="a88130de22a0c1eefe0ff49acda2ca4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88130de22a0c1eefe0ff49acda2ca4fd">&#9670;&#160;</a></span>performDupLane128Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performDupLane128Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19457">19457</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00161">llvm::AArch64ISD::DUPLANE128</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00132">getPackedSVEVectorVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad4765786a8a3de00320df895defc3250" name="ad4765786a8a3de00320df895defc3250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4765786a8a3de00320df895defc3250">&#9670;&#160;</a></span>performExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16794">16794</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00656">llvm::ISD::ABDU</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16755">performSignExtendSetCCCombine()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16058">tryCombineLongOpWithDup()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aab253557e698e63e5f05d8d9dd1d91f5" name="aab253557e698e63e5f05d8d9dd1d91f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab253557e698e63e5f05d8d9dd1d91f5">&#9670;&#160;</a></span>performExtractSubvectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtractSubvectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15345">15345</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aefd957dcc1874b25b5b758324370d20d" name="aefd957dcc1874b25b5b758324370d20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefd957dcc1874b25b5b758324370d20d">&#9670;&#160;</a></span>performExtractVectorEltCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performExtractVectorEltCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15106">15106</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01528">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00454">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01373">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::SDValue::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15006">hasPairwiseAdd()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00670">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::Other</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15042">performFirstTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15072">performLastTrueTestVectorCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10240">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a20a2ff9339217d23796a7456110eb52a" name="a20a2ff9339217d23796a7456110eb52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a2ff9339217d23796a7456110eb52a">&#9670;&#160;</a></span>performFDivCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFDivCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point divide by power of two into fixed-point to floating-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14527">14527</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11577">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00883">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00528">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00124">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00126">llvm::MVT::v4i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a77e5d35ccfe68c41092edc168cfb393e" name="a77e5d35ccfe68c41092edc168cfb393e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e5d35ccfe68c41092edc168cfb393e">&#9670;&#160;</a></span>performFirstTrueTestVectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFirstTrueTestVectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15042">15042</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00276">llvm::AArch64CC::FIRST_ACTIVE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16304">getPTest()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04415">getPTrue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="TargetLowering_8h_source.html#l03820">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15021">isPredicateCCSettingOp()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15106">performExtractVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a4a73ebacb24d087b199805b801f61507" name="a4a73ebacb24d087b199805b801f61507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a73ebacb24d087b199805b801f61507">&#9670;&#160;</a></span>performFlagSettingCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFlagSettingCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>GenericOpcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18418">18418</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l00838">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64MCAsmInfo_8cpp_source.html#l00023">Generic</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07588">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09798">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8b803a5cecda412b4f4984ad8db7201e" name="a8b803a5cecda412b4f4984ad8db7201e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b803a5cecda412b4f4984ad8db7201e">&#9670;&#160;</a></span>performFPExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFPExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19400">19400</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00838">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00852">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02343">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01365">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07841">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01572">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01346">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00344">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03025">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64Subtarget_8h_source.html#l00349">llvm::AArch64Subtarget::useSVEForFixedLengthVectors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa7054eb07a4962c7516115555800c017" name="aa7054eb07a4962c7516115555800c017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7054eb07a4962c7516115555800c017">&#9670;&#160;</a></span>performFpToIntCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performFpToIntCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a floating-point multiply by power of two into floating-point to fixed-point conversion. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14456">14456</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00819">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00838">llvm::ISD::FP_TO_SINT_SAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00839">llvm::ISD::FP_TO_UINT_SAT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11577">llvm::BuildVectorSDNode::getConstantFPSplatPow2ToLog2Int()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00883">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00528">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a856202032515a6113c3de53d575f2d33" name="a856202032515a6113c3de53d575f2d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856202032515a6113c3de53d575f2d33">&#9670;&#160;</a></span>performGatherLoadCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGatherLoadCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OnlyPackedOffsets</em></span><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19033">19033</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00445">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07588">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18884">getScaledOffsetForBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16863">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00354">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00356">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00372">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00374">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00391">llvm::AArch64ISD::GLDNT1_INDEX_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00390">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18902">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv4i32</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00762">llvm::AArch64::SVEBitsPerBlock</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a20421c306f02a92c47eef00c2a1f02f8" name="a20421c306f02a92c47eef00c2a1f02f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20421c306f02a92c47eef00c2a1f02f8">&#9670;&#160;</a></span>performGLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17324">17324</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04875">getGatherVecOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04898">getSignExtendedGatherOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02283">llvm::VTSDNode::getVT()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00354">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00355">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00357">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00356">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00369">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00035">Scaled</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00130">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04710">Signed</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00131">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a40c243011cdda005e97448378d575096" name="a40c243011cdda005e97448378d575096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c243011cdda005e97448378d575096">&#9670;&#160;</a></span>performGlobalAddressCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performGlobalAddressCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TM</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18831">18831</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00315">llvm::AArch64Subtarget::ClassifyGlobalReference()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="Module_8cpp_source.html#l00398">llvm::Module::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01751">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01646">llvm::SelectionDAG::getGlobalAddress()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01752">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="GlobalValue_8h_source.html#l00636">llvm::GlobalValue::getParent()</a>, <a class="el" href="DataLayout_8h_source.html#l00506">llvm::DataLayout::getTypeAllocSize()</a>, <a class="el" href="GlobalValue_8h_source.html#l00278">llvm::GlobalValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00675">llvm::AArch64II::MO_NO_FLAG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="PassBuilderBindings_8cpp_source.html#l00047">TM</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00794">llvm::SDNode::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afa4334801ad99c95a1b5fd0f417e16af" name="afa4334801ad99c95a1b5fd0f417e16af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4334801ad99c95a1b5fd0f417e16af">&#9670;&#160;</a></span>performInsertSubvectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performInsertSubvectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15368">15368</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01584">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01162">llvm::SDValue::isUndef()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aecebd3286d7e5e48086b22673717d22c" name="aecebd3286d7e5e48086b22673717d22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecebd3286d7e5e48086b22673717d22c">&#9670;&#160;</a></span>performInsertVectorEltCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performInsertVectorEltCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19371">19371</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17423">performPostLD1Combine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19334">removeRedundantInsertVectorElt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af95a8dd3a4e9b403d57b68b5cbda46e6" name="af95a8dd3a4e9b403d57b68b5cbda46e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95a8dd3a4e9b403d57b68b5cbda46e6">&#9670;&#160;</a></span>performIntrinsicCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntrinsicCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">16470</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00656">llvm::ISD::ABDU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00261">llvm::AArch64ISD::ANDV_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00275">llvm::AArch64CC::ANY_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00107">llvm::AArch64ISD::BIC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16174">combineAcrossLanesIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16359">combineSVEReductionFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16340">combineSVEReductionInt()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16376">combineSVEReductionOrderedFP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16449">convertMergedOpToPredOp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00260">llvm::AArch64ISD::EORV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00084">llvm::AArch64ISD::FADD_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00312">llvm::AArch64ISD::FADDA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00313">llvm::AArch64ISD::FADDV_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00276">llvm::AArch64CC::FIRST_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00315">llvm::AArch64ISD::FMAXNMV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00314">llvm::AArch64ISD::FMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00317">llvm::AArch64ISD::FMINNMV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00316">llvm::AArch64ISD::FMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00091">llvm::AArch64ISD::FMUL_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00092">llvm::AArch64ISD::FSUB_PRED</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01839">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05682">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00172">getPromotedVTForPredicate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16304">getPTest()</a>, <a class="el" href="TypeSize_8h_source.html#l00286">llvm::LinearPolySize&lt; ElementCount &gt;::getScalable()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00652">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00277">llvm::AArch64CC::LAST_ACTIVE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16200">LowerSVEIntrinsicDUP()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16214">LowerSVEIntrinsicEXT()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16184">LowerSVEIntrinsicIndex()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00093">llvm::AArch64ISD::MUL_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00094">llvm::AArch64ISD::MULHS_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00095">llvm::AArch64ISD::MULHU_PRED</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00259">llvm::AArch64ISD::ORV_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00340">llvm::ISD::SADDSAT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00233">llvm::AArch64ISD::SADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00253">llvm::AArch64ISD::SADDV_PRED</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01446">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01448">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01447">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01437">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01436">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01439">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01438">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01434">llvm::ISD::SETUO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00097">llvm::AArch64ISD::SHL_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00098">llvm::AArch64ISD::SMAX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00250">llvm::AArch64ISD::SMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00255">llvm::AArch64ISD::SMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00099">llvm::AArch64ISD::SMIN_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00248">llvm::AArch64ISD::SMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00257">llvm::AArch64ISD::SMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00291">llvm::AArch64ISD::SMULL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00100">llvm::AArch64ISD::SRA_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00109">llvm::AArch64ISD::SRAD_MERGE_OP1</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00101">llvm::AArch64ISD::SRL_PRED</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16161">tryCombineCRC32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15409">tryCombineFixedPointConvert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16058">tryCombineLongOpWithDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16090">tryCombineShiftImm()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16240">tryConvertSVEWideCompare()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00341">llvm::ISD::UADDSAT</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00234">llvm::AArch64ISD::UADDV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00254">llvm::AArch64ISD::UADDV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00103">llvm::AArch64ISD::UMAX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00251">llvm::AArch64ISD::UMAXV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00256">llvm::AArch64ISD::UMAXV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00104">llvm::AArch64ISD::UMIN_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00249">llvm::AArch64ISD::UMINV</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00258">llvm::AArch64ISD::UMINV_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00292">llvm::AArch64ISD::UMULL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00668">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a80d2c7cb1ec66776cd548c9ea8fdd5f0" name="a80d2c7cb1ec66776cd548c9ea8fdd5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d2c7cb1ec66776cd548c9ea8fdd5f0">&#9670;&#160;</a></span>performIntToFpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntToFpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14415">14415</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01278">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02343">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01365">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07824">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01346">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01348">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03025">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14369">performVectorCompareAndMaskUnaryOpCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10240">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00773">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00279">llvm::AArch64ISD::SITOF</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00280">llvm::AArch64ISD::UITOF</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a076775accdfd3a4707279b9636a4986b" name="a076775accdfd3a4707279b9636a4986b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a076775accdfd3a4707279b9636a4986b">&#9670;&#160;</a></span>performLastTrueTestVectorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLastTrueTestVectorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15072">15072</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="TypeSize_8h_source.html#l00296">llvm::LinearPolySize&lt; LeafTy &gt;::getKnownMinValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16304">getPTest()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04415">getPTrue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10624">llvm::isAllOnesConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l03820">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00277">llvm::AArch64CC::LAST_ACTIVE</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15106">performExtractVectorEltCombine()</a>.</p>

</div>
</div>
<a id="a7b49e80a5c71aff0a4a6d6a637cafe3f" name="a7b49e80a5c71aff0a4a6d6a637cafe3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b49e80a5c71aff0a4a6d6a637cafe3f">&#9670;&#160;</a></span>performLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16891">16891</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00445">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07588">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16863">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00762">llvm::AArch64::SVEBitsPerBlock</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aae814004d3aa90fb312b7ac62cedb284" name="aae814004d3aa90fb312b7ac62cedb284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae814004d3aa90fb312b7ac62cedb284">&#9670;&#160;</a></span>performLD1ReplicateCombine()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> Opcode&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLD1ReplicateCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16943">16943</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00113">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07588">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00346">llvm::AArch64ISD::LD1RO_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00345">llvm::AArch64ISD::LD1RQ_MERGE_ZERO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aed80d9ad70fe74f3136dd25a2eee1c47" name="aed80d9ad70fe74f3136dd25a2eee1c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80d9ad70fe74f3136dd25a2eee1c47">&#9670;&#160;</a></span>performLDNT1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performLDNT1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16917">16917</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00113">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08615">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07588">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::NON_EXTLOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01373">llvm::ISD::UNINDEXED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad50cb0376d697cd4ca4f6469bd6bd25c" name="ad50cb0376d697cd4ca4f6469bd6bd25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50cb0376d697cd4ca4f6469bd6bd25c">&#9670;&#160;</a></span>performMaskedGatherScatterCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMaskedGatherScatterCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17756">17756</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="InstrProf_8h_source.html#l00159">llvm::Data</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17697">findMoreOptimalIndexType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02808">llvm::MaskedGatherScatterSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01365">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02835">llvm::MaskedGatherSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02809">llvm::MaskedGatherScatterSDNode::getIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02796">llvm::MaskedGatherScatterSDNode::getIndexType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02810">llvm::MaskedGatherScatterSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08710">llvm::SelectionDAG::getMaskedGather()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08757">llvm::SelectionDAG::getMaskedScatter()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01346">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01342">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02833">llvm::MaskedGatherSDNode::getPassThru()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02811">llvm::MaskedGatherScatterSDNode::getScale()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02863">llvm::MaskedScatterSDNode::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="TargetLowering_8h_source.html#l03820">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02861">llvm::MaskedScatterSDNode::isTruncatingStore()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08ab6672869d33da27a1fb4f09602dd7" name="a08ab6672869d33da27a1fb4f09602dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ab6672869d33da27a1fb4f09602dd7">&#9670;&#160;</a></span>performMulCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14226">14226</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="APInt_8h_source.html#l00808">llvm::APInt::ashr()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="APInt_8h_source.html#l01543">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00707">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="APInt_8h_source.html#l00317">llvm::APInt::isNonNegative()</a>, <a class="el" href="APInt_8h_source.html#l00425">llvm::APInt::isPowerOf2()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04238">isSignExtended()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14082">IsSVECntIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04244">isZeroExtended()</a>, <a class="el" href="APInt_8h_source.html#l01652">llvm::APInt::logBase2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14208">performMulVectorExtendCombine()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="APInt_8h_source.html#l01187">llvm::APInt::sge()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00691">llvm::ISD::SHL</a>, <a class="el" href="APInt_8h_source.html#l01116">llvm::APInt::sle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa4e28ca1530af0a13768a0e242e5fe59" name="aa4e28ca1530af0a13768a0e242e5fe59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e28ca1530af0a13768a0e242e5fe59">&#9670;&#160;</a></span>performMulVectorExtendCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performMulVectorExtendCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Mul</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combines a mul(dup(sext/zext)) node pattern into mul(sext/zext(dup)) making use of the vector SExt/ZExt rather than the scalar SExt/ZExt. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14208">14208</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14144">performBuildShuffleExtendCombine()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00124">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14226">performMulCombine()</a>.</p>

</div>
</div>
<a id="a6bf8361890dacf0c32272b056acff135" name="a6bf8361890dacf0c32272b056acff135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bf8361890dacf0c32272b056acff135">&#9670;&#160;</a></span>performNegCSelCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNegCSelCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15812">15812</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15798">getNegatedInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00707">llvm::SDNode::hasOneUse()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15794">isNegatedInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16033">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a2fbb20906245b5a07551c13da1409712" name="a2fbb20906245b5a07551c13da1409712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbb20906245b5a07551c13da1409712">&#9670;&#160;</a></span>performNEONPostLDSTCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNEONPostLDSTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for NEON load/store intrinsics to merge base address updates. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17794">17794</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00078">Addr</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00838">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07599">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01346">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01342">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02061">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00837">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03820">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l03824">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00429">llvm::AArch64ISD::LD1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00430">llvm::AArch64ISD::LD1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00431">llvm::AArch64ISD::LD1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00436">llvm::AArch64ISD::LD2DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00440">llvm::AArch64ISD::LD2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00423">llvm::AArch64ISD::LD2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00437">llvm::AArch64ISD::LD3DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00441">llvm::AArch64ISD::LD3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00424">llvm::AArch64ISD::LD3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00438">llvm::AArch64ISD::LD4DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00442">llvm::AArch64ISD::LD4LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00425">llvm::AArch64ISD::LD4post</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00432">llvm::AArch64ISD::ST1x2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00433">llvm::AArch64ISD::ST1x3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00434">llvm::AArch64ISD::ST1x4post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00443">llvm::AArch64ISD::ST2LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00426">llvm::AArch64ISD::ST2post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00444">llvm::AArch64ISD::ST3LANEpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00427">llvm::AArch64ISD::ST3post</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00445">llvm::AArch64ISD::ST4LANEpost</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00428">llvm::AArch64ISD::ST4post</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a43e26f948f8ef8569ce1efb6426adab4" name="a43e26f948f8ef8569ce1efb6426adab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e26f948f8ef8569ce1efb6426adab4">&#9670;&#160;</a></span>performNVCASTCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performNVCASTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get rid of unnecessary NVCASTs (that don't change the type). </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18821">18821</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a686271526f19f076baac6864c3fefc83" name="a686271526f19f076baac6864c3fefc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686271526f19f076baac6864c3fefc83">&#9670;&#160;</a></span>performORCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performORCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14815">14815</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14758">performANDORCSELCombine()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14658">tryCombineToBSL()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14618">tryCombineToEXTR()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00724">llvm::LoongArchTargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01019">llvm::MipsSETargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01145">llvm::MipsTargetLowering::PerformDAGCombine()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l08819">llvm::RISCVTargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abdbf7e16d7027d0bbbc9d4e8bf100840" name="abdbf7e16d7027d0bbbc9d4e8bf100840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbf7e16d7027d0bbbc9d4e8bf100840">&#9670;&#160;</a></span>performPostLD1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performPostLD1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsLaneOp</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target-specific DAG combine function for post-increment LD1 (lane) and post-increment LD1R. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17423">17423</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00078">Addr</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00838">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07599">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01346">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01342">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02061">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00837">llvm::SDNode::hasPredecessorHelper()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00435">llvm::AArch64ISD::LD1DUPpost</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00439">llvm::AArch64ISD::LD1LANEpost</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">llvm::Vector</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18802">performDUPCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19371">performInsertVectorEltCombine()</a>.</p>

</div>
</div>
<a id="ad9d322dc7ec082cd00e94e7888b78a43" name="ad9d322dc7ec082cd00e94e7888b78a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d322dc7ec082cd00e94e7888b78a43">&#9670;&#160;</a></span>performScatterStoreCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performScatterStoreCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OnlyPackedOffsets</em></span><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18929">18929</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00445">llvm::TypeSize::getKnownMinSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18884">getScaledOffsetForBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00883">llvm::MVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16863">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="MachineValueType_8h_source.html#l00348">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18902">isValidImmForSVEVecImmAddrMode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::nxv2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00218">llvm::MVT::nxv2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00225">llvm::MVT::nxv2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00250">llvm::MVT::nxv4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00219">llvm::MVT::nxv4i32</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00404">llvm::AArch64ISD::SST1_IMM_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00398">llvm::AArch64ISD::SST1_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00400">llvm::AArch64ISD::SST1_UXTW_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00408">llvm::AArch64ISD::SSTNT1_INDEX_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00407">llvm::AArch64ISD::SSTNT1_PRED</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00762">llvm::AArch64::SVEBitsPerBlock</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a3580959284fc1395f017d102336eb695" name="a3580959284fc1395f017d102336eb695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3580959284fc1395f017d102336eb695">&#9670;&#160;</a></span>performSelectCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSelectCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A vector select: "(select vL, vR, (setcc LHS, RHS))" is best performed with the compare-mask instructions rather than going via NZCV, even if LHS and RHS are really scalar. This replaces any scalar setcc in the above pattern with a vector one followed by a DUP shuffle on the result. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18739">18739</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01110">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01878">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03820">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00606">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a434e132c04f973b024b815eaad19165f" name="a434e132c04f973b024b815eaad19165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434e132c04f973b024b815eaad19165f">&#9670;&#160;</a></span>performSetccAddFolding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetccAddFolding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15613">15613</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15540">SetCCInfo::AArch64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15534">AArch64SetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15528">GenericSetCCInfo::CC</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15533">AArch64SetCCInfo::Cmp</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15539">SetCCInfo::Generic</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">getAArch64Cmp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00303">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00514">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15547">SetCCInfoAndKind::Info</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15548">SetCCInfoAndKind::IsAArch64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15600">isSetCCOrZExtSetCC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15526">GenericSetCCInfo::Opnd0</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15527">GenericSetCCInfo::Opnd1</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15848">performAddSubLongCombine()</a>.</p>

</div>
</div>
<a id="aa26d28bee621b8087f1521482dc3b825" name="aa26d28bee621b8087f1521482dc3b825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26d28bee621b8087f1521482dc3b825">&#9670;&#160;</a></span>performSETCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSETCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18353">18353</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00070">llvm::AArch64ISD::CSEL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01081">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01373">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="TargetLowering_8h_source.html#l03820">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10629">llvm::isOneConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01444">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18308">tryToWidenSetCCOperands()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01019">llvm::MipsSETargetLowering::PerformDAGCombine()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l08819">llvm::RISCVTargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abcaf1212adde88b8addaf1060c459819" name="abcaf1212adde88b8addaf1060c459819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcaf1212adde88b8addaf1060c459819">&#9670;&#160;</a></span>performSetccMergeZeroCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetccMergeZeroCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18480">18480</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l03822">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16407">isAllActivePredicate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02670">isZerosVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18441">performSetCCPunpkCombine()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa7b5373efa0bde041422551595378b61" name="aa7b5373efa0bde041422551595378b61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b5373efa0bde041422551595378b61">&#9670;&#160;</a></span>performSetCCPunpkCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSetCCPunpkCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18441">18441</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01610">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01138">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02670">isZerosVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01449">llvm::ISD::SETNE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18480">performSetccMergeZeroCombine()</a>.</p>

</div>
</div>
<a id="a72895c7f66e26be35e106221a2ab26ae" name="a72895c7f66e26be35e106221a2ab26ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72895c7f66e26be35e106221a2ab26ae">&#9670;&#160;</a></span>performSignExtendInRegCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSignExtendInRegCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19135">19135</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00838">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="#af9930bfb993007ad032f5cc9100b2d8d">EnableCombineMGatherIntrinsics</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00430">llvm::EVT::getDoubleNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00354">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00355">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00357">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00356">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00369">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00363">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00364">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00366">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00368">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00365">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00367">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00372">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00375">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00374">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00387">llvm::AArch64ISD::GLDFF1S_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00381">llvm::AArch64ISD::GLDFF1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00382">llvm::AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00384">llvm::AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00386">llvm::AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00383">llvm::AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00385">llvm::AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00390">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00392">llvm::AArch64ISD::GLDNT1S_MERGE_ZERO</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00339">llvm::AArch64ISD::LD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00340">llvm::AArch64ISD::LD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00343">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00344">llvm::AArch64ISD::LDFF1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00341">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00342">llvm::AArch64ISD::LDNF1S_MERGE_ZERO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00300">llvm::AArch64ISD::SUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00301">llvm::AArch64ISD::SUNPKLO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00302">llvm::AArch64ISD::UUNPKHI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::UUNPKLO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a60f3ecc52d65b8827909808283319dfa" name="a60f3ecc52d65b8827909808283319dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f3ecc52d65b8827909808283319dfa">&#9670;&#160;</a></span>performSignExtendSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSignExtendSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16755">16755</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01081">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16748">isCheapToExtend()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16794">performExtendCombine()</a>.</p>

</div>
</div>
<a id="a4b5bb7ddabde61f69fdb9785410078ac" name="a4b5bb7ddabde61f69fdb9785410078ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5bb7ddabde61f69fdb9785410078ac">&#9670;&#160;</a></span>performSpliceCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSpliceCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17213">17213</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00191">llvm::AArch64ISD::SPLICE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d287a92051d679a9eb264a553c64ffd" name="a6d287a92051d679a9eb264a553c64ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d287a92051d679a9eb264a553c64ffd">&#9670;&#160;</a></span>performST1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performST1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16964">16964</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="InstrProf_8h_source.html#l00159">llvm::Data</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16863">getSVEContainerType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00395">llvm::AArch64ISD::ST1_PRED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a13534e47159f35c97e261aac72664214" name="a13534e47159f35c97e261aac72664214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13534e47159f35c97e261aac72664214">&#9670;&#160;</a></span>performSTNT1Combine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSTNT1Combine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16990">16990</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00113">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="InstrProf_8h_source.html#l00159">llvm::Data</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08661">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01373">llvm::ISD::UNINDEXED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab5aa3058a584e6bc0e5b94db121422eb" name="ab5aa3058a584e6bc0e5b94db121422eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5aa3058a584e6bc0e5b94db121422eb">&#9670;&#160;</a></span>performSunpkloCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSunpkloCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17404">17404</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00420">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01584">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a267cdbd87c30830568cb74844b0e489c" name="a267cdbd87c30830568cb74844b0e489c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267cdbd87c30830568cb74844b0e489c">&#9670;&#160;</a></span>performSVEAndCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSVEAndCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14863">14863</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="#af9930bfb993007ad032f5cc9100b2d8d">EnableCombineMGatherIntrinsics</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00354">llvm::AArch64ISD::GLD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00355">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00357">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00356">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00378">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00372">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00373">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00375">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00377">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00374">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00376">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00390">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00937">isConstantSplatVectorMaskForType()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00339">llvm::AArch64ISD::LD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00343">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00341">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00302">llvm::AArch64ISD::UUNPKHI</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::UUNPKLO</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14954">performANDCombine()</a>.</p>

</div>
</div>
<a id="ac94836016990ed423a2fffca7c1372cc" name="ac94836016990ed423a2fffca7c1372cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94836016990ed423a2fffca7c1372cc">&#9670;&#160;</a></span>performSVESpliceCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performSVESpliceCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19378">19378</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01361">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02164">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00132">getPackedSVEVectorVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00598">llvm::ISD::VECTOR_SPLICE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af246e1e2988325698821d504157ed804" name="af246e1e2988325698821d504157ed804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af246e1e2988325698821d504157ed804">&#9670;&#160;</a></span>performTBZCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performTBZCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18599">18599</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18526">getTestBitOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00270">llvm::AArch64ISD::TBNZ</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00269">llvm::AArch64ISD::TBZ</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad657d5a1d3a2813dbd073c235119c7e8" name="ad657d5a1d3a2813dbd073c235119c7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad657d5a1d3a2813dbd073c235119c7e8">&#9670;&#160;</a></span>performUADDVCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUADDVCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13919">13919</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01138">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00239">llvm::AArch64ISD::SADDLP</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00240">llvm::AArch64ISD::UADDLP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a47e64a2f9eb3ade81edd0d1e20034ec1" name="a47e64a2f9eb3ade81edd0d1e20034ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e64a2f9eb3ade81edd0d1e20034ec1">&#9670;&#160;</a></span>performUnpackCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUnpackCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17223">17223</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02617">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02650">llvm::MaskedLoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01365">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02646">llvm::MaskedLoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02652">llvm::MaskedLoadSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08615">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01346">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01342">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00344">llvm::AArch64Subtarget::getMinSVEVectorSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00460">llvm::getNumElementsFromSVEPredPattern()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02651">llvm::MaskedLoadSDNode::getOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02653">llvm::MaskedLoadSDNode::getPassThru()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04415">getPTrue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00283">hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00656">llvm::SDNode::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02625">llvm::MaskedLoadStoreSDNode::isUnindexed()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02670">isZerosVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00321">llvm::AArch64ISD::PTRUE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10240">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::SEXTLOAD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00302">llvm::AArch64ISD::UUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::UUNPKLO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01404">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d19ed80cfde5ce9d55d55eeb139846c" name="a6d19ed80cfde5ce9d55d55eeb139846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d19ed80cfde5ce9d55d55eeb139846c">&#9670;&#160;</a></span>performUzpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performUzpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17272">17272</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02164">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00329">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UNDEF</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00302">llvm::AArch64ISD::UUNPKHI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00303">llvm::AArch64ISD::UUNPKLO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00183">llvm::AArch64ISD::UZP1</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00124">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v8i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::Z</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a6d8fbde7afd8f90c51d6001d0144b1c8" name="a6d8fbde7afd8f90c51d6001d0144b1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8fbde7afd8f90c51d6001d0144b1c8">&#9670;&#160;</a></span>performVecReduceAddCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVecReduceAddCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13870">13870</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13792">performVecReduceAddCombineWithUADDLP()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00244">llvm::AArch64ISD::SDOT</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00243">llvm::AArch64ISD::UDOT</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v8i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a436aed4536d617f9ac1a208273150ac0" name="a436aed4536d617f9ac1a208273150ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436aed4536d617f9ac1a208273150ac0">&#9670;&#160;</a></span>performVecReduceAddCombineWithUADDLP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVecReduceAddCombineWithUADDLP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13792">13792</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00655">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00656">llvm::ISD::ABDU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00240">llvm::AArch64ISD::UADDLP</a>, <a class="el" href="MachineValueType_8h_source.html#l00114">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v8i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13870">performVecReduceAddCombine()</a>.</p>

</div>
</div>
<a id="a0ca3c5f92da23caf890a8da09ea8c06f" name="a0ca3c5f92da23caf890a8da09ea8c06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca3c5f92da23caf890a8da09ea8c06f">&#9670;&#160;</a></span>performVectorAddSubExtCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorAddSubExtCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15959">15959</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00397">llvm::EVT::getHalfSizedIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16033">performAddSubCombine()</a>.</p>

</div>
</div>
<a id="a5c12d92b2d9e291ad311d1468da07410" name="a5c12d92b2d9e291ad311d1468da07410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c12d92b2d9e291ad311d1468da07410">&#9670;&#160;</a></span>performVectorCompareAndMaskUnaryOpCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorCompareAndMaskUnaryOpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14369">14369</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14415">performIntToFpCombine()</a>.</p>

</div>
</div>
<a id="a7e495837f173dea1e6919b589d315f67" name="a7e495837f173dea1e6919b589d315f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e495837f173dea1e6919b589d315f67">&#9670;&#160;</a></span>performVectorShiftCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorShiftCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TLI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize a vector shift instruction and its operand if shifted out bits are not used. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17383">17383</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01060">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00196">llvm::AArch64ISD::VASHR</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00195">llvm::AArch64ISD::VLSHR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="abc2faab09dd74a706e426de046a3f4a0" name="abc2faab09dd74a706e426de046a3f4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2faab09dd74a706e426de046a3f4a0">&#9670;&#160;</a></span>performVSelectCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVSelectCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18668">18668</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00805">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01839">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="TypeSize_8h_source.html#l00283">llvm::LinearPolySize&lt; ElementCount &gt;::getFixed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01081">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="STLExtras_8h_source.html#l01682">llvm::is_contained()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16407">isAllActivePredicate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16399">isAllInactivePredicate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00139">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00169">llvm::ISD::isConstantSplatVectorAllOnes()</a>, <a class="el" href="APInt_8h_source.html#l00371">llvm::APInt::isOne()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01445">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00692">llvm::ISD::SRA</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18630">trySwapVSelectOperands()</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00124">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v8i8</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac52bce44713165c831945178e1d5f696" name="ac52bce44713165c831945178e1d5f696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52bce44713165c831945178e1d5f696">&#9670;&#160;</a></span>performXorCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performXorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13970">13970</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13754">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab1d111456965bbe4e7b1b5021093a6f6" name="ab1d111456965bbe4e7b1b5021093a6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d111456965bbe4e7b1b5021093a6f6">&#9670;&#160;</a></span>ReconstructTruncateFromBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ReconstructTruncateFromBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09675">9675</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01138">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v8i8</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="a72e2201d5e251af1abbfb6fde00df1cb" name="a72e2201d5e251af1abbfb6fde00df1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e2201d5e251af1abbfb6fde00df1cb">&#9670;&#160;</a></span>removeRedundantInsertVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> removeRedundantInsertVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19334">19334</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00218">llvm::ISD::isConstantSplatVectorAllZeros()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19311">isLanes1toNKnownZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19371">performInsertVectorEltCombine()</a>.</p>

</div>
</div>
<a id="ab7f8d142b901597abdf51e5e51a5605f" name="ab7f8d142b901597abdf51e5e51a5605f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f8d142b901597abdf51e5e51a5605f">&#9670;&#160;</a></span>ReplaceAddWithADDP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> ReplaceAddWithADDP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Results</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20028">20028</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8h_source.html#l00237">llvm::AArch64ISD::ADDP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MachineValueType_8h_source.html#l00056">llvm::MVT::f16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01878">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00848">Results</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11320">llvm::SelectionDAG::SplitVector()</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

</div>
</div>
<a id="a32739f322e03782811f33bc367f9bc3b" name="a32739f322e03782811f33bc367f9bc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32739f322e03782811f33bc367f9bc3b">&#9670;&#160;</a></span>ReplaceCMP_SWAP_128Results()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> ReplaceCMP_SWAP_128Results </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Results</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20150">20150</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a993ca650a85e8e69b8f7eaa4809c4862">llvm::Acquire</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a960fbd067612ca87e16d5dfdb12fe40a">llvm::AcquireRelease</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20133">createGPRPairNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00452">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09652">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09770">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="DataLayout_8h_source.html#l00245">llvm::DataLayout::isBigEndian()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7a14194d0b2e6c6680067975517cd58eac">llvm::Monotonic</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ab8e7b465df7c5979dc731d06e84ce2cf">llvm::Release</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00848">Results</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09420">llvm::SelectionDAG::setNodeMemRefs()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20089">splitInt128()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00274">llvm::MVT::Untyped</a>.</p>

</div>
</div>
<a id="a4be0086aa7ffce797f40ad2eefd2ec1a" name="a4be0086aa7ffce797f40ad2eefd2ec1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be0086aa7ffce797f40ad2eefd2ec1a">&#9670;&#160;</a></span>ReplaceReductionResults()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classvoid.html">void</a> ReplaceReductionResults </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Results</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>InterOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>AcrossOp</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20075">20075</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11275">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00848">Results</a>, and <a class="el" href="SelectionDAG_8h_source.html#l02119">llvm::SelectionDAG::SplitVectorOperand()</a>.</p>

</div>
</div>
<a id="a824cd060277e4cb924783db572374c66" name="a824cd060277e4cb924783db572374c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824cd060277e4cb924783db572374c66">&#9670;&#160;</a></span>replaceSplatVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceSplatVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>St</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of a scalar to a vector store by scalar stores of the scalar value. </p>
<p>The load store optimizer pass will merge them to store pair stores. This has better performance than a splat of the scalar followed by a split vector store. Even if the stores are not merged it is four stores vs a dup, followed by an ext.b and two stores. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17089">17089</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02373">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00523">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02368">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16821">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17142">splitStores()</a>.</p>

</div>
</div>
<a id="a0670f21ebeafbaab3f4b34c8140b8dc8" name="a0670f21ebeafbaab3f4b34c8140b8dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0670f21ebeafbaab3f4b34c8140b8dc8">&#9670;&#160;</a></span>replaceZeroVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> replaceZeroVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>St</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace a splat of zeros to a vector store by scalar stores of WZR/XZR. </p>
<p>The load store optimizer pass will merge them to store pair stores. This should be better than a movi to create the vector zero followed by a vector store if the zero constant is not re-used, since one instructions and one register live range will be removed.</p>
<p>For example, the final generated code should be:</p>
<p>stp xzr, xzr, [x0]</p>
<p>instead of:</p>
<p>movi v0.2d, #0 str q0, [x0] </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17022">17022</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02374">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01610">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00776">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00531">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02373">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04581">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10614">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10619">llvm::isNullFPConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isScalableVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02368">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16821">splitStoreSplat()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17142">splitStores()</a>.</p>

</div>
</div>
<a id="a5f4f153e2f8d9dd1c45d089ea3c7499f" name="a5f4f153e2f8d9dd1c45d089ea3c7499f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4f153e2f8d9dd1c45d089ea3c7499f">&#9670;&#160;</a></span>resolveBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> resolveBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>BVN</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CnstBits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UndefBits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10700">10700</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11394">llvm::BuildVectorSDNode::isConstantSplat()</a>, and <a class="el" href="APInt_8cpp_source.html#l00994">llvm::APInt::zextOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">ConstantBuildVector()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11987">EmitVectorComparison()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14954">performANDCombine()</a>.</p>

</div>
</div>
<a id="a51cb24bd3e700fcf2f93d1afbb555a16" name="a51cb24bd3e700fcf2f93d1afbb555a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51cb24bd3e700fcf2f93d1afbb555a16">&#9670;&#160;</a></span>SDValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="ARMISelLowering_8cpp_source.html#l12483">AddCombineBUILD_VECTORToVPADDL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12664">AddCombineTo64bitMLAL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12587">AddCombineTo64BitSMLAL16()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12830">AddCombineTo64bitUMAAL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12402">AddCombineToVPADD()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12430">AddCombineVUZPToVPADDL()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00718">llvm::InstrEmitter::AddDbgValueLocationOps()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01065">llvm::AMDGPUTargetLowering::addTokenForArgument()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00249">llvm::RISCVDAGToDAGISel::addVectorLoadStoreOperands()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42213">adjustBitcastSrcVectorSSE1()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02440">adjustForFNeg()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02463">adjustForLTGFR()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02420">adjustForSubtraction()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02619">adjustForTestUnderMask()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02264">adjustSubwordCmp()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00436">llvm::AVRDAGToDAGISel::select&lt; AVRISD::CALL &gt;()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00476">llvm::AVRDAGToDAGISel::select&lt; ISD::BRIND &gt;()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00352">llvm::AVRDAGToDAGISel::select&lt; ISD::LOAD &gt;()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00315">llvm::AVRDAGToDAGISel::select&lt; ISD::STORE &gt;()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05679">BuildExactSDIV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09828">buildFromShuffleMostly()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03536">llvm::TargetLowering::buildLegalVectorShuffle()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12051">llvm::SITargetLowering::buildRSRC()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05770">llvm::TargetLowering::BuildSDIV()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15847">llvm::PPCTargetLowering::BuildSDIVPow2()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12489">llvm::RISCVTargetLowering::BuildSDIVPow2()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05745">llvm::TargetLowering::BuildSDIVPow2()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12010">buildSMovImm32()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05756">llvm::TargetLowering::BuildSREMPow2()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05918">llvm::TargetLowering::BuildUDIV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48082">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39795">canonicalizeLaneShuffleWithRepeatedOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38728">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39661">canonicalizeShuffleWithBinOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45170">checkBoolTestSetCCCombine()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l09846">combineABSToABD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53222">combineADC()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l03129">combineADDCARRYDiamond()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53528">combineAddOfPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52846">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53030">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08264">combineADDSUB_VLToVWADDSUB_VL()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l17048">combineADDToADDZE()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l17134">combineADDToMAT_PCREL_ADDR()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03437">combineADDX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47860">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47719">combineAndLoadToBZHI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47617">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47325">combineAndNotIntoANDNP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51248">combineAndnp()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14066">CombineANDShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43694">combineArithReduction()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15948">CombineBaseUpdate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43319">combineBasicSADPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50970">combineBEXTR()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l07523">combineBinOpToReduce()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42621">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42553">combineBitcastToBoolVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42270">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47539">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47574">combineBitOpWithShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52503">combineBrCond()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54901">combineBROADCAST_LOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51339">combineBT()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14095">combineBVOfConsecutiveLoads()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14224">combineBVOfVecSExt()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14322">combineBVZEXTLOAD()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l03220">combineCarryDiamond()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03359">combineCarryThroughADD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45329">combineCarryThroughADD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42417">combineCastedMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45760">combineCMov()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53051">combineCMP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39608">combineCommutableSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47218">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54162">combineCONCAT_VECTORS()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21044">combineConcatVectorOfCasts()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l20931">combineConcatVectorOfConcatVectors()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l20970">combineConcatVectorOfExtracts()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l20867">combineConcatVectorOfScalars()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53811">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51211">combineCVTP2I_CVTTP2I()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51355">combineCVTPH2PS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54716">combineEXTEND_VECTOR_INREG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54376">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43882">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43395">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51623">combineExtSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49973">combineFaddCFmul()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50057">combineFaddFsub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51008">combineFAndFNotToFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51718">combineFMA()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51800">combineFMADDSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51091">combineFMinFMax()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01296">llvm::AMDGPUTargetLowering::combineFMinMaxLegacy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51112">combineFMinNumFMaxNum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50745">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54804">combineFP16_TO_FP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54826">combineFP_EXTEND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54937">combineFP_ROUND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52378">combineGatherScatter()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l07913">combineGREVI_GORCI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46730">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54183">combineINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54786">combineKSHIFT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48960">combineLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44481">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48184">combineLogicBlendIntoPBLENDV()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03407">combineM68kBrCond()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03395">combineM68kSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49219">combineMaskedLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49171">combineMaskedLoadConstantMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49298">combineMaskedStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43035">combineMinMaxReduction()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l10057">combineMinNumMaxNum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54993">combineMOVDQ2Q()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52218">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46361">combineMul()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08388">combineMUL_VLToVWMUL_VL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46118">combineMulSpecial()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46207">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46319">combineMulToPMULDQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48388">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48260">combineOrCmpEqZeroToCtlzSrl()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l07654">combineORToGORC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l07628">combineORToGREV()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l07733">combineORToSHFL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55014">combinePDEP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54643">combinePMULDQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50321">combinePMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43109">combinePredicateReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45388">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39479">combineRedundantDWordShuffle()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l07862">combineROTR_ROTL_RORW_ROLW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53200">combineSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47801">combineScalarAndWithMaskSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54572">combineScalarToVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44528">combineSelect()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l07956">combineSelectAndUse()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01422">combineSelectAndUse()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12351">combineSelectAndUse()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12377">combineSelectAndUseCommutative()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08004">combineSelectAndUseCommutative()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01447">combineSelectAndUseCommutative()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44297">combineSelectOfTwoConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52074">combineSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45038">combineSetCCAtomicArith()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03384">combineSetCCCCR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45531">combineSetCCMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51667">combineSext()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51396">combineSextInRegCmov()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l05989">combineShiftAnd1ToBitTest()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46562">combineShiftLeft()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l08621">combineShiftOfShiftedLogic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46621">combineShiftRightArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46677">combineShiftRightLogical()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00929">combineShiftToAVG()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l09140">combineShiftToMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46513">combineShiftToPMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40774">combineShuffle()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l22260">combineShuffleOfBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40699">combineShuffleOfConcatUndef()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l22001">combineShuffleOfScalars()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l22201">combineShuffleOfSplatVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40657">combineShuffleToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40614">combineShuffleToFMAddSub()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l22083">combineShuffleToVectorExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51457">combineSignExtendInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52668">combineSIntToFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49346">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53696">combineSubABS()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03425">combineSUBX()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19290">combineSVEPrefetchVecBaseImmOff()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39847">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09479">combineToConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44062">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51576">combineToExtendCMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52580">combineToFPTruncExtElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49848">combineToHorizontalAddSub()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02753">llvm::VETargetLowering::combineTRUNCATE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50073">combineTruncatedArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48707">combineTruncateWithSat()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l22140">combineTruncationShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52612">combineUIntToFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53793">combineVectorCompare()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52522">combineVectorCompareAndMaskUnaryOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47008">combineVectorHADDSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47188">combineVectorInsert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46874">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47087">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47056">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50229">combineVectorSignBitsTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51926">combineVectorSizedSetCCEquality()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50181">combineVectorTruncation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49624">combineVEXTRACT_STORE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16171">CombineVLDDUP()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06144">CombineVMOVDRRCandidateWithVecOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43248">combineVPDPBUSDPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54696">combineVPMADD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44374">combineVSelectToBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44162">combineVSelectWithAllOnesOrZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50577">combineVTRUNC()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08314">combineVWADD_W_VL_VWSUB_W_VL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52302">combineX86GatherScatter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51178">combineX86INT_TO_FP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52489">combineX86SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37876">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38625">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38918">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39044">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50892">combineXor()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51823">combineZext()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">ConstantBuildVector()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l06202">constructRetValue()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08044">convertFPToInt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47475">convertIntLogicToFPLogic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16449">convertMergedOpToPredOp()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l10517">ConvertSelectToConcatVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29846">convertShiftLeftToScale()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l06106">llvm::SITargetLowering::copyToM0()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20133">createGPRPairNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10237">createGPRPairNode()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07551">llvm::TargetLowering::createSelectForFMINNUM_FMAXNUM()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00195">createTuple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10729">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48812">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50405">detectPMADDUBSW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48673">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48626">detectUSatPattern()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l01439">llvm::HexagonDAGToDAGISel::DetectUseSxtw()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09411">llvm::SDNode::DropOperands()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09197">EltsFromConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24703">EmitAVX512Test()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02825">emitCmp()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03211">emitConjunction()</a>, <a class="el" href="X86SelectionDAGInfo_8cpp_source.html#l00205">emitConstantSizeRepmov()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00766">llvm::InstrEmitter::EmitDbgInstrRef()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02181">emitIntrinsicWithCCAndChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31074">emitLockedStackOp()</a>, <a class="el" href="AArch64SelectionDAGInfo_8cpp_source.html#l00018">llvm::AArch64SelectionDAGInfo::EmitMOPS()</a>, <a class="el" href="ARMSelectionDAGInfo_8cpp_source.html#l00038">llvm::ARMSelectionDAGInfo::EmitSpecializedLibcall()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02416">llvm::X86TargetLowering::emitStackGuardXorFP()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00107">llvm::SelectionDAGTargetInfo::EmitTargetCodeForMemchr()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00095">llvm::SelectionDAGTargetInfo::EmitTargetCodeForMemcmp()</a>, <a class="el" href="AArch64SelectionDAGInfo_8cpp_source.html#l00080">llvm::AArch64SelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="ARMSelectionDAGInfo_8cpp_source.html#l00169">llvm::ARMSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="BPFSelectionDAGInfo_8cpp_source.html#l00020">llvm::BPFSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="HexagonSelectionDAGInfo_8cpp_source.html#l00019">llvm::HexagonSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="LanaiSelectionDAGInfo_8cpp_source.html#l00021">llvm::LanaiSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00051">llvm::SelectionDAGTargetInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00060">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="WebAssemblySelectionDAGInfo_8cpp_source.html#l00021">llvm::WebAssemblySelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="X86SelectionDAGInfo_8cpp_source.html#l00261">llvm::X86SelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="XCoreSelectionDAGInfo_8cpp_source.html#l00018">llvm::XCoreSelectionDAGInfo::EmitTargetCodeForMemcpy()</a>, <a class="el" href="AArch64SelectionDAGInfo_8cpp_source.html#l00106">llvm::AArch64SelectionDAGInfo::EmitTargetCodeForMemmove()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00067">llvm::SelectionDAGTargetInfo::EmitTargetCodeForMemmove()</a>, <a class="el" href="AArch64SelectionDAGInfo_8cpp_source.html#l00092">llvm::AArch64SelectionDAGInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="ARMSelectionDAGInfo_8cpp_source.html#l00297">llvm::ARMSelectionDAGInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00081">llvm::SelectionDAGTargetInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="SystemZSelectionDAGInfo_8cpp_source.html#l00088">llvm::SystemZSelectionDAGInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="WebAssemblySelectionDAGInfo_8cpp_source.html#l00045">llvm::WebAssemblySelectionDAGInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="X86SelectionDAGInfo_8cpp_source.html#l00047">llvm::X86SelectionDAGInfo::EmitTargetCodeForMemset()</a>, <a class="el" href="AArch64SelectionDAGInfo_8cpp_source.html#l00173">llvm::AArch64SelectionDAGInfo::EmitTargetCodeForSetTag()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00152">llvm::SelectionDAGTargetInfo::EmitTargetCodeForSetTag()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00132">llvm::SelectionDAGTargetInfo::EmitTargetCodeForStrcmp()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00120">llvm::SelectionDAGTargetInfo::EmitTargetCodeForStrcpy()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00140">llvm::SelectionDAGTargetInfo::EmitTargetCodeForStrlen()</a>, <a class="el" href="SelectionDAGTargetInfo_8h_source.html#l00146">llvm::SelectionDAGTargetInfo::EmitTargetCodeForStrnlen()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23629">EmitTest()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11987">EmitVectorComparison()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06598">Expand64BitShift()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l08022">llvm::TargetLowering::expandABS()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l08077">llvm::TargetLowering::expandBSWAP()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07922">llvm::TargetLowering::expandCTLZ()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07855">llvm::TargetLowering::expandCTPOP()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07972">llvm::TargetLowering::expandCTTZ()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l09125">llvm::TargetLowering::expandFixedPointDiv()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l08982">llvm::TargetLowering::expandFixedPointMul()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07574">llvm::TargetLowering::expandFMINNUM_FMAXNUM()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l09527">llvm::TargetLowering::expandFP_TO_INT_SAT()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07326">llvm::TargetLowering::expandFP_TO_SINT()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07397">llvm::TargetLowering::expandFP_TO_UINT()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07133">llvm::TargetLowering::expandFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27610">expandIntrinsicWChainHelper()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l06933">llvm::TargetLowering::expandMUL_LOHI()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07219">llvm::TargetLowering::expandROT()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l09211">llvm::TargetLowering::expandUADDSUBO()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07499">llvm::TargetLowering::expandUINT_TO_FP()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14557">llvm::PPCTargetLowering::expandVSXLoadForLE()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14623">llvm::PPCTargetLowering::expandVSXStoreForLE()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02921">extractBooleanFlip()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l07162">extractShiftForRotate()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14637">FindBFIToCombineWith()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l01519">findMemSDNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12580">findMUL_LOHI()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15397">FlattenVectorShuffle()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15939">foldADCToCINC()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02324">foldAddSubBoolOfMaskedVal()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02790">foldAddSubMasked1()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02365">foldAddSubOfSignBit()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l06064">foldAndToUsubsat()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l13558">foldBitcastedFPLogic()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l10250">foldBoolSelectToLogic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04817">FoldBUILD_VECTOR()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04853">foldCONCAT_VECTORS()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05556">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05769">llvm::SelectionDAG::foldConstantFPMath()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18248">foldCSELofCTTZ()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l11810">foldExtendedSignBitTest()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21534">foldExtractSubvectorFromShuffleVector()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l15558">foldFPToIntToFP()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03545">foldFreeOpFromSelect()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l15677">FoldIntToFPToInt()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l06099">foldLogicOfShifts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48361">foldMaskedMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48335">foldMaskedMergeImpl()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15915">foldOverflowCheck()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l10106">foldSelectOfConstantsUsingSra()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02180">foldSelectWithIdentityConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02318">llvm::SelectionDAG::FoldSetCC()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04065">foldSetCCWithFunnelShift()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04022">foldSetCCWithRotate()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21874">foldShuffleOfConcatUndefs()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04809">FoldSTEP_VECTOR()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05511">llvm::SelectionDAG::FoldSymbolOffset()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13754">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48572">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l10284">foldVSelectToSignBitSplatMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50878">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48517">foldXorTruncShiftIntoCmp()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l22307">formSplatFromShuffles()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l02465">llvm::PPC::get_VSPLTI_elt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02171">llvm::SelectionDAG::getAddrSpaceCast()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00395">llvm::getAnnotatedNodeAVL()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l02745">getAsCarry()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05842">llvm::SelectionDAG::getAssertAlign()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07512">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27479">getAVX2GatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06662">getAVX512Node()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12313">getAVX512TruncNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01784">llvm::SelectionDAG::getBasicBlock()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04758">llvm::getBitwiseNotOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02114">llvm::SelectionDAG::getBlockAddress()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08688">getBROADCAST_LOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23335">getBT()</a>, <a class="el" href="TargetLowering_8h_source.html#l03960">llvm::TargetLowering::getCheaperNegatedExpression()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01839">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01463">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01594">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01713">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01742">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00817">llvm::RegsForValue::getCopyFromRegs()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02466">llvm::SelectionDAG::GetDemandedBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00531">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l08826">getEstimate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01812">llvm::SelectionDAG::getExternalSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01679">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27511">getGatherNode()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00316">llvm::getGatherScatterIndex()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00324">llvm::getGatherScatterScale()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08528">llvm::SelectionDAG::getGatherVP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01646">llvm::SelectionDAG::getGlobalAddress()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07993">llvm::SelectionDAG::getIndexedStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08245">llvm::SelectionDAG::getIndexedStoreVP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08496">llvm::SelectionDAG::getIndexedStridedStoreVP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47680">getIndexFromUnindexedLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01890">getInputChainForNode()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02728">getIntrinsicCmp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01694">llvm::SelectionDAG::getJumpTable()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02741">getKnownUndefForVectorBinop()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02095">llvm::SelectionDAG::getLabelNode()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02474">getLeftShift()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07657">llvm::SelectionDAG::getLifetimeNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07774">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l02620">getLoadStackGuard()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00292">llvm::getLoadStoreStride()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08045">llvm::SelectionDAG::getLoadVP()</a>, <a class="el" href="StatepointLowering_8h_source.html#l00050">llvm::StatepointLoweringState::getLocation()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09740">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08710">llvm::SelectionDAG::getMaskedGather()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08615">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08757">llvm::SelectionDAG::getMaskedScatter()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08661">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01820">llvm::SelectionDAG::getMCSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02149">llvm::SelectionDAG::getMDNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06746">getMemcpyLoadsAndStores()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07615">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06948">getMemmoveLoadsAndStores()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00230">llvm::getMemoryPtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07064">getMemsetStores()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06627">getMemsetStringVal()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00729">llvm::AMDGPUTargetLowering::getNegatedExpression()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16854">llvm::PPCTargetLowering::getNegatedExpression()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l06660">llvm::TargetLowering::getNegatedExpression()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11812">llvm::SelectionDAG::getNeutralElement()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04939">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08932">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05899">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06388">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04964">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09057">llvm::SelectionDAG::getNode()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00385">llvm::getNodeAVL()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00218">llvm::getNodeChain()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00390">llvm::getNodeMask()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00353">llvm::getNodePassthru()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50997">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27580">getPrefetchNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07687">llvm::SelectionDAG::getPseudoProbeNode()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04438">llvm::AMDGPUTargetLowering::getRecipEstimate()</a>, <a class="el" href="TargetLowering_8h_source.html#l04634">llvm::TargetLowering::getRecipEstimate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02061">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02076">llvm::SelectionDAG::getRegisterMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11500">llvm::BuildVectorSDNode::getRepeatedSequence()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14167">getScalarValueForVectorElement()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27549">getScatterNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08571">llvm::SelectionDAG::getScatterVP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08713">getShuffleScalarElt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02742">llvm::SelectionDAG::getSplatSourceVector()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01810">getSplatValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11460">llvm::BuildVectorSDNode::getSplatValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02795">llvm::SelectionDAG::getSplatValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06356">getSplitVectorSrc()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04420">llvm::AMDGPUTargetLowering::getSqrtEstimate()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l01240">llvm::NVPTXTargetLowering::getSqrtEstimate()</a>, <a class="el" href="TargetLowering_8h_source.html#l04611">llvm::TargetLowering::getSqrtEstimate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02134">llvm::SelectionDAG::getSrcValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06564">llvm::SelectionDAG::getStackArgumentTokenFactor()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07895">llvm::SelectionDAG::getStore()</a>, <a class="el" href="VECustomDAG_8cpp_source.html#l00332">llvm::getStoredValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08139">llvm::SelectionDAG::getStoreVP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01348">llvm::SelectionDAG::getStrictFPExtendOrRound()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08298">llvm::SelectionDAG::getStridedLoadVP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08391">llvm::SelectionDAG::getStridedStoreVP()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21290">getSubVectorSrc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01829">llvm::SelectionDAG::getTargetExternalSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09770">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01767">llvm::SelectionDAG::getTargetIndex()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09780">llvm::SelectionDAG::getTargetInsertSubreg()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l03329">getTruncatedUSUBSAT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07947">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08196">llvm::SelectionDAG::getTruncStoreVP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08447">llvm::SelectionDAG::getTruncStridedStoreVP()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02399">getUsefulBitsForUse()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l01530">llvm::SelectionDAGBuilder::getValueImpl()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01878">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01583">getVLOperand()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l02374">HandleMergeInputChains()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24188">incDecVectorConstant()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03489">insertSubReg()</a>, <a class="el" href="CSKYISelDAGToDAG_8cpp_source.html#l00323">InvertCarryFlag()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14744">IsCMPZCSINC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50605">isFNEG()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05045">llvm::TargetLowering::isGAPlusOffset()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49660">isHorizontalBinOp()</a>, <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00820">llvm::GCNTTIImpl::isInlineAsmSourceOfDivergence()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06978">IsNOT()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06368">isOnlyUsedByStores()</a>, <a class="el" href="CodeGenPrepare_8cpp_source.html#l04850">IsOperandAMemoryOperand()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l05042">isSaturatingMinMax()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14778">isScalarToVec()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07636">IsSingleInstrConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11872">isTargetShuffleEquivalent()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06893">isVMOVModifiedImm()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12443">llvm::RISCVTargetLowering::joinRegisterPartsIntoValue()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01467">llvm::SystemZTargetLowering::joinRegisterPartsIntoValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l03998">llvm::TargetLowering::joinRegisterPartsIntoValue()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l09703">llvm::TargetLowering::LegalizeSetCCCondCode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19267">legalizeSVEGatherPrefetchOffsVec()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11739">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19149">lower1BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19069">lower1BitShuffleAsKSHIFTR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28943">LowerABS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28873">LowerADDSAT_SUBSAT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31797">LowerADDSUBCARRY()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03601">lowerADDSUBCARRY()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05022">LowerADDSUBSAT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24003">LowerAndToBT()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l01445">LowerAndToBTST()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05140">llvm::TargetLowering::LowerAsmOutputForConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55727">llvm::X86TargetLowering::LowerAsmOutputForConstraint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09075">LowerAsSplatVectorLoad()</a>, <a class="el" href="StatepointLowering_8cpp_source.html#l00736">llvm::SelectionDAGBuilder::LowerAsSTATEPOINT()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01085">llvm::VETargetLowering::lowerATOMIC_FENCE()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03099">LowerATOMIC_LOAD_STORE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10204">LowerAtomicLoadStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28980">LowerAVG()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04934">lowerBALLOTIntrinsic()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02359">llvm::HexagonTargetLowering::LowerBITCAST()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31225">LowerBITCAST()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05337">LowerBRCOND()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02785">llvm::HexagonTargetLowering::LowerBUILD_VECTOR()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01817">llvm::VETargetLowering::lowerBUILD_VECTOR()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02067">lowerBUILD_VECTOR()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07653">LowerBUILD_VECTOR_i1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10998">LowerBUILD_VECTORAsVariablePermute()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07716">LowerBUILD_VECTORToVIDUP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09551">lowerBuildVectorAsBroadcast()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07594">LowerBuildVectorOfFPExt()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07541">LowerBuildVectorOfFPTrunc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10626">lowerBuildVectorToBitOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08857">LowerBuildVectorv16i8()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08936">LowerBuildVectorv4x32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08923">LowerBuildVectorv8i16()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00403">llvm::HexagonTargetLowering::LowerCall()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03046">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00570">llvm::VETargetLowering::LowerCall()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01058">LowerCallResult()</a>, <a class="el" href="ARCISelLowering_8cpp_source.html#l00408">lowerCallResult()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09628">llvm::TargetLowering::LowerCallTo()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l08795">llvm::TargetLowering::lowerCmpEqZeroToCtlzSrl()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02839">llvm::HexagonTargetLowering::LowerCONCAT_VECTORS()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03064">lowerConstant()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l01975">LowerConvertLow()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06413">LowerCTTZ()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01572">llvm::AMDGPUTargetLowering::LowerDIVREM24()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l01305">lowerDSPIntr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25418">LowerEXTEND_VECTOR_INREG()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08971">LowerEXTRACT_VECTOR_ELT()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02879">llvm::VETargetLowering::lowerEXTRACT_VECTOR_ELT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19622">LowerEXTRACT_VECTOR_ELT_SSE4()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02408">LowerF128_FPEXTEND()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02424">LowerF128_FPROUND()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02838">LowerF128Load()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02804">LowerF64Op()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02950">LowerFNEGorFABS()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00430">llvm::VETargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02586">llvm::AMDGPUTargetLowering::LowerFP_TO_FP16()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02685">llvm::AMDGPUTargetLowering::LowerFP_TO_INT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05879">LowerFP_TO_INT_SAT()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01789">lowerFP_TO_INT_SAT()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02441">LowerFP_TO_SINT()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02789">lowerFP_TO_SINT_STORE()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02498">LowerFP_TO_UINT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20813">lowerFPToIntToFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30388">LowerFunnelShift()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01201">llvm::AMDGPUTargetLowering::LowerGlobalAddress()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01431">lowerI128ToGR128()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20710">LowerI64IntToFP16()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20668">LowerI64IntToFP_AVX512DQ()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02924">llvm::VETargetLowering::lowerINSERT_VECTOR_ELT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20860">lowerINT_TO_FP_vXi64()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00729">llvm::HexagonTargetLowering::LowerINTRINSIC_VOID()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27754">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00164">llvm::HexagonTargetLowering::LowerINTRINSIC_WO_CHAIN()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03109">llvm::SparcTargetLowering::LowerINTRINSIC_WO_CHAIN()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01753">llvm::VETargetLowering::lowerINTRINSIC_WO_CHAIN()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02946">llvm::HexagonTargetLowering::LowerLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25740">LowerLoad()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l02679">llvm::MipsTargetLowering::lowerLOAD()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01310">lowerLoadF128()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01355">lowerLoadI1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32105">LowerMGATHER()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28995">LowerMINMAX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31934">LowerMSCATTER()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00888">llvm::LanaiTargetLowering::LowerMUL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09467">LowerMUL()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05353">llvm::AArch64TargetLowering::LowerOperation()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10337">llvm::ARMTargetLowering::LowerOperation()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l00839">llvm::AVRTargetLowering::LowerOperation()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03178">llvm::HexagonTargetLowering::LowerOperation()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00110">llvm::LoongArchTargetLowering::LowerOperation()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01214">llvm::MipsTargetLowering::LowerOperation()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l02212">llvm::NVPTXTargetLowering::LowerOperation()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11133">llvm::PPCTargetLowering::LowerOperation()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00394">llvm::R600TargetLowering::LowerOperation()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l03090">llvm::RISCVTargetLowering::LowerOperation()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04645">llvm::SITargetLowering::LowerOperation()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l05819">llvm::SystemZTargetLowering::LowerOperationWrapper()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l10024">llvm::TargetLowering::LowerOperationWrapper()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31567">LowerPARITY()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l00356">llvm::VETargetLowering::LowerReturn()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00253">llvm::SparcTargetLowering::LowerReturn_32()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01168">llvm::HexagonTargetLowering::LowerRETURNADDR()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01266">llvm::MSP430TargetLowering::LowerRETURNADDR()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02769">LowerRETURNADDR()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01733">lowerRETURNADDR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30554">LowerRotate()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02352">llvm::HexagonTargetLowering::LowerROTL()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l05261">LowerSaturatingConditional()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01029">llvm::HexagonTargetLowering::LowerSETCC()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06555">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29901">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29651">LowerShiftByScalarImmediate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29782">LowerShiftByScalarVariable()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12718">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12662">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13323">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12806">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12967">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14449">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13474">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13069">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13552">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14214">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14730">lowerShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16768">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17054">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14755">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17440">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13701">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13886">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14321">lowerShuffleAsTruncBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13006">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13531">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12417">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17699">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14048">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14395">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12110">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12613">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12052">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17672">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13859">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17314">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12249">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12374">lowerShuffleWithVPMOV()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02470">LowerSINT_TO_FP()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02927">LowerSTORE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10066">LowerSTORE()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02978">llvm::HexagonTargetLowering::LowerStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25651">LowerStore()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01528">llvm::VETargetLowering::lowerSTORE()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01481">lowerStoreI1()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16214">LowerSVEIntrinsicEXT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10337">lowerToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10502">LowerToHorizontalOp()</a>, <a class="el" href="VVPISelLowering_8cpp_source.html#l00038">llvm::VETargetLowering::lowerToVVP()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09160">LowerTruncate()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l01604">LowerTruncateToBTST()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03096">llvm::HexagonTargetLowering::LowerUAddSubO()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02519">LowerUINT_TO_FP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21256">lowerUINT_TO_FP_v2i32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21309">lowerUINT_TO_FP_vXi32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16191">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16934">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18476">lowerV4X128Shuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10131">LowerVecReduce()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10197">LowerVecReduceF()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l02188">llvm::HexagonTargetLowering::LowerVECTOR_SHUFFLE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08681">LowerVECTOR_SHUFFLE()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02599">lowerVECTOR_SHUFFLE()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02658">lowerVECTOR_SHUFFLE_ILVEV()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02798">lowerVECTOR_SHUFFLE_ILVL()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02704">lowerVECTOR_SHUFFLE_ILVOD()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02751">lowerVECTOR_SHUFFLE_ILVR()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02846">lowerVECTOR_SHUFFLE_PCKEV()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02889">lowerVECTOR_SHUFFLE_PCKOD()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l02545">lowerVECTOR_SHUFFLE_SHF()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08544">LowerVECTOR_SHUFFLEUsingMovs()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l08630">LowerVECTOR_SHUFFLEUsingOneOff()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23455">LowerVectorAllZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31406">LowerVectorCTPOP()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09220">LowerVectorExtend()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l04651">lowerVectorIntrinsicScalars()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l01089">llvm::HexagonTargetLowering::LowerVSELECT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19506">lowerVSELECTtoVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24271">LowerVSETCC()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06680">LowerVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24218">LowerVSETCCWithSUBUS()</a>, <a class="el" href="VVPISelLowering_8cpp_source.html#l00263">llvm::VETargetLowering::lowerVVP_GATHER_SCATTER()</a>, <a class="el" href="VVPISelLowering_8cpp_source.html#l00123">llvm::VETargetLowering::lowerVVP_LOAD_STORE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50849">lowerX86FPLogicOp()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03627">LowerXALUO()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10579">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37699">matchBinaryPermuteShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10977">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l06746">matchBSwapHWordOrAndAnd()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00211">AMDGPUDAGToDAGISel::matchLoadD16FromBuildVector()</a>, <a class="el" href="SelectionDAGAddressAnalysis_8cpp_source.html#l00193">matchLSNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53280">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53388">matchPMADDWD_2()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l02033">matchSplatAsGather()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23521">MatchVectorAllZeroTest()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l01644">matchZExtFromI32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10704">materializeVectorConstant()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06612">MergeInputChains()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09551">llvm::SelectionDAG::MorphNodeTo()</a>, <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l00784">moveBelowOrigChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09604">llvm::SelectionDAG::mutateStrictFPToFP()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21342">narrowExtractedVectorBinOp()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21473">narrowExtractedVectorLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54324">narrowExtractedVectorSelect()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00815">narrowIfNeeded()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21305">narrowInsertExtractVectorBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37236">narrowLoadToVZLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40744">narrowShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44268">narrowVectorSelect()</a>, <a class="el" href="LegalizeTypes_8h_source.html#l00179">llvm::DAGTypeLegalizer::NoteDeletion()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01734">optimizeLogicalImm()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l21922">partitionShuffleOfConcats()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13285">PerformABSCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01061">performADDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13317">PerformADDCombineWithOperands()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04475">PerformADDCombineWithOperands()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15699">performAddCSelIntoCSinc()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12907">PerformAddcSubcCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15772">performAddDotCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13300">PerformADDECombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12940">PerformAddeSubeCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15848">performAddSubLongCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15660">performAddUADDVCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13483">PerformADDVecReduce()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04603">PerformANDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14170">PerformANDCombine()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00402">performANDCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00764">performANDCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00475">performANDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14954">performANDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14758">performANDORCSELCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15047">PerformARMBUILD_VECTORCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02963">llvm::AMDGPUTargetLowering::performAssertSZExtCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14668">PerformBFICombine()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03195">llvm::SparcTargetLowering::PerformBITCASTCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18270">PerformBITCASTCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08603">performBITREVERSECombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18037">llvm::ARMTargetLowering::PerformBRCONDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18186">performBRCONDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19432">performBSPExpandForSVE()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15014">PerformBUILD_VECTORCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14144">performBuildShuffleExtendCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15990">performBuildVectorCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18077">llvm::ARMTargetLowering::PerformCMOVCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00737">performCMovFPCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17776">llvm::ARMTargetLowering::PerformCMOVToBFICombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14777">PerformCMPZCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15176">performConcatVectorsCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18112">performCONDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14790">PerformCSETCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03488">llvm::AMDGPUTargetLowering::performCtlz_CttzCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03941">llvm::AMDGPUTargetLowering::PerformDAGCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18581">llvm::ARMTargetLowering::PerformDAGCombine()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l03292">llvm::HexagonTargetLowering::PerformDAGCombine()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01474">llvm::LanaiTargetLowering::PerformDAGCombine()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00724">llvm::LoongArchTargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01145">llvm::MipsTargetLowering::PerformDAGCombine()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15100">llvm::PPCTargetLowering::PerformDAGCombine()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01700">llvm::R600TargetLowering::PerformDAGCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08819">llvm::RISCVTargetLowering::PerformDAGCombine()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11438">llvm::SITargetLowering::PerformDAGCombine()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03207">llvm::SparcTargetLowering::PerformDAGCombine()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l07124">llvm::SystemZTargetLowering::PerformDAGCombine()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l05075">llvm::TargetLowering::PerformDAGCombine()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02792">llvm::VETargetLowering::PerformDAGCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55024">llvm::X86TargetLowering::PerformDAGCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00547">performDivRemCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00838">performDSPShiftCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18802">performDUPCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19457">performDupLane128Combine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17567">PerformExtendCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16794">performExtendCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15319">PerformExtractEltCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15258">PerformExtractEltToVMOVRRD()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16567">PerformExtractFpToIntStores()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15345">performExtractSubvectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15106">performExtractVectorEltCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03904">llvm::AMDGPUTargetLowering::performFAbsCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16738">PerformFAddVSelectCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14527">performFDivCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15042">performFirstTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18418">performFlagSettingCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03694">llvm::AMDGPUTargetLowering::performFNegCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08549">performFP_TO_INT_SATCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08502">performFP_TO_INTCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17610">PerformFPExtendCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19400">performFPExtendCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14456">performFpToIntCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19033">performGatherLoadCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17324">performGLD1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18831">performGlobalAddressCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17909">PerformHWLoopCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15229">PerformInsertEltCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15440">PerformInsertSubvectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15368">performInsertSubvectorCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17182">llvm::ARMTargetLowering::PerformIntrinsicCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02986">llvm::AMDGPUTargetLowering::performIntrinsicWOChainCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14415">performIntToFpCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15072">performLastTrueTestVectorCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16891">performLD1Combine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16943">performLD1ReplicateCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16331">PerformLOADCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02853">llvm::AMDGPUTargetLowering::performLoadCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17153">PerformLongShiftCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00945">performMADD_MSUBCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17756">performMaskedGatherScatterCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17662">PerformMinMaxCombine()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l05125">PerformMinMaxFpToSatCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17621">PerformMinMaxToSatCombine()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04848">PerformMULCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13980">PerformMULCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00822">performMULCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03291">llvm::AMDGPUTargetLowering::performMulCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14226">performMulCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03389">llvm::AMDGPUTargetLowering::performMulhsCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03422">llvm::AMDGPUTargetLowering::performMulhuCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03346">llvm::AMDGPUTargetLowering::performMulLoHiCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14208">performMulVectorExtendCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18477">llvm::ARMTargetLowering::PerformMVEExtCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18308">llvm::ARMTargetLowering::PerformMVETruncCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16045">PerformMVEVLDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13915">PerformMVEVMULLCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15812">performNegCSelCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17794">performNEONPostLDSTCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18821">performNVCASTCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14463">PerformORCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08132">performORCombine()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00506">performORCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00847">performORCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00590">performORCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14815">performORCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14437">PerformORCombine_i1()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14280">PerformORCombineToBFI()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14220">PerformORCombineToSMULWBT()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17423">performPostLD1Combine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15138">PerformPREDICATE_CASTCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03929">llvm::AMDGPUTargetLowering::performRcpCombine()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04678">PerformREMCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18929">performScatterStoreCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12968">PerformSELECTCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00656">performSELECTCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03605">llvm::AMDGPUTargetLowering::performSelectCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18739">performSelectCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15613">performSetccAddFolding()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04873">PerformSETCCCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00961">performSETCCCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08176">performSETCCCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18353">performSETCCCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18480">performSetccMergeZeroCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18441">performSetCCPunpkCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17409">PerformShiftCombine()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04861">PerformSHLCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01093">performSHLCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00863">performSHLCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03035">llvm::AMDGPUTargetLowering::performShlCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13683">PerformSHLSimplify()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15481">PerformShuffleVMOVNCombine()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08223">performSIGN_EXTEND_INREGCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15380">PerformSignExtendInregCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19135">performSignExtendInRegCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16755">performSignExtendSetCCCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17213">performSpliceCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l18410">PerformSplittingMVEEXTToWideningLoad()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16525">PerformSplittingMVETruncToNarrowingStores()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16432">PerformSplittingToNarrowingStores()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17486">PerformSplittingToWideningLoad()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08656">performSRACombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00886">performSRACombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03103">llvm::AMDGPUTargetLowering::performSraCombine()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l00465">performSRLCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00932">performSRLCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03138">llvm::AMDGPUTargetLowering::performSrlCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16601">PerformSTORECombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02906">llvm::AMDGPUTargetLowering::performStoreCombine()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04574">PerformStoreRetvalCombine()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l01461">PerformSUBCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13831">PerformSUBCombine()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01046">performSUBCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13811">PerformSubCSINCCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17404">performSunpkloCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14863">performSVEAndCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19378">performSVESpliceCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18599">performTBZCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l03186">llvm::AMDGPUTargetLowering::performTruncateCombine()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02706">performTruncateCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16347">PerformTruncatingStoreCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13919">performUADDVCombine()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l05148">PerformUMinFpToSatCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l12885">PerformUMLALCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17223">performUnpackCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17272">performUzpCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15196">PerformVCMPCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16690">PerformVCVTCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16790">PerformVDIVCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16293">PerformVDUPCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16250">PerformVDUPLANECombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16840">PerformVECREDUCE_ADDCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13870">performVecReduceAddCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13792">performVecReduceAddCombineWithUADDLP()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15171">PerformVECTOR_REG_CASTCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15506">PerformVECTOR_SHUFFLECombine()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02435">performVECTOR_SHUFFLECombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15959">performVectorAddSubExtCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14369">performVectorCompareAndMaskUnaryOpCombine()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02460">performVectorExtendCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17383">performVectorShiftCombine()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02507">performVectorTruncZeroCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l16037">PerformVLDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14904">PerformVMOVDRRCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14920">PerformVMOVhrCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17097">PerformVMOVNCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14967">PerformVMOVrhCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14812">PerformVMOVRRDCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13884">PerformVMULCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13079">PerformVQDMULHCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17137">PerformVQMOVNCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13187">PerformVSELECTCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00974">performVSELECTCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18668">performVSelectCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13227">PerformVSetCCToVCTPCombine()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l14563">PerformXORCombine()</a>, <a class="el" href="MipsSEISelLowering_8cpp_source.html#l00991">performXORCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13970">performXorCombine()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11784">llvm::SITargetLowering::PostISelFolding()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05094">PrepareTailCall()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00045">llvm::RISCVDAGToDAGISel::PreprocessISelDAG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51504">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47376">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47432">PromoteMaskArithmetic()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l03753">promoteToConstantPool()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53572">pushAddIntoCmovOfConsts()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09354">llvm::AArch64TargetLowering::ReconstructShuffle()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09675">ReconstructTruncateFromBuildVector()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l20384">reduceBuildVecToShuffleWithZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49130">reduceMaskedLoadToScalarLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49266">reduceMaskedStoreToScalarStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46048">reduceVMULWidth()</a>, <a class="el" href="PPCISelDAGToDAG_8cpp_source.html#l07255">reduceVSXSwap()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00920">llvm::SelectionDAG::RemoveDeadNodes()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19334">removeRedundantInsertVectorElt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10193">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10137">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20150">ReplaceCMP_SWAP_128Results()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10255">ReplaceCMP_SWAP_64Results()</a>, <a class="el" href="XCoreISelDAGToDAG_8cpp_source.html#l00217">replaceInChain()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10489">llvm::ARMTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l00871">llvm::AVRTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11225">llvm::PPCTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00577">llvm::R600TargetLowering::ReplaceNodeResults()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l06834">llvm::RISCVTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04971">llvm::SITargetLowering::ReplaceNodeResults()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l03476">llvm::SparcTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32362">llvm::X86TargetLowering::ReplaceNodeResults()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l22384">replaceShuffleOfInsert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17089">replaceSplatVectorStore()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17022">replaceZeroVectorStore()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12902">llvm::SITargetLowering::requiresUniformRegister()</a>, <a class="el" href="LegalizeTypes_8cpp_source.html#l00202">llvm::DAGTypeLegalizer::run()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l23491">scalarizeBinOpOfSplats()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43594">scalarizeExtEltFP()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l19724">scalarizeExtractedBinop()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25617">scalarizeVectorStore()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17872">SearchLoopIntrinsic()</a>, <a class="el" href="LoongArchISelDAGToDAG_8cpp_source.html#l00023">llvm::LoongArchDAGToDAGISel::Select()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00582">llvm::RISCVDAGToDAGISel::Select()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l02730">llvm::PPCTargetLowering::SelectAddressRegImm()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l01856">llvm::RISCVDAGToDAGISel::SelectAddrRegImm()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00318">llvm::HexagonDAGToDAGISel::SelectBrevLdIntrinsic()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00453">AMDGPUDAGToDAGISel::SelectBuildVector()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l02792">llvm::SelectionDAGISel::SelectCodeCommon()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l01786">selectConstantAddr()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l02466">llvm::HexagonDAGToDAGISel::SelectHVXDualOutput()</a>, <a class="el" href="PPCISelDAGToDAG_8cpp_source.html#l01277">selectI64Imm()</a>, <a class="el" href="PPCISelDAGToDAG_8cpp_source.html#l00928">selectI64ImmDirect()</a>, <a class="el" href="PPCISelDAGToDAG_8cpp_source.html#l01157">selectI64ImmDirectPrefix()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00158">selectImmSeq()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00066">llvm::HexagonDAGToDAGISel::SelectIndexedLoad()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00463">llvm::HexagonDAGToDAGISel::SelectIndexedStore()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00359">llvm::HexagonDAGToDAGISel::SelectNewCircIntrinsic()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l17953">llvm::PPCTargetLowering::SelectOptimalAddrMode()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l01748">SelectSAddrFI()</a>, <a class="el" href="LoongArchISelDAGToDAG_8cpp_source.html#l00091">llvm::LoongArchDAGToDAGISel::selectShiftMask()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l01946">llvm::RISCVDAGToDAGISel::selectShiftMask()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l02028">llvm::RISCVDAGToDAGISel::selectSHXADDOp()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00770">llvm::HexagonDAGToDAGISel::SelectVAlign()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00296">llvm::RISCVDAGToDAGISel::selectVLSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00339">llvm::RISCVDAGToDAGISel::selectVLSEGFF()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00384">llvm::RISCVDAGToDAGISel::selectVLXSEG()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00079">llvm::FunctionLoweringInfo::set()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l17523">ShrinkLoadReplaceStoreWithStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40902">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l04256">simplifyDivRem()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08857">llvm::SelectionDAG::simplifyFPBinop()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02758">simplifyMul24()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00654">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00901">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03522">llvm::TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08803">llvm::SelectionDAG::simplifySelect()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l04133">llvm::TargetLowering::SimplifySetCC()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03954">simplifySetCCWithCTPOP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08833">llvm::SelectionDAG::simplifyShift()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l22437">simplifyShuffleOfShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09394">SkipExtensionForVMULL()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00298">llvm::TargetLowering::softenSetCCOperands()</a>, <a class="el" href="VVPISelLowering_8cpp_source.html#l00176">llvm::VETargetLowering::splitPackedLoadStore()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17142">splitStores()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06560">splitVectorOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25583">splitVectorStore()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00216">llvm::HexagonDAGToDAGISel::StoreInstrForLoadIntrinsic()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l16968">stripModuloOnShift()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l08033">transformAddImmMulImm()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l07808">transformAddShlImm()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l05283">transformCallee()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02655">truncateVectorWithNARROW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21943">truncateVectorWithPACK()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10792">tryAdvSIMDModImm16()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10744">tryAdvSIMDModImm32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10832">tryAdvSIMDModImm321s()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10723">tryAdvSIMDModImm64()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10863">tryAdvSIMDModImm8()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10884">tryAdvSIMDModImmFP()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02652">tryBitfieldInsertOpFromOr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02564">tryBitfieldInsertOpFromOrAndImm()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l05225">tryBuildVectorShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l15579">TryCombineBaseUpdate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16161">tryCombineCRC32()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15409">tryCombineFixedPointConvert()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16058">tryCombineLongOpWithDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16090">tryCombineShiftImm()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14658">tryCombineToBSL()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14618">tryCombineToEXTR()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16240">tryConvertSVEWideCompare()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l13338">TryDistrubutionADDVecReduce()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15472">tryExtendDUPToExtractHigh()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l03405">tryFoldToZero()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10022">tryFormConcatFromShuffle()</a>, <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l00251">llvm::HexagonDAGToDAGISel::tryLoadOfLoadIntrinsic()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10940">tryLowerToSLI()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04781">TryMULWIDECombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18630">trySwapVSelectOperands()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l11318">tryToFoldExtendOfConstant()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l11275">tryToFoldExtendSelectLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l11708">tryToFoldExtOfExtload()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l11739">tryToFoldExtOfLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l11782">tryToFoldExtOfMaskedLoad()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18308">tryToWidenSetCCOperands()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10418">tryWidenMaskForShuffle()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06990">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20771">vectorizeExtractedCast()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l06907">visitORCommutative()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01094">Widen()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l12201">widenCtPop()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00606">widenVectorToPartType()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l12016">llvm::SITargetLowering::wrapAddr64Rsrc()</a>.</p>

</div>
</div>
<a id="a430025e146710444567fa8bd1da2d3a9" name="a430025e146710444567fa8bd1da2d3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a430025e146710444567fa8bd1da2d3a9">&#9670;&#160;</a></span>setInfoSVEStN()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumVecs&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> setInfoSVEStN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TLI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">AArch64TargetLowering::IntrinsicInfo &amp;</td>          <td class="paramname"><span class="paramname"><em>Info</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1CallInst.html">CallInst</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the IntrinsicInfo for the <code>aarch64_sve_st&lt;N&gt;</code> intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12363">12363</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrTypes_8h_source.html#l01339">llvm::CallBase::arg_size()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="InstrTypes_8h_source.html#l01341">llvm::CallBase::getArgOperand()</a>, <a class="el" href="Type_8h_source.html#l00128">llvm::Type::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l01482">llvm::TargetLoweringBase::getMemValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00295">llvm::EVT::getScalarType()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00322">llvm::EVT::getVectorElementCount()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12388">llvm::AArch64TargetLowering::getTgtMemIntrinsic()</a>.</p>

</div>
</div>
<a id="aca66750f8ee53c16cb1f5de41009e426" name="aca66750f8ee53c16cb1f5de41009e426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca66750f8ee53c16cb1f5de41009e426">&#9670;&#160;</a></span>skipExtensionForVectorMULL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> skipExtensionForVectorMULL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04213">4213</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelLowering_8cpp_source.html#l04170">addRequiredExtensionForVectorMULL()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00766">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00514">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00805">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l01193">llvm::MVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01798">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01216">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00400">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="APInt_8cpp_source.html#l00994">llvm::APInt::zextOrTrunc()</a>.</p>

</div>
</div>
<a id="a08cd5aff41893fe53fb76f2a9081ece5" name="a08cd5aff41893fe53fb76f2a9081ece5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cd5aff41893fe53fb76f2a9081ece5">&#9670;&#160;</a></span>splitInt128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; splitInt128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20089">20089</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::i128</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00693">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00769">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20150">ReplaceCMP_SWAP_128Results()</a>.</p>

</div>
</div>
<a id="a0bbdb7f279f14b5f7ff6d7d9a2a97765" name="a0bbdb7f279f14b5f7ff6d7d9a2a97765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbdb7f279f14b5f7ff6d7d9a2a97765">&#9670;&#160;</a></span>splitStores()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStores </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17142">17142</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01278">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02374">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01365">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00420">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00449">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01346">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01348">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07874">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02373">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="Function_8h_source.html#l00661">llvm::Function::hasMinSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="ValueTypes_8h_source.html#l00164">llvm::EVT::isFixedLengthVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02312">llvm::LSBaseSDNode::isIndexed()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01301">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17089">replaceSplatVectorStore()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17022">replaceZeroVectorStore()</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00124">llvm::MVT::v2i64</a>.</p>

</div>
</div>
<a id="a6a7f067c980840336e15888700870c6a" name="a6a7f067c980840336e15888700870c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7f067c980840336e15888700870c6a">&#9670;&#160;</a></span>splitStoreSplat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitStoreSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>St</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>SplatVal</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumVecElts</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16821">16821</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="Alignment_8h_source.html#l00213">llvm::commonAlignment()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01278">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02374">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01365">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01346">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01348">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07874">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00172">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00079">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="Casting_8h_source.html#l00548">llvm::isa()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02368">llvm::StoreSDNode::isTruncatingStore()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17089">replaceSplatVectorStore()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17022">replaceZeroVectorStore()</a>.</p>

</div>
</div>
<a id="a53f96d02cdaf11793d6e4cec4462ae26" name="a53f96d02cdaf11793d6e4cec4462ae26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f96d02cdaf11793d6e4cec4462ae26">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumOptimizedImms</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of times immediates were optimized&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a967be3ec17a5edbe4fd5b45cd2bc75e7" name="a967be3ec17a5edbe4fd5b45cd2bc75e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967be3ec17a5edbe4fd5b45cd2bc75e7">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumShiftInserts</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of vector shift inserts&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e4db8f05f5d3fe014af90a4fe9993b" name="a38e4db8f05f5d3fe014af90a4fe9993b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e4db8f05f5d3fe014af90a4fe9993b">&#9670;&#160;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTailCalls</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of tail calls&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cce50ef77513b8bd1cbeb48b4d9339d" name="a3cce50ef77513b8bd1cbeb48b4d9339d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cce50ef77513b8bd1cbeb48b4d9339d">&#9670;&#160;</a></span>tryAdvSIMDModImm16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *</td>          <td class="paramname"><span class="paramname"><em>LHS</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10792">10792</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00518">llvm::AArch64_AM::encodeAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00534">llvm::AArch64_AM::encodeAdvSIMDModImmType6()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00512">llvm::AArch64_AM::isAdvSIMDModImmType5()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00528">llvm::AArch64_AM::isAdvSIMDModImmType6()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00287">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v8i16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14954">performANDCombine()</a>.</p>

</div>
</div>
<a id="aed120dd6850080b309b6054efd2b142b" name="aed120dd6850080b309b6054efd2b142b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed120dd6850080b309b6054efd2b142b">&#9670;&#160;</a></span>tryAdvSIMDModImm32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *</td>          <td class="paramname"><span class="paramname"><em>LHS</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10744">10744</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00457">llvm::AArch64_AM::encodeAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00472">llvm::AArch64_AM::encodeAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00487">llvm::AArch64_AM::encodeAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00502">llvm::AArch64_AM::encodeAdvSIMDModImmType4()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00452">llvm::AArch64_AM::isAdvSIMDModImmType1()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00467">llvm::AArch64_AM::isAdvSIMDModImmType2()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00482">llvm::AArch64_AM::isAdvSIMDModImmType3()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00497">llvm::AArch64_AM::isAdvSIMDModImmType4()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00287">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">ConstantBuildVector()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14954">performANDCombine()</a>.</p>

</div>
</div>
<a id="a91b6b0ccb484e79d3d1558e8d9c12cd8" name="a91b6b0ccb484e79d3d1558e8d9c12cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b6b0ccb484e79d3d1558e8d9c12cd8">&#9670;&#160;</a></span>tryAdvSIMDModImm321s()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm321s </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10832">10832</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00549">llvm::AArch64_AM::encodeAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00569">llvm::AArch64_AM::encodeAdvSIMDModImmType8()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00544">llvm::AArch64_AM::isAdvSIMDModImmType7()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00559">llvm::AArch64_AM::isAdvSIMDModImmType8()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00287">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00107">llvm::MVT::v2i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a52b49fd007d3e59011c1e924579f3a80" name="a52b49fd007d3e59011c1e924579f3a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b49fd007d3e59011c1e924579f3a80">&#9670;&#160;</a></span>tryAdvSIMDModImm64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10723">10723</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00614">llvm::AArch64_AM::encodeAdvSIMDModImmType10()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00594">llvm::AArch64_AM::isAdvSIMDModImmType10()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00287">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00124">llvm::MVT::v2i64</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a55e427e6bf5d495e92fbbe9ba86e9990" name="a55e427e6bf5d495e92fbbe9ba86e9990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e427e6bf5d495e92fbbe9ba86e9990">&#9670;&#160;</a></span>tryAdvSIMDModImm8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImm8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10863">10863</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00580">llvm::AArch64_AM::encodeAdvSIMDModImmType9()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00574">llvm::AArch64_AM::isAdvSIMDModImmType9()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00287">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v8i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="a41506ddab8a425491f9ebf969036eb84" name="a41506ddab8a425491f9ebf969036eb84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41506ddab8a425491f9ebf969036eb84">&#9670;&#160;</a></span>tryAdvSIMDModImmFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryAdvSIMDModImmFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewOp</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bits</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10884">10884</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00663">llvm::AArch64_AM::encodeAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00712">llvm::AArch64_AM::encodeAdvSIMDModImmType12()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00656">llvm::AArch64_AM::isAdvSIMDModImmType11()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00706">llvm::AArch64_AM::isAdvSIMDModImmType12()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00287">llvm::AArch64ISD::NVCAST</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00161">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00178">llvm::MVT::v2f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::v4f32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l11099">ConstantBuildVector()</a>.</p>

</div>
</div>
<a id="aaae856ed3494d62692bb06a4d96dc33f" name="aaae856ed3494d62692bb06a4d96dc33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae856ed3494d62692bb06a4d96dc33f">&#9670;&#160;</a></span>tryCombineCRC32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineCRC32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16161">16161</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aa1aec95090eff4dcf6f51e0991ecc60e" name="aa1aec95090eff4dcf6f51e0991ecc60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1aec95090eff4dcf6f51e0991ecc60e">&#9670;&#160;</a></span>tryCombineFixedPointConvert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineFixedPointConvert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15409">15409</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00534">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00192">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00178">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00124">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::v4i32</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="adc515df450408045fd43835105d0c6ed" name="adc515df450408045fd43835105d0c6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc515df450408045fd43835105d0c6ed">&#9670;&#160;</a></span>tryCombineLongOpWithDup()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineLongOpWithDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IID</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16058">16058</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l03821">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15513">isEssentiallyExtractHighSubvector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Intrinsics_8h_source.html#l00045">llvm::Intrinsic::not_intrinsic</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15472">tryExtendDUPToExtractHigh()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19492">llvm::AArch64TargetLowering::PerformDAGCombine()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16794">performExtendCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="aad0fb69928bec544ec83f90f26393521" name="aad0fb69928bec544ec83f90f26393521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0fb69928bec544ec83f90f26393521">&#9670;&#160;</a></span>tryCombineShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IID</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16090">16090</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00524">llvm::MVT::getScalarType()</a>, <a class="el" href="APInt_8h_source.html#l01478">llvm::APInt::getSExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00883">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11394">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00199">llvm::AArch64ISD::SQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00201">llvm::AArch64ISD::SQSHLU_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00202">llvm::AArch64ISD::SRSHR_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00200">llvm::AArch64ISD::UQSHL_I</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00203">llvm::AArch64ISD::URSHR_I</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00194">llvm::AArch64ISD::VSHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ad56843b3d852a4e9f2f405861a3a570a" name="ad56843b3d852a4e9f2f405861a3a570a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad56843b3d852a4e9f2f405861a3a570a">&#9670;&#160;</a></span>tryCombineToBSL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToBSL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14658">14658</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00178">llvm::AArch64ISD::BSP</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00185">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00180">llvm::EVT::is64BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00260">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00264">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14815">performORCombine()</a>.</p>

</div>
</div>
<a id="ade8a40121f849c1f24906dfb1a4ecfd3" name="ade8a40121f849c1f24906dfb1a4ecfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8a40121f849c1f24906dfb1a4ecfd3">&#9670;&#160;</a></span>tryCombineToEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryCombineToEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>EXTR instruction extracts a contiguous chunk of bits from two existing registers viewed as a high/low pair. </p>
<p>This function looks for the pattern: <code>(or (shl VAL1, #N), (srl VAL2, #RegWidth-N))</code> and replaces it with an EXTR. Can't quite be done in TableGen because the two immediates aren't independent. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14618">14618</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetLowering_8h_source.html#l03815">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00153">llvm::AArch64ISD::EXTR</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14596">findEXTRHalf()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00340">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00667">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, and <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14815">performORCombine()</a>.</p>

</div>
</div>
<a id="a05f57690dd5d9df763d5b75d14bc47fd" name="a05f57690dd5d9df763d5b75d14bc47fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f57690dd5d9df763d5b75d14bc47fd">&#9670;&#160;</a></span>tryConvertSVEWideCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryConvertSVEWideCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DCI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16240">16240</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01839">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l05682">getIntrinsicID()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l03820">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00135">llvm::AArch64ISD::SETCC_MERGE_ZERO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00613">llvm::ISD::SPLAT_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16470">performIntrinsicCombine()</a>.</p>

</div>
</div>
<a id="ac2caac341848f2601e62da4fed020063" name="ac2caac341848f2601e62da4fed020063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2caac341848f2601e62da4fed020063">&#9670;&#160;</a></span>tryExtendDUPToExtractHigh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryExtendDUPToExtractHigh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15472">15472</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00156">llvm::AArch64ISD::DUP</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00158">llvm::AArch64ISD::DUPLANE16</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00159">llvm::AArch64ISD::DUPLANE32</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::DUPLANE64</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00157">llvm::AArch64ISD::DUPLANE8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00528">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00869">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01216">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00406">llvm::MVT::is64BitVector()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00164">llvm::AArch64ISD::MOVI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00166">llvm::AArch64ISD::MOVIedit</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00167">llvm::AArch64ISD::MOVImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00165">llvm::AArch64ISD::MOVIshift</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00170">llvm::AArch64ISD::MVNImsl</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00169">llvm::AArch64ISD::MVNIshift</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15848">performAddSubLongCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16058">tryCombineLongOpWithDup()</a>.</p>

</div>
</div>
<a id="a95b61f0543f51a5dca686a9f9f258240" name="a95b61f0543f51a5dca686a9f9f258240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b61f0543f51a5dca686a9f9f258240">&#9670;&#160;</a></span>tryFormConcatFromShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryFormConcatFromShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10022">10022</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00542">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00572">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00462">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00420">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00192">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10002">isConcatMask()</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

</div>
</div>
<a id="a254b0db030fe653dbe78f9336bf97c39" name="a254b0db030fe653dbe78f9336bf97c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254b0db030fe653dbe78f9336bf97c39">&#9670;&#160;</a></span>tryLowerToSLI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryLowerToSLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10940">10940</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00666">llvm::ISD::AND</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00173">llvm::AArch64ISD::BICi</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00549">llvm::SDNode::dump()</a>, <a class="el" href="Casting_8h_source.html#l00597">llvm::dyn_cast()</a>, <a class="el" href="APInt_8h_source.html#l00279">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00289">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01584">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10917">isAllConstantBuildVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00195">llvm::AArch64ISD::VLSHR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00194">llvm::AArch64ISD::VSHL</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00206">llvm::AArch64ISD::VSLI</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00207">llvm::AArch64ISD::VSRI</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="a19494f628ff5bd818b43081b5615420e" name="a19494f628ff5bd818b43081b5615420e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19494f628ff5bd818b43081b5615420e">&#9670;&#160;</a></span>trySwapVSelectOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> trySwapVSelectOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18630">18630</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01122">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01134">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01081">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00514">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::SDValue::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18668">performVSelectCombine()</a>.</p>

</div>
</div>
<a id="a07229844dfee2ef29637eec9717bede7" name="a07229844dfee2ef29637eec9717bede7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07229844dfee2ef29637eec9717bede7">&#9670;&#160;</a></span>tryToWidenSetCCOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryToWidenSetCCOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18308">18308</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01624">llvm::any_of()</a>, <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09798">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00633">llvm::SDNode::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00352">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00971">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00139">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00154">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00760">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00763">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18353">performSETCCCombine()</a>.</p>

</div>
</div>
<a id="a9d9cb8881ecb22d3225e564b5b2fb01c" name="a9d9cb8881ecb22d3225e564b5b2fb01c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9cb8881ecb22d3225e564b5b2fb01c">&#9670;&#160;</a></span>tryWidenMaskForShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> tryWidenMaskForShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10418">10418</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Casting_8h_source.html#l00565">llvm::cast()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02164">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00348">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l01176">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l01193">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00458">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01878">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l01216">llvm::MVT::getVectorVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00937">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10373">isWideTypeMask()</a>, and <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>.</p>

</div>
</div>
<a id="aadfa6a6899cb32e0b249dfe7d5ab904b" name="aadfa6a6899cb32e0b249dfe7d5ab904b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfa6a6899cb32e0b249dfe7d5ab904b">&#9670;&#160;</a></span>UseTlsOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Value.html">Value</a> * UseTlsOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IRB</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20612">20612</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRBuilder_8h_source.html#l02229">llvm::IRBuilderBase::CreateCall()</a>, <a class="el" href="IRBuilder_8h_source.html#l01740">llvm::IRBuilderBase::CreateConstGEP1_32()</a>, <a class="el" href="IRBuilder_8h_source.html#l01998">llvm::IRBuilderBase::CreatePointerCast()</a>, <a class="el" href="Function_8cpp_source.html#l01421">llvm::Intrinsic::getDeclaration()</a>, <a class="el" href="IRBuilder_8h_source.html#l00173">llvm::IRBuilderBase::GetInsertBlock()</a>, <a class="el" href="IRBuilder_8h_source.html#l00549">llvm::IRBuilderBase::getInt8PtrTy()</a>, <a class="el" href="IRBuilder_8h_source.html#l00491">llvm::IRBuilderBase::getInt8Ty()</a>, <a class="el" href="BasicBlock_8h_source.html#l00104">llvm::BasicBlock::getParent()</a>, <a class="el" href="GlobalValue_8h_source.html#l00636">llvm::GlobalValue::getParent()</a>, <a class="el" href="Type_8cpp_source.html#l00774">llvm::Type::getPointerTo()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20622">llvm::AArch64TargetLowering::getIRStackGuard()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l20672">llvm::AArch64TargetLowering::getSafeStackPointerLocation()</a>.</p>

</div>
</div>
<a id="a6280c4be708c3ce667f84f11d100e3c2" name="a6280c4be708c3ce667f84f11d100e3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6280c4be708c3ce667f84f11d100e3c2">&#9670;&#160;</a></span>valueToCarryFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> valueToCarryFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Value</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Invert</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03566">3566</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09214">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00270">llvm::MVT::Glue</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00139">llvm::AArch64ISD::SUBS</a>, and <a class="el" href="InstrProf_8h_source.html#l00113">llvm::Value</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03601">lowerADDSUBCARRY()</a>.</p>

</div>
</div>
<a id="aae138473fc11097221f02e42677663dc" name="aae138473fc11097221f02e42677663dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae138473fc11097221f02e42677663dc">&#9670;&#160;</a></span>WidenVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> WidenVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V64Reg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>WidenVector - Given a value in the V64 register class, produce the equivalent value in the V128 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09322">9322</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01449">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08908">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00971">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00300">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00308">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l01216">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00558">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10311">constructDup()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10055">GeneratePerfectShuffle()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l15176">performConcatVectorsCombine()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ab1bfc45744f3a9f8a6245e6f72ae10ac" name="ab1bfc45744f3a9f8a6245e6f72ae10ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bfc45744f3a9f8a6245e6f72ae10ac">&#9670;&#160;</a></span>EnableAArch64ELFLocalDynamicTLSGeneration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableAArch64ELFLocalDynamicTLSGeneration(&quot;aarch64-elf-ldtls-generation&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;), cl::init(false)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-elf-ldtls-generation&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Allow AArch64 Local Dynamic TLS code generation&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64MCInstLower_8cpp_source.html#l00114">llvm::AArch64MCInstLower::lowerSymbolOperandELF()</a>.</p>

</div>
</div>
<a id="af9930bfb993007ad032f5cc9100b2d8d" name="af9930bfb993007ad032f5cc9100b2d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9930bfb993007ad032f5cc9100b2d8d">&#9670;&#160;</a></span>EnableCombineMGatherIntrinsics</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableCombineMGatherIntrinsics(&quot;aarch64-enable-mgather-combine&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather intrinsics&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-enable-mgather-combine&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Combine extends of AArch64 masked &quot; &quot;gather intrinsics&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l19135">performSignExtendInRegCombine()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14863">performSVEAndCombine()</a>.</p>

</div>
</div>
<a id="a36d7a38420699a48e96b1e3b390abf80" name="a36d7a38420699a48e96b1e3b390abf80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d7a38420699a48e96b1e3b390abf80">&#9670;&#160;</a></span>EnableOptimizeLogicalImm</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; EnableOptimizeLogicalImm(&quot;aarch64-enable-logical-imm&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-enable-logical-imm&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable AArch64 logical imm instruction &quot; &quot;optimization&quot;)</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>)</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01829">llvm::AArch64TargetLowering::targetShrinkDemandedConstant()</a>.</p>

</div>
</div>
<a id="aee2d47ae29d47b14b759625ee38930cf" name="aee2d47ae29d47b14b759625ee38930cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2d47ae29d47b14b759625ee38930cf">&#9670;&#160;</a></span>MVT_CC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MVT.html">MVT</a> MVT_CC = MVT::i32</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value type used for condition codes. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l00130">130</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02885">emitComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l02990">emitConditionalComparison()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03259">getAArch64Cmp()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03391">getAArch64XALUOOp()</a>, and <a class="el" href="AArch64ISelLowering_8cpp_source.html#l14758">performANDORCSELCombine()</a>.</p>

</div>
</div>
<a id="a1a24fc2eb8c1af6d06ac15bcec47f088" name="a1a24fc2eb8c1af6d06ac15bcec47f088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a24fc2eb8c1af6d06ac15bcec47f088">&#9670;&#160;</a></span>true</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">true</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Simplify <code>Addr</code> given that the top byte of it is ignored by HW during / address translation. </p>
<p>static bool performTBISimplification(SDValue Addr,
                                     TargetLowering::DAGCombinerInfo &amp;DCI,
                                     SelectionDAG &amp;DAG) { APInt DemandedMask = APInt::getLowBitsSet(64, 56); KnownBits Known; TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), !DCI.isBeforeLegalizeOps()); const TargetLowering &amp;TLI = DAG.getTargetLoweringInfo(); if (TLI.SimplifyDemandedBits(Addr, DemandedMask, Known, TLO)) { DCI.CommitTargetLoweringOpt(TLO); return true; } return false; }</p>
<p>static SDValue foldTruncStoreOfExt(SelectionDAG &amp;DAG, SDNode *N) { assert((N-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a> == ISD::STORE || N-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a> == ISD::MSTORE) &amp;&amp; "Expected STORE dag node in input!");</p>
<p>if (auto Store = dyn_cast&lt;StoreSDNode&gt;(N)) { if (!Store-&gt;isTruncatingStore() || Store-&gt;isIndexed()) return <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>; SDValue Ext = Store-&gt;getValue(); auto ExtOpCode = Ext.getOpcode(); if (ExtOpCode != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e" title="ZERO_EXTEND - Used for integer types, zeroing the new bits.">ISD::ZERO_EXTEND</a> &amp;&amp; ExtOpCode != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602" title="Conversion operators.">ISD::SIGN_EXTEND</a> &amp;&amp; ExtOpCode != <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d" title="ANY_EXTEND - Used for integer types. The high bits are undefined.">ISD::ANY_EXTEND</a>) return <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>; SDValue Orig = Ext-&gt;getOperand(0); if (Store-&gt;getMemoryVT() != Orig.getValueType()) return <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>; return DAG.getStore(Store-&gt;getChain(), SDLoc(Store), Orig, Store-&gt;getBasePtr(), Store-&gt;getMemOperand()); }</p>
<p>return <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>; }</p>
<p>static SDValue performSTORECombine(SDNode *N,
                                   TargetLowering::DAGCombinerInfo &amp;DCI,
                                   SelectionDAG &amp;DAG,
                                   const AArch64Subtarget *Subtarget) { StoreSDNode *ST = cast&lt;StoreSDNode&gt;(N); SDValue Chain = ST-&gt;getChain(); SDValue Value = ST-&gt;getValue(); SDValue Ptr = ST-&gt;getBasePtr();</p>
<p>If this is an FP_ROUND followed by a store, fold this into a truncating store. We can do this even if this is already a truncstore. We purposefully don't care about legality of the nodes here as we know they can be split down into something legal. if (DCI.isBeforeLegalizeOps() &amp;&amp; Value.getOpcode() == <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110adaf9a3cb5c2ef5eb713bd6bf4ae23aeb" title="X = FP_ROUND(Y, TRUNC) - Rounding &#39;Y&#39; from a larger floating point type down to the precision of the ...">ISD::FP_ROUND</a> &amp;&amp; Value.getNode()-&gt;<a class="el" href="WebAssemblyRegStackify_8cpp.html#a3fe3a133bacc7200702bc7b0b13d092c">hasOneUse()</a> &amp;&amp; ST-&gt;isUnindexed() &amp;&amp; Subtarget-&gt;useSVEForFixedLengthVectors() &amp;&amp; Value.getValueType().isFixedLengthVector() &amp;&amp; Value.getValueType().getFixedSizeInBits() &gt;= Subtarget-&gt;getMinSVEVectorSizeInBits()) return DAG.getTruncStore(Chain, SDLoc(N), Value.getOperand(0), Ptr, ST-&gt;getMemoryVT(), ST-&gt;getMemOperand());</p>
<p>if (SDValue Split = splitStores(N, DCI, DAG, Subtarget)) return Split;</p>
<p>if (Subtarget-&gt;supportsAddressTopByteIgnored() &amp;&amp; performTBISimplification(N-&gt;getOperand(2), DCI, DAG)) return SDValue(N, 0);</p>
<p>if (SDValue Store = foldTruncStoreOfExt(DAG, N)) return Store;</p>
<p>return <a class="el" href="#a51cb24bd3e700fcf2f93d1afbb555a16">SDValue()</a>; }</p>
<p>static SDValue performMSTORECombine(SDNode *N,
                                    TargetLowering::DAGCombinerInfo &amp;DCI,
                                    SelectionDAG &amp;DAG,
                                    const AArch64Subtarget *Subtarget) { MaskedStoreSDNode *MST = cast&lt;MaskedStoreSDNode&gt;(N); SDValue Value = MST-&gt;getValue(); SDValue Mask = MST-&gt;getMask(); SDLoc <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL(N)</a>;</p>
<p>If this is a UZP1 followed by a masked store, fold this into a masked truncating store. We can do this even if this is already a masked truncstore. if (Value.getOpcode() == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">AArch64ISD::UZP1</a> &amp;&amp; Value-&gt;<a class="el" href="WebAssemblyRegStackify_8cpp.html#a3fe3a133bacc7200702bc7b0b13d092c">hasOneUse()</a> &amp;&amp; MST-&gt;isUnindexed() &amp;&amp; Mask-&gt;<a class="el" href="VPlanSLP_8cpp.html#ab9081b5444a1ae65398d4105bc17c51d" title="Returns the opcode of Values or ~0 if they do not all agree.">getOpcode()</a> == <a class="el" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">AArch64ISD::PTRUE</a> &amp;&amp; Value.getValueType().isInteger()) { Value = Value.getOperand(0); if (Value.getOpcode() == ISD::BITCAST) { EVT HalfVT = Value.getValueType().getHalfNumVectorElementsVT(*DAG.getContext()); EVT InVT = Value.getOperand(0).getValueType();</p>
<p>if (HalfVT.widenIntegerVectorElementType(*DAG.getContext()) == InVT) { unsigned MinSVESize = Subtarget-&gt;getMinSVEVectorSizeInBits(); unsigned PgPattern = Mask-&gt;getConstantOperandVal(0);</p>
<p>Ensure we can double the size of the predicate pattern unsigned NumElts = getNumElementsFromSVEPredPattern(PgPattern); if (NumElts &amp;&amp; NumElts * InVT.getVectorElementType().getSizeInBits() &lt;= MinSVESize) { Mask = getPTrue(DAG, DL, InVT.changeVectorElementType(MVT::i1), PgPattern); return DAG.getMaskedStore(MST-&gt;getChain(), DL, Value.getOperand(0), MST-&gt;getBasePtr(), MST-&gt;<a class="el" href="namespacellvm.html#a603eb2d37a31ea2c14318bedeecb8e3c">getOffset()</a>, Mask, MST-&gt;getMemoryVT(), MST-&gt;getMemOperand(), MST-&gt;getAddressingMode(), /*IsTruncating= </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelLowering_8cpp_source.html#l17637">17637</a> of file <a class="el" href="AArch64ISelLowering_8cpp_source.html">AArch64ISelLowering.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Oct 10 2024 11:24:36 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
