#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 27 16:11:36 2019
# Process ID: 31054
# Current directory: /home/joterom/workspace/OctaveSax
# Command line: vivado
# Log file: /home/joterom/workspace/OctaveSax/vivado.log
# Journal file: /home/joterom/workspace/OctaveSax/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.xpr
INFO: [Project 1-313] Project file moved from 'D:/UNI/TFG/OctaveSax/Vivado/octave_main' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6104.473 ; gain = 108.898 ; free physical = 217 ; free virtual = 6531
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/display_test.vhd w ]
add_files -fileset sim_1 /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/display_test.vhd
set_property top display_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj display_test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj display_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memory/ram_memory_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memory_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \ram_memory_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \ram_memory_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity ram_memory_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \ram_memory_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \ram_memory_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity ram_memory_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity ram_memory_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity ram_memory_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity ram_memory_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity ram_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/clk_generator/clk_generator_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator_clk_generator_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampling
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_register
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memo_controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/display_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.project_trunk
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.display_test
Built simulation snapshot display_test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/display_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/display_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 16:30:07 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 16:30:07 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "display_test_behav -key {Behavioral:sim_1:Functional:display_test} -tclbatch {display_test.tcl} -view {/home/joterom/workspace/OctaveSax/Vivado/octave_main/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/joterom/workspace/OctaveSax/Vivado/octave_main/test.wcfg
WARNING: Simulation object /main_tb/UUT/clk_100MHz was not found in the design.
WARNING: Simulation object /main_tb/UUT/MCLK was not found in the design.
WARNING: Simulation object /main_tb/UUT/SCLK was not found in the design.
WARNING: Simulation object /main_tb/UUT/SAMP/SC_2 was not found in the design.
WARNING: Simulation object /main_tb/UUT/LR_W_SEL was not found in the design.
WARNING: Simulation object /main_tb/UUT/DATA_OUT was not found in the design.
WARNING: Simulation object /main_tb/DATA_IN was not found in the design.
WARNING: Simulation object /main_tb/UUT/frame_number was not found in the design.
WARNING: Simulation object /main_tb/UUT/sample_in_ready was not found in the design.
WARNING: Simulation object /main_tb/UUT/enable_shift was not found in the design.
WARNING: Simulation object /main_tb/UUT/write_sample was not found in the design.
WARNING: Simulation object /main_tb/UUT/input_reg was not found in the design.
WARNING: Simulation object /main_tb/UUT/write_address was not found in the design.
WARNING: Simulation object /main_tb/UUT/start_reading was not found in the design.
WARNING: Simulation object /main_tb/UUT/sample_towrite_ready was not found in the design.
WARNING: Simulation object /main_tb/UUT/read_sample was not found in the design.
WARNING: Simulation object /main_tb/UUT/storaged_sample was not found in the design.
WARNING: Simulation object /main_tb/UUT/sample_towrite was not found in the design.
WARNING: Simulation object /main_tb/UUT/read_address was not found in the design.
WARNING: Simulation object /main_tb/UUT/RAM/ram/dina was not found in the design.
WARNING: Simulation object /main_tb/UUT/RAM/ram/ena was not found in the design.
WARNING: Simulation object /main_tb/UUT/RAM/ram/wea was not found in the design.
WARNING: Simulation object /main_tb/UUT/address was not found in the design.
source display_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'display_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6273.867 ; gain = 73.691 ; free physical = 149 ; free virtual = 6470
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
run 10 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6291.906 ; gain = 0.000 ; free physical = 117 ; free virtual = 6447
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 6291.906 ; gain = 0.000 ; free physical = 105 ; free virtual = 6457
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6291.906 ; gain = 0.000 ; free physical = 119 ; free virtual = 6452
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'display_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj display_test_vlog.prj
xvhdl --incr --relax -prj display_test_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.project_trunk
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.display_test
Built simulation snapshot display_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6307.926 ; gain = 0.000 ; free physical = 302 ; free virtual = 6442
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 6307.926 ; gain = 0.000 ; free physical = 196 ; free virtual = 6436
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 27 16:42:15 2019] Launched synth_1...
Run output will be captured here: /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/runme.log
[Wed Feb 27 16:42:15 2019] Launched impl_1...
Run output will be captured here: /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top main_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized1\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 27 17:20:18 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 27 17:20:18 2019...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6337.430 ; gain = 0.000 ; free physical = 1401 ; free virtual = 6424
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -view {/home/joterom/workspace/OctaveSax/Vivado/octave_main/test.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/joterom/workspace/OctaveSax/Vivado/octave_main/test.wcfg
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6361.441 ; gain = 24.012 ; free physical = 1391 ; free virtual = 6414
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
run: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:05 . Memory (MB): peak = 6361.441 ; gain = 0.000 ; free physical = 1384 ; free virtual = 6413
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6363.441 ; gain = 0.000 ; free physical = 1389 ; free virtual = 6413
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 27 17:39:08 2019...
