

================================================================
== Vivado HLS Report for 'PE_1_2_s'
================================================================
* Date:           Wed Apr 14 11:53:20 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38| 0.127 us | 0.127 us |   38|   38|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       36|       36|        27|          1|          1|    11|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0355 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0356 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 32 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_949 = alloca float"   --->   Operation 33 'alloca' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_950 = alloca float"   --->   Operation 34 'alloca' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_951 = alloca float"   --->   Operation 35 'alloca' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_952 = alloca float"   --->   Operation 36 'alloca' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_953 = alloca float"   --->   Operation 37 'alloca' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_954 = alloca float"   --->   Operation 38 'alloca' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_955 = alloca float"   --->   Operation 39 'alloca' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_956 = alloca float"   --->   Operation 40 'alloca' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_957 = alloca float"   --->   Operation 41 'alloca' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_958 = alloca float"   --->   Operation 42 'alloca' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_0410_0 = phi i4 [ 1, %0 ], [ %c2_V, %hls_label_52_end ]"   --->   Operation 49 'phi' 'p_0410_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.65ns)   --->   "%icmp_ln315 = icmp eq i4 %p_0410_0, -4" [src/kernel_kernel.cpp:315]   --->   Operation 50 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %4, label %hls_label_52_begin" [src/kernel_kernel.cpp:315]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_0410_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 53 'add' 'c2_V' <Predicate = (!icmp_ln315)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0355_load = load float* %local_prev_V_0_0_0355" [src/kernel_kernel.cpp:323]   --->   Operation 54 'load' 'local_prev_V_0_0_0355_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0356_load = load float* %local_U_tmp_0_1_0356" [src/kernel_kernel.cpp:333]   --->   Operation 55 'load' 'local_U_tmp_0_1_0356_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.21ns)   --->   "%tmp_959 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)" [src/kernel_kernel.cpp:322]   --->   Operation 56 'read' 'tmp_959' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 57 [1/1] (0.33ns)   --->   "%add_ln323 = add i4 %p_0410_0, -1" [src/kernel_kernel.cpp:323]   --->   Operation 57 'add' 'add_ln323' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.65ns)   --->   "%icmp_ln323 = icmp eq i4 %add_ln323, 0" [src/kernel_kernel.cpp:323]   --->   Operation 58 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, float %tmp_959, float %local_prev_V_0_0_0355_load" [src/kernel_kernel.cpp:323]   --->   Operation 59 'select' 'select_ln323' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.21ns)   --->   "%tmp_961 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 60 'read' 'tmp_961' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln323, float %tmp_961, float %local_U_tmp_0_1_0356_load" [src/kernel_kernel.cpp:333]   --->   Operation 61 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_out_V, float %tmp_961)" [src/kernel_kernel.cpp:335]   --->   Operation 62 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0356" [src/kernel_kernel.cpp:336]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store float %select_ln323, float* %local_prev_V_0_0_0355" [src/kernel_kernel.cpp:336]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 65 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %p_0410_0, 1" [src/kernel_kernel.cpp:336]   --->   Operation 65 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %_ifconv" [src/kernel_kernel.cpp:336]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [12/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 67 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 68 [11/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 68 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 69 [10/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 69 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 70 [9/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 70 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 71 [8/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 71 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 72 [7/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 72 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 73 [6/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 73 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 74 [5/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 74 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 75 [4/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 75 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 76 [3/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 76 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 77 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 10)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 78 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 9)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 79 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 8)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 80 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 7)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 81 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 6)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 82 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 5)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 83 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 4)> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 84 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 3)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 85 'br' <Predicate = (!icmp_ln879 & p_0410_0 == 2)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:341]   --->   Operation 86 'br' <Predicate = (!icmp_ln879 & p_0410_0 != 2 & p_0410_0 != 3 & p_0410_0 != 4 & p_0410_0 != 5 & p_0410_0 != 6 & p_0410_0 != 7 & p_0410_0 != 8 & p_0410_0 != 9 & p_0410_0 != 10)> <Delay = 0.00>
ST_14 : Operation 87 [2/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 87 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "br label %branch61" [src/kernel_kernel.cpp:340]   --->   Operation 88 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0357_load = load float* %tmp" [src/kernel_kernel.cpp:341]   --->   Operation 89 'load' 'local_L_tmp_0_0_0357_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_949_load = load float* %tmp_949" [src/kernel_kernel.cpp:341]   --->   Operation 90 'load' 'tmp_949_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_950_load = load float* %tmp_950" [src/kernel_kernel.cpp:341]   --->   Operation 91 'load' 'tmp_950_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_951_load = load float* %tmp_951" [src/kernel_kernel.cpp:341]   --->   Operation 92 'load' 'tmp_951_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_952_load = load float* %tmp_952" [src/kernel_kernel.cpp:341]   --->   Operation 93 'load' 'tmp_952_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_953_load = load float* %tmp_953" [src/kernel_kernel.cpp:341]   --->   Operation 94 'load' 'tmp_953_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_954_load = load float* %tmp_954" [src/kernel_kernel.cpp:341]   --->   Operation 95 'load' 'tmp_954_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_955_load = load float* %tmp_955" [src/kernel_kernel.cpp:341]   --->   Operation 96 'load' 'tmp_955_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_956_load = load float* %tmp_956" [src/kernel_kernel.cpp:341]   --->   Operation 97 'load' 'tmp_956_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_957_load = load float* %tmp_957" [src/kernel_kernel.cpp:341]   --->   Operation 98 'load' 'tmp_957_load' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln341 = icmp eq i4 %p_0410_0, 3" [src/kernel_kernel.cpp:341]   --->   Operation 99 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_963)   --->   "%tmp_962 = select i1 %icmp_ln341, float %tmp_949_load, float %tmp_957_load" [src/kernel_kernel.cpp:341]   --->   Operation 100 'select' 'tmp_962' <Predicate = (!icmp_ln879)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (0.65ns)   --->   "%icmp_ln341_255 = icmp eq i4 %p_0410_0, 4" [src/kernel_kernel.cpp:341]   --->   Operation 101 'icmp' 'icmp_ln341_255' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_963 = select i1 %icmp_ln341_255, float %tmp_950_load, float %tmp_962" [src/kernel_kernel.cpp:341]   --->   Operation 102 'select' 'tmp_963' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.65ns)   --->   "%icmp_ln341_256 = icmp eq i4 %p_0410_0, 5" [src/kernel_kernel.cpp:341]   --->   Operation 103 'icmp' 'icmp_ln341_256' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_965)   --->   "%tmp_964 = select i1 %icmp_ln341_256, float %tmp_951_load, float %tmp_963" [src/kernel_kernel.cpp:341]   --->   Operation 104 'select' 'tmp_964' <Predicate = (!icmp_ln879)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.65ns)   --->   "%icmp_ln341_257 = icmp eq i4 %p_0410_0, 6" [src/kernel_kernel.cpp:341]   --->   Operation 105 'icmp' 'icmp_ln341_257' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_965 = select i1 %icmp_ln341_257, float %tmp_952_load, float %tmp_964" [src/kernel_kernel.cpp:341]   --->   Operation 106 'select' 'tmp_965' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.65ns)   --->   "%icmp_ln341_258 = icmp eq i4 %p_0410_0, 7" [src/kernel_kernel.cpp:341]   --->   Operation 107 'icmp' 'icmp_ln341_258' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_967)   --->   "%tmp_966 = select i1 %icmp_ln341_258, float %tmp_953_load, float %tmp_965" [src/kernel_kernel.cpp:341]   --->   Operation 108 'select' 'tmp_966' <Predicate = (!icmp_ln879)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (0.65ns)   --->   "%icmp_ln341_259 = icmp eq i4 %p_0410_0, -8" [src/kernel_kernel.cpp:341]   --->   Operation 109 'icmp' 'icmp_ln341_259' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_967 = select i1 %icmp_ln341_259, float %tmp_954_load, float %tmp_966" [src/kernel_kernel.cpp:341]   --->   Operation 110 'select' 'tmp_967' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (0.65ns)   --->   "%icmp_ln341_260 = icmp eq i4 %p_0410_0, -7" [src/kernel_kernel.cpp:341]   --->   Operation 111 'icmp' 'icmp_ln341_260' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_969)   --->   "%tmp_968 = select i1 %icmp_ln341_260, float %tmp_955_load, float %tmp_967" [src/kernel_kernel.cpp:341]   --->   Operation 112 'select' 'tmp_968' <Predicate = (!icmp_ln879)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.65ns)   --->   "%icmp_ln341_261 = icmp eq i4 %p_0410_0, -6" [src/kernel_kernel.cpp:341]   --->   Operation 113 'icmp' 'icmp_ln341_261' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_969 = select i1 %icmp_ln341_261, float %tmp_956_load, float %tmp_968" [src/kernel_kernel.cpp:341]   --->   Operation 114 'select' 'tmp_969' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.65ns)   --->   "%icmp_ln341_262 = icmp eq i4 %p_0410_0, 2" [src/kernel_kernel.cpp:341]   --->   Operation 115 'icmp' 'icmp_ln341_262' <Predicate = (!icmp_ln879)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_970 = select i1 %icmp_ln341_262, float %local_L_tmp_0_0_0357_load, float %tmp_969" [src/kernel_kernel.cpp:341]   --->   Operation 116 'select' 'tmp_970' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.63ns)   --->   "switch i4 %p_0410_0, label %branch70 [
    i4 2, label %_ifconv.branch61_crit_edge
    i4 3, label %branch62
    i4 4, label %branch63
    i4 5, label %branch64
    i4 6, label %branch65
    i4 7, label %branch66
    i4 -8, label %branch67
    i4 -7, label %branch68
    i4 -6, label %branch69
  ]" [src/kernel_kernel.cpp:341]   --->   Operation 117 'switch' <Predicate = (!icmp_ln879)> <Delay = 0.63>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_957" [src/kernel_kernel.cpp:341]   --->   Operation 118 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 10)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_956" [src/kernel_kernel.cpp:341]   --->   Operation 119 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 9)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_955" [src/kernel_kernel.cpp:341]   --->   Operation 120 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 8)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_954" [src/kernel_kernel.cpp:341]   --->   Operation 121 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 7)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_953" [src/kernel_kernel.cpp:341]   --->   Operation 122 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 6)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_952" [src/kernel_kernel.cpp:341]   --->   Operation 123 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 5)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_951" [src/kernel_kernel.cpp:341]   --->   Operation 124 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 4)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_950" [src/kernel_kernel.cpp:341]   --->   Operation 125 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 3)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_949" [src/kernel_kernel.cpp:341]   --->   Operation 126 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 2)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "store float %tmp_970, float* %tmp_958" [src/kernel_kernel.cpp:341]   --->   Operation 127 'store' <Predicate = (!icmp_ln879 & p_0410_0 != 2 & p_0410_0 != 3 & p_0410_0 != 4 & p_0410_0 != 5 & p_0410_0 != 6 & p_0410_0 != 7 & p_0410_0 != 8 & p_0410_0 != 9 & p_0410_0 != 10)> <Delay = 0.00>
ST_15 : Operation 128 [1/12] (2.32ns)   --->   "%tmp_101 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 128 'fdiv' 'tmp_101' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "store float %tmp_101, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 129 'store' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_971 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_0410_0, i32 1, i32 3)" [src/kernel_kernel.cpp:344]   --->   Operation 130 'partselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.49ns)   --->   "%icmp_ln891 = icmp eq i3 %tmp_971, 0" [src/kernel_kernel.cpp:344]   --->   Operation 131 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %hls_label_52_end, label %3" [src/kernel_kernel.cpp:344]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.79>
ST_16 : Operation 133 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_101)" [src/kernel_kernel.cpp:339]   --->   Operation 133 'write' <Predicate = (icmp_ln879)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0357_load10 = load float* %tmp" [src/kernel_kernel.cpp:343]   --->   Operation 134 'load' 'local_L_tmp_0_0_0357_load10' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_949_load_1 = load float* %tmp_949" [src/kernel_kernel.cpp:343]   --->   Operation 135 'load' 'tmp_949_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_950_load_1 = load float* %tmp_950" [src/kernel_kernel.cpp:343]   --->   Operation 136 'load' 'tmp_950_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_951_load_1 = load float* %tmp_951" [src/kernel_kernel.cpp:343]   --->   Operation 137 'load' 'tmp_951_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_952_load_1 = load float* %tmp_952" [src/kernel_kernel.cpp:343]   --->   Operation 138 'load' 'tmp_952_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_953_load_1 = load float* %tmp_953" [src/kernel_kernel.cpp:343]   --->   Operation 139 'load' 'tmp_953_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_954_load_1 = load float* %tmp_954" [src/kernel_kernel.cpp:343]   --->   Operation 140 'load' 'tmp_954_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_955_load_1 = load float* %tmp_955" [src/kernel_kernel.cpp:343]   --->   Operation 141 'load' 'tmp_955_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_956_load_1 = load float* %tmp_956" [src/kernel_kernel.cpp:343]   --->   Operation 142 'load' 'tmp_956_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_957_load_1 = load float* %tmp_957" [src/kernel_kernel.cpp:343]   --->   Operation 143 'load' 'tmp_957_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_958_load = load float* %tmp_958" [src/kernel_kernel.cpp:343]   --->   Operation 144 'load' 'tmp_958_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_304)   --->   "%select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0357_load10, float %tmp_958_load" [src/kernel_kernel.cpp:343]   --->   Operation 145 'select' 'select_ln343' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.65ns)   --->   "%icmp_ln343 = icmp eq i4 %add_ln323, 1" [src/kernel_kernel.cpp:343]   --->   Operation 146 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_304 = select i1 %icmp_ln343, float %tmp_949_load_1, float %select_ln343" [src/kernel_kernel.cpp:343]   --->   Operation 147 'select' 'select_ln343_304' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (0.65ns)   --->   "%icmp_ln343_253 = icmp eq i4 %add_ln323, 2" [src/kernel_kernel.cpp:343]   --->   Operation 148 'icmp' 'icmp_ln343_253' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_306)   --->   "%select_ln343_305 = select i1 %icmp_ln343_253, float %tmp_950_load_1, float %select_ln343_304" [src/kernel_kernel.cpp:343]   --->   Operation 149 'select' 'select_ln343_305' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (0.65ns)   --->   "%icmp_ln343_254 = icmp eq i4 %add_ln323, 3" [src/kernel_kernel.cpp:343]   --->   Operation 150 'icmp' 'icmp_ln343_254' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_306 = select i1 %icmp_ln343_254, float %tmp_951_load_1, float %select_ln343_305" [src/kernel_kernel.cpp:343]   --->   Operation 151 'select' 'select_ln343_306' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.65ns)   --->   "%icmp_ln343_255 = icmp eq i4 %add_ln323, 4" [src/kernel_kernel.cpp:343]   --->   Operation 152 'icmp' 'icmp_ln343_255' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_308)   --->   "%select_ln343_307 = select i1 %icmp_ln343_255, float %tmp_952_load_1, float %select_ln343_306" [src/kernel_kernel.cpp:343]   --->   Operation 153 'select' 'select_ln343_307' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.65ns)   --->   "%icmp_ln343_256 = icmp eq i4 %add_ln323, 5" [src/kernel_kernel.cpp:343]   --->   Operation 154 'icmp' 'icmp_ln343_256' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_308 = select i1 %icmp_ln343_256, float %tmp_953_load_1, float %select_ln343_307" [src/kernel_kernel.cpp:343]   --->   Operation 155 'select' 'select_ln343_308' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.65ns)   --->   "%icmp_ln343_257 = icmp eq i4 %add_ln323, 6" [src/kernel_kernel.cpp:343]   --->   Operation 156 'icmp' 'icmp_ln343_257' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_310)   --->   "%select_ln343_309 = select i1 %icmp_ln343_257, float %tmp_954_load_1, float %select_ln343_308" [src/kernel_kernel.cpp:343]   --->   Operation 157 'select' 'select_ln343_309' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.65ns)   --->   "%icmp_ln343_258 = icmp eq i4 %add_ln323, 7" [src/kernel_kernel.cpp:343]   --->   Operation 158 'icmp' 'icmp_ln343_258' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_310 = select i1 %icmp_ln343_258, float %tmp_955_load_1, float %select_ln343_309" [src/kernel_kernel.cpp:343]   --->   Operation 159 'select' 'select_ln343_310' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.65ns)   --->   "%icmp_ln343_259 = icmp eq i4 %add_ln323, -8" [src/kernel_kernel.cpp:343]   --->   Operation 160 'icmp' 'icmp_ln343_259' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_312)   --->   "%select_ln343_311 = select i1 %icmp_ln343_259, float %tmp_956_load_1, float %select_ln343_310" [src/kernel_kernel.cpp:343]   --->   Operation 161 'select' 'select_ln343_311' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.65ns)   --->   "%icmp_ln343_260 = icmp eq i4 %add_ln323, -7" [src/kernel_kernel.cpp:343]   --->   Operation 162 'icmp' 'icmp_ln343_260' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_312 = select i1 %icmp_ln343_260, float %tmp_957_load_1, float %select_ln343_311" [src/kernel_kernel.cpp:343]   --->   Operation 163 'select' 'select_ln343_312' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 164 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_312, %tmp_961" [src/kernel_kernel.cpp:343]   --->   Operation 164 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 165 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_312, %tmp_961" [src/kernel_kernel.cpp:343]   --->   Operation 165 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 166 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_312, %tmp_961" [src/kernel_kernel.cpp:343]   --->   Operation 166 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 167 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_312, %tmp_961" [src/kernel_kernel.cpp:343]   --->   Operation 167 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 168 [7/7] (2.34ns)   --->   "%tmp_44 = fsub float %tmp_959, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 168 'fsub' 'tmp_44' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 169 [6/7] (2.34ns)   --->   "%tmp_44 = fsub float %tmp_959, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 169 'fsub' 'tmp_44' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 170 [5/7] (2.34ns)   --->   "%tmp_44 = fsub float %tmp_959, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 170 'fsub' 'tmp_44' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 171 [4/7] (2.34ns)   --->   "%tmp_44 = fsub float %tmp_959, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 171 'fsub' 'tmp_44' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 172 [3/7] (2.34ns)   --->   "%tmp_44 = fsub float %tmp_959, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 172 'fsub' 'tmp_44' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 173 [2/7] (2.34ns)   --->   "%tmp_44 = fsub float %tmp_959, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 173 'fsub' 'tmp_44' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 174 [1/7] (2.34ns)   --->   "%tmp_44 = fsub float %tmp_959, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 174 'fsub' 'tmp_44' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str221)" [src/kernel_kernel.cpp:315]   --->   Operation 175 'specregionbegin' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 176 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_44)" [src/kernel_kernel.cpp:345]   --->   Operation 177 'write' <Predicate = (!icmp_ln891)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "br label %hls_label_52_end" [src/kernel_kernel.cpp:345]   --->   Operation 178 'br' <Predicate = (!icmp_ln891)> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%empty_510 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str221, i32 %tmp_100)" [src/kernel_kernel.cpp:348]   --->   Operation 179 'specregionend' 'empty_510' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 180 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 181 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [26]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [26]  (0 ns)
	'icmp' operation ('icmp_ln315', src/kernel_kernel.cpp:315) [27]  (0.656 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_U_tmp_1_in_V' (src/kernel_kernel.cpp:332) [39]  (1.22 ns)
	fifo write on port 'fifo_U_tmp_1_out_V' (src/kernel_kernel.cpp:335) [41]  (1.22 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 13>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 16>: 1.79ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln343', src/kernel_kernel.cpp:343) [124]  (0.656 ns)
	'select' operation ('select_ln343_304', src/kernel_kernel.cpp:343) [125]  (0.227 ns)
	'select' operation ('select_ln343_305', src/kernel_kernel.cpp:343) [127]  (0 ns)
	'select' operation ('select_ln343_306', src/kernel_kernel.cpp:343) [129]  (0.227 ns)
	'select' operation ('select_ln343_307', src/kernel_kernel.cpp:343) [131]  (0 ns)
	'select' operation ('select_ln343_308', src/kernel_kernel.cpp:343) [133]  (0.227 ns)
	'select' operation ('select_ln343_309', src/kernel_kernel.cpp:343) [135]  (0 ns)
	'select' operation ('select_ln343_310', src/kernel_kernel.cpp:343) [137]  (0.227 ns)
	'select' operation ('select_ln343_311', src/kernel_kernel.cpp:343) [139]  (0 ns)
	'select' operation ('select_ln343_312', src/kernel_kernel.cpp:343) [141]  (0.227 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [142]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [142]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [142]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [142]  (2.32 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_V_out_V' (src/kernel_kernel.cpp:345) [148]  (1.22 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
