Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Sep 28 12:08:49 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1092)
6. checking no_output_delay (814)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1092)
---------------------------------
 There are 1092 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (814)
---------------------------------
 There are 814 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.589        0.000                      0                21046        0.055        0.000                      0                21046        4.238        0.000                       0                  9529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.589        0.000                      0                21046        0.055        0.000                      0                21046        4.238        0.000                       0                  9529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 3.442ns (53.721%)  route 2.965ns (46.280%))
  Logic Levels:           24  (CARRY8=19 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          0.439     0.594    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/out[23]
    SLICE_X50Y95         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     0.746 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.759    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X50Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     1.020 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.050    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.115 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.145    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.210 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.318 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.686     2.003    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y96         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.227 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     2.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X47Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.501 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.531    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.596 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.626    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.691 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.721    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.799 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.309     3.108    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.296 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     3.310    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.588 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.618    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.683 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.713    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.778 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.808    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.886 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.741     4.627    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y94         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     4.779 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.793    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/A[0]
    SLICE_X51Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.071 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.101    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.166 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.196    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.261 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.291    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.369 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.269     5.638    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/Q[23]
    SLICE_X49Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     5.826 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.118 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.148    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.213 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.243    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.414 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.034     6.448    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[23]
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y97         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 3.414ns (53.284%)  route 2.993ns (46.717%))
  Logic Levels:           25  (CARRY8=20 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          0.439     0.594    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/out[23]
    SLICE_X50Y95         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     0.746 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.759    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X50Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     1.020 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.050    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.115 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.145    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.210 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.318 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.686     2.003    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y96         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.227 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     2.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X47Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.501 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.531    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.596 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.626    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.691 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.721    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.799 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.309     3.108    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.296 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     3.310    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.588 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.618    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.683 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.713    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.778 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.808    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.886 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.741     4.627    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y94         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     4.779 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.793    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/A[0]
    SLICE_X51Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.071 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.101    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.166 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.196    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.261 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.291    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.369 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.269     5.638    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/Q[23]
    SLICE_X49Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     5.826 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.118 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.148    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.213 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.243    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.308 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.338    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.416 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.032     6.448    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X49Y98         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y98         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y98         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.448    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 3.312ns (51.725%)  route 3.091ns (48.275%))
  Logic Levels:           24  (CARRY8=19 LUT2=2 LUT3=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y98         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.102     1.257    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/out[23]
    SLICE_X45Y95         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.485 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     1.506    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[7]
    SLICE_X45Y95         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.681 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.711    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.776 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.806    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.871 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.901    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     1.979 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.407     2.386    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X44Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.468 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.482    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X44Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.760 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.790    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.855 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.885    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.950 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.980    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.058 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.195     3.253    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X44Y99         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     3.441 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     3.454    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X44Y99         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.715 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.745    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.810 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.905 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.935    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.013 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.496     4.510    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X43Y99         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     4.696 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.029     4.725    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/A[2]
    SLICE_X43Y99         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.954 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.984    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.049 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.079    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.144 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.174    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.252 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.345     5.597    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/Q[23]
    SLICE_X42Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     5.822 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.836    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X42Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.114 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.144    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.209 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.239    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     6.410 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.034     6.444    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[23]
    SLICE_X42Y101        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y101        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X42Y101        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 3.284ns (51.288%)  route 3.119ns (48.712%))
  Logic Levels:           25  (CARRY8=20 LUT2=2 LUT3=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y98         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.102     1.257    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/out[23]
    SLICE_X45Y95         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.485 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     1.506    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[7]
    SLICE_X45Y95         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.681 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.711    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.776 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.806    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.871 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.901    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     1.979 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.407     2.386    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X44Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.468 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.482    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X44Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.760 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.790    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.855 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.885    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.950 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.980    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.058 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.195     3.253    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X44Y99         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     3.441 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     3.454    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X44Y99         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.715 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.745    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.810 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.905 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.935    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.013 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.496     4.510    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X43Y99         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     4.696 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.029     4.725    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/A[2]
    SLICE_X43Y99         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.954 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.984    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.049 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.079    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.144 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.174    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.252 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.345     5.597    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/Q[23]
    SLICE_X42Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     5.822 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.836    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X42Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.114 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.144    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.209 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.239    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.304 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.334    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.412 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.032     6.444    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X42Y102        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y102        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X42Y102        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 3.432ns (53.657%)  route 2.964ns (46.343%))
  Logic Levels:           24  (CARRY8=19 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          0.439     0.594    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/out[23]
    SLICE_X50Y95         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     0.746 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.759    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X50Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     1.020 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.050    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.115 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.145    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.210 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.318 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.686     2.003    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y96         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.227 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     2.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X47Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.501 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.531    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.596 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.626    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.691 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.721    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.799 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.309     3.108    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.296 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     3.310    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.588 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.618    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.683 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.713    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.778 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.808    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.886 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.741     4.627    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y94         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     4.779 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.793    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/A[0]
    SLICE_X51Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.071 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.101    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.166 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.196    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.261 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.291    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.369 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.269     5.638    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/Q[23]
    SLICE_X49Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     5.826 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.118 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.148    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.213 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.243    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     6.404 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.033     6.437    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[21]
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y97         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.437    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 3.428ns (53.619%)  route 2.965ns (46.381%))
  Logic Levels:           24  (CARRY8=19 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          0.439     0.594    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/out[23]
    SLICE_X50Y95         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     0.746 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.759    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X50Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     1.020 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.050    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.115 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.145    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.210 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.318 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.686     2.003    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y96         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.227 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     2.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X47Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.501 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.531    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.596 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.626    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.691 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.721    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.799 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.309     3.108    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.296 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     3.310    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.588 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.618    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.683 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.713    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.778 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.808    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.886 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.741     4.627    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y94         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     4.779 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.793    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/A[0]
    SLICE_X51Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.071 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.101    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.166 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.196    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.261 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.291    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.369 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.269     5.638    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/Q[23]
    SLICE_X49Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     5.826 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.118 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.148    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.213 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.243    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     6.400 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.034     6.434    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[22]
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y97         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 3.302ns (51.658%)  route 3.090ns (48.342%))
  Logic Levels:           24  (CARRY8=19 LUT2=2 LUT3=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y98         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.102     1.257    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/out[23]
    SLICE_X45Y95         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.485 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     1.506    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[7]
    SLICE_X45Y95         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.681 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.711    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.776 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.806    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.871 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.901    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     1.979 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.407     2.386    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X44Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.468 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.482    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X44Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.760 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.790    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.855 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.885    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.950 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.980    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.058 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.195     3.253    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X44Y99         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     3.441 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     3.454    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X44Y99         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.715 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.745    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.810 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.905 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.935    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.013 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.496     4.510    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X43Y99         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     4.696 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.029     4.725    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/A[2]
    SLICE_X43Y99         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.954 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.984    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.049 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.079    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.144 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.174    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.252 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.345     5.597    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/Q[23]
    SLICE_X42Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     5.822 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.836    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X42Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.114 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.144    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.209 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.239    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     6.400 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.033     6.433    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[21]
    SLICE_X42Y101        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y101        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X42Y101        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 3.298ns (51.619%)  route 3.091ns (48.381%))
  Logic Levels:           24  (CARRY8=19 LUT2=2 LUT3=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y98         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          1.102     1.257    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/out[23]
    SLICE_X45Y95         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.485 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.021     1.506    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[7]
    SLICE_X45Y95         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     1.681 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.711    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.776 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.806    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.871 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.901    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X45Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     1.979 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.407     2.386    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X44Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.468 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     2.482    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X44Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     2.760 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.790    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.855 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.885    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.950 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.980    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.058 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.195     3.253    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X44Y99         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     3.441 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     3.454    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X44Y99         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     3.715 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.745    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.810 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.905 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.935    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X44Y102        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.013 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.496     4.510    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X43Y99         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.186     4.696 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.029     4.725    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/A[2]
    SLICE_X43Y99         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.954 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.984    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.049 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.079    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.144 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.174    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X43Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.252 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.345     5.597    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/Q[23]
    SLICE_X42Y99         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.225     5.822 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.836    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X42Y99         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.114 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.144    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.209 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.239    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X42Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     6.396 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.034     6.430    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[22]
    SLICE_X42Y101        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y101        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X42Y101        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 3.390ns (53.359%)  route 2.963ns (46.641%))
  Logic Levels:           24  (CARRY8=19 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          0.439     0.594    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/out[23]
    SLICE_X50Y95         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     0.746 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.759    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X50Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     1.020 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.050    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.115 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.145    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.210 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.318 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.686     2.003    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y96         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.227 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     2.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X47Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.501 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.531    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.596 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.626    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.691 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.721    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.799 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.309     3.108    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.296 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     3.310    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.588 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.618    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.683 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.713    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.778 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.808    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.886 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.741     4.627    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y94         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     4.779 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.793    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/A[0]
    SLICE_X51Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.071 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.101    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.166 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.196    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.261 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.291    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.369 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.269     5.638    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/Q[23]
    SLICE_X49Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     5.826 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.118 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.148    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.213 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.243    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     6.362 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.032     6.394    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[20]
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y97         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 3.385ns (53.305%)  route 2.965ns (46.695%))
  Logic Levels:           24  (CARRY8=19 LUT2=3 LUT3=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X52Y100        FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          0.439     0.594    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/out[23]
    SLICE_X50Y95         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     0.746 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.759    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X50Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     1.020 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.050    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.115 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.145    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     1.210 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     1.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     1.318 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.686     2.003    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X47Y96         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.224     2.227 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     2.240    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[1]
    SLICE_X47Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.501 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.531    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.596 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.626    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     2.691 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     2.721    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X47Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     2.799 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.309     3.108    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X48Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     3.296 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     3.310    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_0[0]
    SLICE_X48Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     3.588 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.618    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.683 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.713    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.778 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     3.808    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     3.886 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.741     4.627    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX[23]
    SLICE_X51Y94         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.152     4.779 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     4.793    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/A[0]
    SLICE_X51Y94         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     5.071 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.101    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.166 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.196    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     5.261 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     5.291    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_9
    SLICE_X51Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     5.369 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=27, routed)          0.269     5.638    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/Q[23]
    SLICE_X49Y95         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.188     5.826 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.014     5.840    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/a_xor_b_sub[0]
    SLICE_X49Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     6.118 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.148    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.213 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.243    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_9
    SLICE_X49Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     6.357 r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.034     6.391    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[19]
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029    10.029    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X49Y97         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    10.038    bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  3.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X39Y147        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y147        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[17]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq_n_56
    SLICE_X39Y147        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X39Y147        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[23]/C
                         clock pessimism              0.000     0.042    
    SLICE_X39Y147        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X39Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[40]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq_n_33
    SLICE_X39Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X39Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[46]/C
                         clock pessimism              0.000     0.042    
    SLICE_X39Y151        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.112ns (65.497%)  route 0.059ns (34.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X42Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[34]/Q
                         net (fo=1, routed)           0.059     0.200    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq_n_41
    SLICE_X42Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.042     0.042    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X42Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[40]/C
                         clock pessimism              0.000     0.042    
    SLICE_X42Y166        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln199_reg_1815_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/bitcast_ln199_reg_1820_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.112ns (64.714%)  route 0.061ns (35.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y121        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln199_reg_1815_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/sub_ln199_reg_1815_reg[2]/Q
                         net (fo=2, routed)           0.061     0.202    bd_0_i/hls_inst/inst/sub_ln199_reg_1815[2]
    SLICE_X42Y121        FDRE                                         r  bd_0_i/hls_inst/inst/bitcast_ln199_reg_1820_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.042     0.042    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y121        FDRE                                         r  bd_0_i/hls_inst/inst/bitcast_ln199_reg_1820_reg[2]/C
                         clock pessimism              0.000     0.042    
    SLICE_X42Y121        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/bitcast_ln199_reg_1820_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.112ns (64.256%)  route 0.062ns (35.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y135        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[83]/Q
                         net (fo=2, routed)           0.062     0.203    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_9_[83]
    SLICE_X42Y135        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.042     0.042    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y135        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[84]/C
                         clock pessimism              0.000     0.042    
    SLICE_X42Y135        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[84]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.112ns (64.256%)  route 0.062ns (35.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].Q_DEL/i_pipe/aclk
    SLICE_X42Y114        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=6, routed)           0.062     0.203    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/addend_a_0[0]
    SLICE_X42Y114        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.042     0.042    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/aclk
    SLICE_X42Y114        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000     0.042    
    SLICE_X42Y114        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     0.145    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.112ns (64.368%)  route 0.062ns (35.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].MA_DEL.MANT_DEL/i_pipe/aclk
    SLICE_X42Y115        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.062     0.203    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_0
    SLICE_X42Y115        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/aclk
    SLICE_X42Y115        FDRE                                         r  bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     0.041    
    SLICE_X42Y115        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     0.144    bd_0_i/hls_inst/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.112ns (62.570%)  route 0.067ns (37.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.031     0.031    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X40Y145        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     0.143 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/Q
                         net (fo=1, routed)           0.067     0.210    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/fifo_rreq_n_57
    SLICE_X40Y145        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/ap_clk
    SLICE_X40Y145        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[22]/C
                         clock pessimism              0.000     0.043    
    SLICE_X40Y145        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     0.146    bd_0_i/hls_inst/inst/gmem0_m_axi_U/load_unit/tmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.112ns (62.570%)  route 0.067ns (37.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.031     0.031    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X37Y167        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     0.143 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]/Q
                         net (fo=1, routed)           0.067     0.210    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq_n_59
    SLICE_X37Y167        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X37Y167        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[22]/C
                         clock pessimism              0.000     0.043    
    SLICE_X37Y167        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     0.146    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.112ns (62.570%)  route 0.067ns (37.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.043ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.031     0.031    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X41Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     0.143 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[33]/Q
                         net (fo=1, routed)           0.067     0.210    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/fifo_rreq_n_42
    SLICE_X41Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/ap_clk
    SLICE_X41Y166        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[39]/C
                         clock pessimism              0.000     0.043    
    SLICE_X41Y166        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     0.146    bd_0_i/hls_inst/inst/gmem1_m_axi_U/load_unit/tmp_addr_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y24   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y24   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y25   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y28   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y29   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y34   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y32   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y35   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y33   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X2Y27   bd_0_i/hls_inst/inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y70   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y70   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y96   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y96   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y70   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y70   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y96   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X38Y96   bd_0_i/hls_inst/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15__0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X43Y120  bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           814 Endpoints
Min Delay           814 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.889ns  (logic 0.455ns (51.171%)  route 0.434ns (48.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.041     0.041    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X52Y170        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y170        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     0.156 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/last_cnt_reg[3]/Q
                         net (fo=5, routed)           0.290     0.446    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/last_cnt_reg[5][3]
    SLICE_X52Y170        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.599 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/m_axi_gmem2_WVALID_INST_0_i_1/O
                         net (fo=5, routed)           0.112     0.711    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/data_en__4
    SLICE_X52Y169        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.187     0.898 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/m_axi_gmem2_WVALID_INST_0/O
                         net (fo=0)                   0.032     0.930    m_axi_gmem2_wvalid
                                                                      r  m_axi_gmem2_wvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X34Y147        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[39]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[39]
                                                                      r  m_axi_gmem0_araddr[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X35Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y151        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[57]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[57]
                                                                      r  m_axi_gmem0_araddr[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X34Y149        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y149        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[59]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem0_araddr[59]
                                                                      r  m_axi_gmem0_araddr[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X35Y142        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[9]/Q
                         net (fo=2, unset)            0.000     0.161    m_axi_gmem0_araddr[9]
                                                                      r  m_axi_gmem0_araddr[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_arlen[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X38Y142        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y142        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]/Q
                         net (fo=2, unset)            0.000     0.161    m_axi_gmem0_arlen[4]
                                                                      r  m_axi_gmem0_arlen[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X35Y163        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[61]/Q
                         net (fo=1, unset)            0.000     0.161    m_axi_gmem1_araddr[61]
                                                                      r  m_axi_gmem1_araddr[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[146]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X45Y144        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[146]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[146]
                                                                      r  m_axi_gmem2_wdata[146] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[167]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X43Y153        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y153        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[167]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[167]
                                                                      r  m_axi_gmem2_wdata[167] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_wdata[169]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.118ns  (logic 0.118ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.043     0.043    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X43Y153        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y153        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[169]/Q
                         net (fo=0)                   0.000     0.161    m_axi_gmem2_wdata[169]
                                                                      r  m_axi_gmem2_wdata[169] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X35Y142        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[20]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[20]
                                                                      r  m_axi_gmem0_araddr[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X34Y146        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y146        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[34]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[34]
                                                                      r  m_axi_gmem0_araddr[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X34Y147        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y147        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[44]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[44]
                                                                      r  m_axi_gmem0_araddr[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X35Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y151        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[52]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[52]
                                                                      r  m_axi_gmem0_araddr[52] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X35Y151        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y151        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[56]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[56]
                                                                      r  m_axi_gmem0_araddr[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X34Y149        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y149        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem0_araddr[60]
                                                                      r  m_axi_gmem0_araddr[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem0_araddr[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/ap_clk
    SLICE_X35Y142        FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y142        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[8]/Q
                         net (fo=2, unset)            0.000     0.096    m_axi_gmem0_araddr[8]
                                                                      r  m_axi_gmem0_araddr[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X35Y163        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[58]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem1_araddr[58]
                                                                      r  m_axi_gmem1_araddr[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem1_araddr[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X35Y163        FDRE                                         r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y163        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem1_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[60]/Q
                         net (fo=1, unset)            0.000     0.096    m_axi_gmem1_araddr[60]
                                                                      r  m_axi_gmem1_araddr[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_gmem2_awaddr[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.014     0.014    bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X53Y155        FDRE                                         r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y155        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[17]/Q
                         net (fo=0)                   0.000     0.096    m_axi_gmem2_awaddr[17]
                                                                      r  m_axi_gmem2_awaddr[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          9703 Endpoints
Min Delay          9703 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 3.957ns (83.472%)  route 0.784ns (16.528%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.352     4.026    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X41Y125        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     4.175 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.285     4.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X40Y127        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186     4.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.095     4.741    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.707ns  (logic 3.997ns (84.917%)  route 0.710ns (15.083%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.352     4.026    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X41Y125        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     4.175 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.233     4.408    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X40Y127        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.226     4.634 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, routed)           0.073     4.707    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.669ns  (logic 3.923ns (84.024%)  route 0.746ns (15.976%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.352     4.026    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X41Y125        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     4.175 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.275     4.450    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X39Y126        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.152     4.602 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[2]_i_1/O
                         net (fo=1, routed)           0.067     4.669    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
    SLICE_X39Y126        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X39Y126        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.665ns  (logic 3.957ns (84.831%)  route 0.708ns (15.169%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.352     4.026    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X41Y125        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     4.175 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.209     4.384    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X40Y127        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.186     4.570 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=1, routed)           0.095     4.665    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]_0
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 3.956ns (85.087%)  route 0.693ns (14.913%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.352     4.026    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X41Y125        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     4.175 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.193     4.368    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X40Y127        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.185     4.553 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.096     4.649    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 3.842ns (83.062%)  route 0.783ns (16.938%))
  Logic Levels:           10  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.739     3.528 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     3.674 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.636     4.310    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][6]
    SLICE_X41Y124        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.220     4.530 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[6]_i_1/O
                         net (fo=1, routed)           0.095     4.625    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[6]
    SLICE_X41Y124        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X41Y124        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.614ns  (logic 3.853ns (83.516%)  route 0.761ns (16.484%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.352     4.026    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X41Y125        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     4.175 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.276     4.451    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X40Y127        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.533 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=1, routed)           0.081     4.614    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]_0
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.030     0.030    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.602ns  (logic 3.908ns (84.920%)  route 0.694ns (15.080%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.352     4.026    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X41Y125        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     4.175 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.210     4.385    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X40Y127        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.137     4.522 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=1, routed)           0.080     4.602    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.542ns  (logic 3.855ns (84.882%)  route 0.687ns (15.118%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.528 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.674 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.352     4.026    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X41Y125        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.149     4.175 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.203     4.378    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X40Y127        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     4.462 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.080     4.542    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.031     0.031    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y127        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.527ns  (logic 3.866ns (85.399%)  route 0.661ns (14.601%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X11Y49       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X11Y49       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X11Y49       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[28])
                                                      0.739     3.528 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[28]
                         net (fo=1, routed)           0.000     3.528    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<28>
    DSP48E2_X11Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[28]_P[28])
                                                      0.146     3.674 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[28]
                         net (fo=2, routed)           0.273     3.947    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][21]
    SLICE_X42Y127        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     4.135 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, routed)           0.267     4.402    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
    SLICE_X39Y126        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.056     4.458 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.069     4.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X39Y126        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.029     0.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X39Y126        FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=11, unset)           0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[0]
    SLICE_X44Y145        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y145        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[1] (IN)
                         net (fo=9, unset)            0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WDATA[1]
    SLICE_X44Y145        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y145        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[3] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[3]
    SLICE_X46Y147        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.020     0.020    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X46Y147        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[4] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[4]
    SLICE_X44Y148        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y148        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[4]/C

Slack:                    inf
  Source:                 s_axi_control_awaddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_awaddr[6] (IN)
                         net (fo=0)                   0.008     0.008    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_AWADDR[6]
    SLICE_X44Y148        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.019     0.019    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y148        FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[6]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[100]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[100] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[100]
    SLICE_X27Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[100]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[101]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[101] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[101]
    SLICE_X27Y75         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y75         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[102]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[102] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[102]
    SLICE_X27Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y68         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[102]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[103]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[103] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[103]
    SLICE_X27Y69         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.020     0.020    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y69         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[103]/C

Slack:                    inf
  Source:                 m_axi_gmem0_rdata[104]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_gmem0_rdata[104] (IN)
                         net (fo=1, unset)            0.008     0.008    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/D[104]
    SLICE_X27Y65         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9609, unset)         0.019     0.019    bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X27Y65         FDRE                                         r  bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/data_p2_reg[104]/C





