*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/bbialkowski/VDIC/.dvt/lab04_part1.build
    -F /home/student/bbialkowski/VDIC/lab04part01/tb/tb.f
*** Done analyzing build configuration [15 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/bbialkowski/VDIC/lab04part01/tb/classes/shape_c.svh ...
Done /home/student/bbialkowski/VDIC/lab04part01/tb/classes/shape_c.svh [9 ms, 41 lines, SystemVerilog_2012] ...
Loading (2) /home/student/bbialkowski/VDIC/lab04part01/tb/classes/polygon_c.svh ...
Done /home/student/bbialkowski/VDIC/lab04part01/tb/classes/polygon_c.svh [1 ms, 12 lines, SystemVerilog_2012] ...
Loading (3) /home/student/bbialkowski/VDIC/lab04part01/tb/classes/rectangle_c.svh ...
Done /home/student/bbialkowski/VDIC/lab04part01/tb/classes/rectangle_c.svh [2 ms, 30 lines, SystemVerilog_2012] ...
Loading (4) /home/student/bbialkowski/VDIC/lab04part01/tb/classes/triangle_c.svh ...
Done /home/student/bbialkowski/VDIC/lab04part01/tb/classes/triangle_c.svh [2 ms, 26 lines, SystemVerilog_2012] ...
Loading (5) /home/student/bbialkowski/VDIC/lab04part01/tb/classes/circle_c.svh ...
Done /home/student/bbialkowski/VDIC/lab04part01/tb/classes/circle_c.svh [5 ms, 55 lines, SystemVerilog_2012] ...
Loading (6) /home/student/bbialkowski/VDIC/lab04part01/tb/classes/shape_factory.svh ...
Done /home/student/bbialkowski/VDIC/lab04part01/tb/classes/shape_factory.svh [5 ms, 66 lines, SystemVerilog_2012] ...
Loading (7) /home/student/bbialkowski/VDIC/lab04part01/tb/classes/shape_reporter.svh ...
Done /home/student/bbialkowski/VDIC/lab04part01/tb/classes/shape_reporter.svh [1 ms, 18 lines, SystemVerilog_2012] ...
Loading (8) /home/student/bbialkowski/VDIC/lab04part01/tb/top.sv ...
Done /home/student/bbialkowski/VDIC/lab04part01/tb/top.sv [3 ms, 68 lines, SystemVerilog_2012] ...
*** Done invocation #1 [23 ms] ***
*** Done parsing [LT 11 ms, PT 23.0 ms] ***
*** Total number of lines [316] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [8 total, 8 unique, 0 optimized] ***
*** Done SystemVerilog build [36 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file

Performing mixed post full build step (MIXED - ELAB) [0 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.top' is not elaborated
    at line 16 in /home/student/bbialkowski/VDIC/lab04part01/tb/top.sv [compile index 8]

Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - FSC) [53 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'line' is never written
    at line 23 in /home/student/bbialkowski/VDIC/lab04part01/tb/top.sv [compile index 8]

*** Warning: SIGNAL_NEVER_READ: Signal 'c' is never read
    at line 25 in /home/student/bbialkowski/VDIC/lab04part01/tb/top.sv [compile index 8]

*** Done mixed mode extension build [295 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [350 ms] ***
