<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>LDRBT -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">LDRBT</h2><p id="desc">
      <p class="aml">Load Register Byte Unprivileged loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. For information about memory accesses see <a class="armarm-xref" title="Reference to Armv8 ARM section">Memory accesses</a>.</p>
      <p class="aml">The memory access is restricted as if the PE were running in User mode. This makes no difference if the PE is actually running in User mode.</p>
      <p class="aml"><span class="asm-code">LDRBT</span> is <span class="arm-defined-word">unpredictable</span> in Hyp mode.</p>
      <p class="aml">The T32 instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an immediate offset, and leaves the base register unchanged.</p>
      <p class="aml">The A32 instruction uses a post-indexed addressing mode, that uses a base register value as the address for the memory access, and calculates a new address from a base register value and an offset and writes it back to the base register. The offset can be an immediate value or an optionally-shifted register value.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
       and 
      <a href="#a2">A2</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr">1</td><td class="lr">1</td><td colspan="4" class="lr">Rn</td><td colspan="4" class="lr">Rt</td><td colspan="12" class="lr">imm12</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a name="LDRBT_A1" id="LDRBT_A1"></a>LDRBT{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rt_1" title="General-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>] {, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm_1" title="12-bit unsigned immediate byte offset [0-4095] (field &quot;imm12&quot;)">&lt;imm&gt;</a>}</p></div><p class="pseudocode">t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  postindex = TRUE;  add = (U == '1');
register_form = FALSE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm12, 32);
if t == 15 || n == 15 || n == t then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">n == 15</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction uses post-indexed addressing with the base register as PC. This is handled as described in <a class="armarm-xref" title="Reference to Armv8 ARM section">Using R15</a>.</li><li>The instruction uses immediate offset addressing with the base register as PC, without writeback.</li></ul><p>If <span class="pseudocode">n == t &amp;&amp; n != 15</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is <span class="arm-defined-word">unknown</span>. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.</li></ul>
    <h3 class="classheading"><a name="a2" id="a2"></a>A2</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr">1</td><td class="lr">1</td><td colspan="4" class="lr">Rn</td><td colspan="4" class="lr">Rt</td><td colspan="5" class="lr">imm5</td><td colspan="2" class="lr">type</td><td class="lr">0</td><td colspan="4" class="lr">Rm</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="5"></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A2</h4><p class="asm-code"><a name="LDRBT_A2" id="LDRBT_A2"></a>LDRBT{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rt" title="General-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>], <a href="#_plusminus__1" title="Specifies the index register is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#rm" title="General-purpose index register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>{, <a href="#shift" title="The shift to apply to the value read from {syntax{&lt;Rm&gt;}}">&lt;shift&gt;</a>}</p></div><p class="pseudocode">t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);  postindex = TRUE;  add = (U == '1');
register_form = TRUE;  (shift_t, shift_n) = <a href="shared_pseudocode.html#impl-aarch32.DecodeImmShift.2" title="function: (SRType, integer) DecodeImmShift(bits(2) type, bits(5) imm5)">DecodeImmShift</a>(type, imm5);
if t == 15 || n == 15 || n == t || m == 15 then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">n == t &amp;&amp; n != 15</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction performs all of the loads using the specified addressing mode and the content of the register that is written back is <span class="arm-defined-word">unknown</span>. In addition, if an exception occurs during such as instruction, the base address might be corrupted so that the instruction cannot be repeated.</li></ul>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td colspan="4" class="lr">!= 1111</td><td colspan="4" class="lr">Rt</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td colspan="8" class="lr">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td colspan="4" class="droppedname">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="LDRBT_T1" id="LDRBT_T1"></a>LDRBT{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rt" title="General-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a> {, #<a href="#_plus_" title="Specifies the offset is added to the base register">{+}</a><a href="#imm" title="Optional 8-bit unsigned immediate byte offset [0-255], default 0 (field &quot;imm8&quot;)">&lt;imm&gt;</a>}]</p></div><p class="pseudocode">if Rn == '1111' then SEE "LDRB (literal)";
t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  postindex = FALSE;  add = TRUE;
register_form = FALSE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8, 32);
if t == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13</p>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rt&gt;</td><td><a name="rt_1" id="rt_1"></a>
        
          
          
        
        
          <p class="aml">For encoding A1: is the general-purpose register to be transferred, encoded in the "Rt" field. The PC can be used, but this is deprecated.</p>
        
      </td></tr><tr><td></td><td><a name="rt" id="rt"></a>
        
          <p class="aml">For encoding A2 and T1: is the general-purpose register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rn&gt;</td><td><a name="rn" id="rn"></a>
        
          <p class="aml">Is the general-purpose base register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>+/-</td><td><a name="_plusminus_" id="_plusminus_"></a>
        For encoding A1: specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">U</th>
                <th class="symbol">+/-</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">-</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">+</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr><tr><td></td><td><a name="_plusminus__1" id="_plusminus__1"></a>
        For encoding A2: specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">U</th>
                <th class="symbol">+/-</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">-</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">+</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rm&gt;</td><td><a name="rm" id="rm"></a>
        
          <p class="aml">Is the general-purpose index register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;shift&gt;</td><td><a name="shift" id="shift"></a>
        
          <p class="aml">The shift to apply to the value read from &lt;Rm&gt;. If absent, no shift is applied. Otherwise, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Shifts applied to a register</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>+</td><td><a name="_plus_" id="_plus_"></a>
        
          <p class="aml">Specifies the offset is added to the base register.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm&gt;</td><td><a name="imm_1" id="imm_1"></a>
        
          
          
        
        
          <p class="aml">For encoding A1: is the 12-bit unsigned immediate byte offset, in the range 0 to 4095, defaulting to 0 if omitted, and encoded in the "imm12" field.</p>
        
      </td></tr><tr><td></td><td><a name="imm" id="imm"></a>
        
          
          
          
        
        
          <p class="aml">For encoding T1: is an optional 8-bit unsigned immediate byte offset, in the range 0 to 255, defaulting to 0 and encoded in the "imm8" field.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    if PSTATE.EL == <a href="shared_pseudocode.html#EL2" title="constant bits(2) EL2 = '10'">EL2</a> then UNPREDICTABLE;               // Hyp mode
    EncodingSpecificOperations();
    offset = if register_form then <a href="shared_pseudocode.html#impl-aarch32.Shift.4" title="function: bits(N) Shift(bits(N) value, SRType type, integer amount, bit carry_in)">Shift</a>(<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[m], shift_t, shift_n, PSTATE.C) else imm32;
    offset_addr = if add then (<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] + offset) else (<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] - offset);
    address = if postindex then <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] else offset_addr;
    <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t] = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(<a href="shared_pseudocode.html#impl-aarch32.MemU_unpriv.read.2" title="accessor: bits(8*size) MemU_unpriv[bits(32) address, integer size]">MemU_unpriv</a>[address,1],32);
    if postindex then <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[n] = offset_addr;</p>
    </div>
  <h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">PSTATE.EL == EL2</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes as <span class="asm-code">LDRB</span> (immediate).</li></ul><h3>Operational information</h3>
    <p class="aml">If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
