/// Auto-generated register definitions for SAI1
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::sai1 {

// ============================================================================
// SAI1 - Serial audio interface
// Base Address: 0x40015800
// ============================================================================

/// SAI1 Register Structure
struct SAI1_Registers {

    /// Global configuration register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t GCR;

    /// AConfiguration register 1
    /// Offset: 0x0004
    /// Reset value: 0x00000040
    /// Access: read-write
    volatile uint32_t ACR1;

    /// AConfiguration register 2
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ACR2;

    /// AFRCR
    /// Offset: 0x000C
    /// Reset value: 0x00000007
    /// Access: read-write
    volatile uint32_t AFRCR;

    /// ASlot register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ASLOTR;

    /// AInterrupt mask register2
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AIM;

    /// AStatus register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ASR;

    /// AClear flag register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t ACLRFR;

    /// AData register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ADR;

    /// BConfiguration register 1
    /// Offset: 0x0024
    /// Reset value: 0x00000040
    /// Access: read-write
    volatile uint32_t BCR1;

    /// BConfiguration register 2
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BCR2;

    /// BFRCR
    /// Offset: 0x002C
    /// Reset value: 0x00000007
    /// Access: read-write
    volatile uint32_t BFRCR;

    /// BSlot register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BSLOTR;

    /// BInterrupt mask register2
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BIM;

    /// BStatus register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t BSR;

    /// BClear flag register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t BCLRFR;

    /// BData register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BDR;
};

static_assert(sizeof(SAI1_Registers) >= 68, "SAI1_Registers size mismatch");

/// SAI1 peripheral instance
inline SAI1_Registers* SAI1() {
    return reinterpret_cast<SAI1_Registers*>(0x40015800);
}

}  // namespace alloy::hal::st::stm32f7::sai1
