   0:                                CPU   6801
   0:                                INCLUDE               "mc6801.inc"
   0:                ;;; -*- mode: asm; mode: flyspell-prog; -*-
   0:
   0:                ;;; MC6801/MC6803
   0:                ;;; Condition Code Register (CC)
   0: =$1            CC_CARRY        EQU   %00000001       ; set to 1 if carry occurred
   0: =$2            CC_OVERFLOW     EQU   %00000010       ; set to 1 if overflow occurred
   0: =$4            CC_ZERO         EQU   %00000100       ; set to 1 if result is zero
   0: =$8            CC_NEGATIVE     EQU   %00001000       ; set to 1 if result is negative
   0: =$10           CC_IRQ          EQU   %00010000       ; if 1, IRQ is masked
   0: =$20           CC_HALF_CARRY   EQU   %00100000       ; if 1, decimal carry from least digit occurred
   0:
   0:                ;;; Internal Register Area
   0: =$0            DDR1:           EQU   $00             ; $00: Port 1 Data Direction Register
   0: =$1            DDR2:           EQU   $01             ; $01: Port 2 Data Direction Register
   0: =$2            PORT1:          EQU   $02             ; $02: Port 1 Data Register
   0: =$3            PORT2:          EQU   $03             ; $03: Port 2 Data Register
   0: =$4            DDR3:           EQU   $04             ; $04: Port 3 Data Direction Register
   0: =$5            DDR4:           EQU   $05             ; $05: Port 4 Data Direction Register
   0: =$6            PORT3:          EQU   $06             ; $06: Port 3 Data Register
   0: =$7            PORT4:          EQU   $07             ; $07: Port 4 Data Register
   0: =$8            TCSR:           EQU   $08             ; $08: Timer Control and Status Register
   0: =$9            TCNT:           EQU   $09             ; $09: Timer Counter
   0: =$B            TOCR:           EQU   $0B             ; $0B: Output Compare Register
   0: =$D            TCAP:           EQU   $0D             ; $0D: Input Capture Register
   0: =$F            P3CSR:          EQU   $0F             ; $0F: Port 3 Control and Status Register
   0: =$10           RMCR:           EQU   $10             ; $10: Rate and Mode Control Registers
   0: =$11           TRCSR:          EQU   $11             ; $11: Transmit Receive Control and Status Register
   0: =$12           SCRDR:          EQU   $12             ; $12: Receiver Data Register
   0: =$13           SCTDR:          EQU   $13             ; $13: Transmit Data Register
   0: =$14           RAMCR:          EQU   $14             ; $14: RAM Control Register
   0:
   0:                ;;; Port 2 Data Register
   0: =$E0           PC_gm:          EQU   %11100000       ; PC group mask
   0: =$5            PC_gp:          EQU   5               ; PC group position
   0: =$20           PC0_bm:         EQU   %00100000       ; PC0
   0: =$40           PC1_bm:         EQU   %01000000       ; PC1
   0: =$80           PC2_bm:         EQU   %10000000       ; PC2
   0:
   0:                ;;; Port 3 Control and Status Register
   0: =$8            P3_LATCH_bm:    EQU   %00001000       ; Latch Enable
   0: =$10           P3_OSS_bm:      EQU   %00010000       ; Output Strobe Select
   0: =$40           P3_IS3IE_bm:    EQU   %01000000       ; IS3 IRQ1 Enable
   0: =$80           P3_IS3F_bm:     EQU   %10000000       ; IS3 Flag
   0:
   0:                ;;; RAM Control Register
   0: =$40           RAME_bm:        EQU   %01000000       ; RAM Enable
   0: =$80           STBY_PWR_bm:    EQU   %10000000       ; Standby Power status
   0:
   0:                ;;; Timer Control and Status Register
   0: =$1            TCSR_OLVL_bm:   EQU   %00000001       ; Output Level
   0: =$2            TCSR_IEDG_bm:   EQU   %00000010       ; Input Edge. 0=negative/1=positive
   0: =$4            TCSR_ETOI_bm:   EQU   %00000100       ; Enable Timer Overflow Interrupt for IRQ2
   0: =$8            TCSR_EOCI_bm:   EQU   %00001000       ; Enable Output Compare Interrupt for IRQ2
   0: =$10           TCSR_EICI_bm:   EQU   %00010000       ; Enable Input Capture Interrupt for IRQ2
   0: =$20           TCSR_TOF_bm:    EQU   %00100000       ; Timer Overflow Flag
   0: =$40           TCSR_OCF_bm:    EQU   %01000000       ; Output Compare Flag
   0: =$80           TCSR_ICF_bm:    EQU   %10000000       ; Input Capture Flag
   0:
   0:                ;;; Serial Communication Interface
   0:                ;;; Rate and Mode Control Registers
   0:                ;; Speed Select
   0: =$3            SS_gm:          EQU   %00000011       ; Group mask
   0: =$0            SS_DIV16_gc:    EQU   %00000000       ; E/16
   0: =$1            SS_DIV128_gc:   EQU   %00000001       ; E/128
   0: =$2            SS_DIV1024_gc:  EQU   %00000010       ; E/1024
   0: =$3            SS_DIV4096_gc:  EQU   %00000011       ; E/4096
   0:                ;; Clock Control and Format Select
   0: =$C            CCFS_gm:        EQU   %00001100       ; Group mask
   0: =$0            CCFS_BIPH_gc:   EQU   %00000000       ; Bi-Phase
   0: =$4            CCFS_NRZ_gc:    EQU   %00000100       ; NRZ
   0: =$8            CCFS_NRZO_gc:   EQU   %00001000       ; NRZ P22=Clock Output
   0: =$C            CCFS_NRZI_gc:   EQU   %00001100       ; NRZ P22=Clock Input
   0:                ;;; Transmit/Receive Control and Status Register
   0: =$1            TRCSR_WU_bm:    EQU   %00000001       ; Wake-up on idle line
   0: =$2            TRCSR_TE_bm:    EQU   %00000010       ; Transmit Enable; if set, P24 is output
   0: =$4            TRCSR_TIE_bm:   EQU   %00000100       ; Transmit Interrupt Enable for IRQ2
   0: =$8            TRCSR_RE_bm:    EQU   %00001000       ; Receiver Enable; if set, P23 is input
   0: =$10           TRCSR_RIE_bm:   EQU   %00010000       ; Receiver Interrupt Enable for IRQ2
   0: =$20           TRCSR_TDRE_bm:  EQU   %00100000       ; Transmit Data Register Empty
   0: =$40           TRCSR_ORFE_bm:  EQU   %01000000       ; Overrun Framing Error
   0: =$80           TRCSR_RDRF_bm:  EQU   %10000000       ; Receive Data Register Full
   0:
   0:                ;;; Vector
   0: =$FFF0         VEC_SCI:        EQU   $FFF0           ; $FFF0: SCI Interrupt (TDRE+RDRF+ORFE)
   0: =$FFF2         VEC_TOF:        EQU   $FFF2           ; $FFF2: Timer Overflow Interrupt
   0: =$FFF4         VEC_OCF:        EQU   $FFF4           ; $FFF4: Output Compare Interrupt
   0: =$FFF6         VEC_ICF:        EQU   $FFF6           ; $FFF6: Input Capture Interrupt
   0: =$FFF8         VEC_IRQ1:       EQU   $FFF8           ; $FFF8: Maskable Interrupt Request 1
   0: =$FFFA         VEC_SWI:        EQU   $FFFA           ; $FFFA: Software Interrupt
   0: =$FFFC         VEC_NMI:        EQU   $FFFC           ; $FFFC: Non Maskable Interrupt
   0: =$FFFE         VEC_RESET:      EQU   $FFFE           ; $FFFE: Reset
   0:
2000:                                ORG   $2000
2000:
2000: =$80           rx_queue_size:  EQU   128
2000:                rx_queue:       RMB   rx_queue_size
2080: =$80           tx_queue_size:  EQU   128
2080:                tx_queue:       RMB   tx_queue_size
2100:
2100:                ;;; SCI: Enable Rx interrupt
2100: =$1A           RX_INT_TX_NO:   EQU   TRCSR_TE_bm|TRCSR_RE_bm|TRCSR_RIE_bm
2100: =$1E           RX_INT_TX_INT:  EQU   RX_INT_TX_NO|TRCSR_TIE_bm
2100:
1000:                                ORG   $1000
1000: =$FFF          stack:          EQU   *-1             ; MC6801's SP is post-decrement/pre-increment
1000:
1000:                                ORG   $1000
1000:                initialize:
1000: 8E 0F FF                       LDS   #stack
1003: CE 20 00                       LDX   #rx_queue
1006: C6 80                          LDAB  #rx_queue_size
1008: BD 10 A7                       JSR   queue_init
100B: CE 20 80                       LDX   #tx_queue
100E: C6 80                          LDAB  #tx_queue_size
1010: BD 10 A7                       JSR   queue_init
1013:                ;; Initialize SCI
1013: 86 04                          LDAA  #CCFS_NRZ_gc|SS_DIV16_gc
1015: 97 10                          STAA  RMCR            ; set NRZ and E/16
1017: 86 1A                          LDAA  #RX_INT_TX_NO
1019: 97 11                          STAA  TRCSR           ; Enable Tx and Rx/Interrupt
101B: 0E                             CLI                   ; enable IRQ
101C:
101C:                receive_loop:
101C: 8D 59                          BSR   getchar
101E: 24 FC                          BCC   receive_loop
1020:                echo_back:
1020: 16                             TAB
1021: 8D 6C                          BSR   putchar         ; echo
1023: 86 20                          LDAA  #' '            ; space
1025: 8D 68                          BSR   putchar
1027: 8D 12                          BSR   put_hex8        ; print in hex
1029: 86 20                          LDAA  #' '            ; space
102B: 8D 62                          BSR   putchar
102D: 8D 2A                          BSR   put_bin8        ; print in binary
102F: 8D 02                          BSR   newline
1031: 20 E9                          BRA   receive_loop
1033:
1033:                ;;; Put newline
1033:                ;;; @clobber A
1033:                newline:
1033: 86 0D                          LDAA  #$0d
1035: 8D 58                          BSR   putchar
1037: 86 0A                          LDAA  #$0a
1039: 20 54                          BRA   putchar
103B:
103B:                ;;; Print uint8_t in hex
103B:                ;;; @param B uint8_t value to be printed in hex.
103B:                ;;; @clobber A
103B:                put_hex8:
103B: 86 30                          LDAA  #'0'
103D: 8D 50                          BSR   putchar
103F: 86 78                          LDAA  #'x'
1041: 8D 4C                          BSR   putchar
1043: 17                             TBA
1044: 44                             LSRA
1045: 44                             LSRA
1046: 44                             LSRA
1047: 44                             LSRA
1048: 8D 01                          BSR   put_hex4
104A: 17                             TBA
104B:                put_hex4:
104B: 84 0F                          ANDA  #$0f
104D: 81 0A                          CMPA  #10
104F: 25 04                          BLO   put_hex8_dec
1051: 8B 37                          ADDA  #'A'-10
1053: 20 3A                          BRA   putchar
1055:                put_hex8_dec:
1055: 8B 30                          ADDA  #'0'
1057: 20 36                          BRA   putchar
1059:
1059:                ;;; Print uint8_t in binary
1059:                ;;; @param B uint8_t value to be printed in binary.
1059:                ;;; @clobber A
1059:                put_bin8:
1059: 37                             PSHB
105A: 86 30                          LDAA  #'0'
105C: 8D 31                          BSR   putchar
105E: 86 62                          LDAA  #'b'
1060: 8D 2D                          BSR   putchar
1062: 8D 05                          BSR   put_bin4
1064: 58                             LSLB
1065: 8D 02                          BSR   put_bin4
1067: 33                             PULB
1068: 39                             RTS
1069:                put_bin4:
1069: 8D 01                          BSR   put_bin2
106B: 58                             LSLB
106C:                put_bin2:
106C: 8D 01                          BSR   put_bin1
106E: 58                             LSLB
106F:                put_bin1:
106F: 86 30                          LDAA  #'0'
1071: 5D                             TSTB                  ; chech MSB
1072: 2A 01                          BPL   put_bin0        ; MSB=0
1074: 4C                             INCA                  ; MSB=1
1075:                put_bin0:
1075: 20 18                          BRA   putchar
1077:
1077:                ;;; Get character
1077:                ;;; @return A
1077:                ;;; @return CC.C 0 if no character
1077:                getchar:
1077: 37                             PSHB
1078: 07                             TPA
1079: 36                             PSHA                  ; save CC
107A: 0F                             SEI                   ; disable IRQ
107B: 3C                             PSHX
107C: CE 20 00                       LDX   #rx_queue
107F: BD 10 D2                       JSR   queue_remove
1082: 38                             PULX
1083: 16                             TAB                   ; char? in B
1084: 32                             PULA                  ; restore CC to A
1085: 25 04                          BCS   getchar_end
1087: 06                             TAP
1088: 0C                             CLC                   ; clear carry
1089: 33                             PULB
108A: 39                             RTS
108B:                getchar_end:
108B: 06                             TAP
108C: 0D                             SEC                   ; set carry
108D: 17                             TBA
108E: 33                             PULB
108F:
108F:                ;;; Put character
108F:                ;;; @param A
108F:                putchar:
108F: 37                             PSHB
1090: 36                             PSHA
1091: 16                             TAB                   ; char in B
1092: 07                             TPA
1093: 36                             PSHA                  ; save CC
1094: 0F                             SEI                   ; disable IRQ
1095: 17                             TBA                   ; char in A
1096: 3C                             PSHX
1097: CE 20 80                       LDX   #tx_queue
109A: BD 10 B6                       JSR   queue_add
109D: 38                             PULX
109E: 86 1E                          LDAA  #RX_INT_TX_INT  ; Enable Tx interrupt
10A0: 97 11                          STAA  TRCSR
10A2: 32                             PULA                  ; restore CC
10A3: 06                             TAP
10A4: 32                             PULA
10A5: 33                             PULB
10A6: 39                             RTS
10A7:
10A7:                                INCLUDE               "queue.inc"
10A7:                ;;; [queue] queue structure
10A7: =$0            queue_len:      EQU   0               ; queue length
10A7: =$1            queue_size:     EQU   1               ; buffer size
10A7: =$2            queue_put:      EQU   2               ; queue put index
10A7: =$3            queue_get:      EQU   3               ; queue get index
10A7: =$4            queue_buf:      EQU   4               ; buffer start offset
10A7:
10A7:                ;;; [queue] Initialize queue
10A7:                ;;; @param X queue work space pointer
10A7:                ;;; @param B queue work space size
10A7:                ;;; @clobber B
10A7:                queue_init:
10A7: 37                             PSHB
10A8: 3C                             PSHX
10A9:                queue_init_loop:
10A9: 6F 00                          CLR   0,x
10AB: 08                             INX
10AC: 5A                             DECB
10AD: 26 FA                          BNE   queue_init_loop
10AF: 38                             PULX
10B0: 33                             PULB
10B1: C0 04                          SUBB  #queue_buf
10B3: E7 01                          STAB  queue_size,x
10B5: 39                             RTS
10B6:
10B6:                ;;; [queue] Add an element to queue
10B6:                ;;; @param X queue work space pointer
10B6:                ;;; @param A an element
10B6:                ;;; @return CC.C 0 if queue is full
10B6:                queue_add:
10B6: 37                             PSHB
10B7: E6 00                          LDAB  queue_len,x
10B9: E1 01                          CMPB  queue_size,x
10BB: 24 13                          BHS   queue_add_return    ; carry is cleared
10BD: E6 02                          LDAB  queue_put,x     ; 8 bits offset
10BF: 3C                             PSHX
10C0: 3A                             ABX                   ; X+=B
10C1: A7 04                          STAA  queue_buf,x     ; store an element
10C3: 38                             PULX
10C4: 6C 00                          INC   queue_len,x
10C6: 5C                             INCB
10C7: E7 02                          STAB  queue_put,x
10C9: E1 01                          CMPB  queue_size,x
10CB: 25 03                          BLO   queue_add_return    ; carry is set
10CD: 6F 02                          CLR   queue_put,x
10CF: 0D                             SEC                   ; set carry
10D0:                queue_add_return:
10D0: 33                             PULB
10D1: 39                             RTS
10D2:
10D2:                ;;; [queue] Remove an element from queue
10D2:                ;;; @param X queue work space pointer
10D2:                ;;; @return A an element
10D2:                ;;; @return CC.C 0 if queue is empty
10D2:                queue_remove:
10D2: 6D 00                          TST   queue_len,x
10D4: 26 02                          BNE   queue_remove_elem
10D6: 0C                             CLC                   ; clear carry
10D7: 39                             RTS
10D8:                queue_remove_elem
10D8: 37                             PSHB
10D9: E6 03                          LDAB  queue_get,x     ; 8 bits offset
10DB: 3C                             PSHX
10DC: 3A                             ABX                   ; X+=B
10DD: A6 04                          LDAA  queue_buf,x     ; read an element
10DF: 38                             PULX
10E0: 6A 00                          DEC   queue_len,x
10E2: 5C                             INCB
10E3: E7 03                          STAB  queue_get,x
10E5: E1 01                          CMPB  queue_size,x
10E7: 25 03                          BLO   queue_remove_return ; carry is set
10E9: 6F 03                          CLR   queue_get,x
10EB: 0D                             SEC                   ; set carry
10EC:                queue_remove_return:
10EC: 33                             PULB
10ED: 39                             RTS
10EE:
10EE:                ;;; Local Variables:
10EE:                ;;; mode: asm
10EE:                ;;; End:
10EE:                ;;; vim: set ft=asm et ts=4 sw=4:
10EE:
10EE:                isr_sci:
10EE: D6 11                          LDAB  TRCSR
10F0: C5 40                          BITB  #TRCSR_ORFE_bm
10F2: 26 21                          BNE   isr_sci_error
10F4: C5 80                          BITB  #TRCSR_RDRF_bm
10F6: 27 08                          BEQ   isr_sci_send
10F8:                isr_sci_receive:
10F8: 96 12                          LDAA  SCRDR           ; receive character
10FA: CE 20 00                       LDX   #rx_queue
10FD: BD 10 B6                       JSR   queue_add
1100:                isr_sci_send:
1100: C5 20                          BITB  #TRCSR_TDRE_bm
1102: 27 0A                          BEQ   isr_sci_return
1104: CE 20 80                       LDX   #tx_queue
1107: BD 10 D2                       JSR   queue_remove
110A: 24 03                          BCC   isr_sci_empty
110C: 97 13                          STAA  SCTDR           ; send character
110E:                isr_sci_return:
110E: 3B                             RTI
110F:                isr_sci_empty:
110F: 86 1A                          LDAA  #RX_INT_TX_NO
1111: 97 11                          STAA  TRCSR           ; disable Tx interrupt
1113: 20 F9                          BRA   isr_sci_return
1115:                isr_sci_error:
1115: 96 12                          LDAA  SCRDR           ; reset ORFE
1117: 20 E7                          BRA   isr_sci_send
1119:
FFF0:                                ORG   VEC_SCI
FFF0: 10 EE                          FDB   isr_sci
FFF2:
FFFE:                                ORG   VEC_RESET
FFFE: 10 00                          FDB   initialize
