[12:40:16.854] <TB3>     INFO: *** Welcome to pxar ***
[12:40:16.854] <TB3>     INFO: *** Today: 2016/09/23
[12:40:16.861] <TB3>     INFO: *** Version: 47bc-dirty
[12:40:16.861] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C15.dat
[12:40:16.862] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:40:16.862] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//defaultMaskFile.dat
[12:40:16.862] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters_C15.dat
[12:40:16.939] <TB3>     INFO:         clk: 4
[12:40:16.939] <TB3>     INFO:         ctr: 4
[12:40:16.939] <TB3>     INFO:         sda: 19
[12:40:16.939] <TB3>     INFO:         tin: 9
[12:40:16.939] <TB3>     INFO:         level: 15
[12:40:16.939] <TB3>     INFO:         triggerdelay: 0
[12:40:16.939] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:40:16.939] <TB3>     INFO: Log level: DEBUG
[12:40:16.947] <TB3>     INFO: Found DTB DTB_WRE7QJ
[12:40:16.955] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[12:40:16.959] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[12:40:16.961] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[12:40:18.521] <TB3>     INFO: DUT info: 
[12:40:18.521] <TB3>     INFO: The DUT currently contains the following objects:
[12:40:18.521] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:40:18.521] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[12:40:18.521] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[12:40:18.521] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:40:18.521] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.521] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.521] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.521] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.521] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.521] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.521] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.521] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:40:18.522] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:40:18.523] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:40:18.524] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:40:18.525] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:40:18.535] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30134272
[12:40:18.535] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1755310
[12:40:18.535] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x16c7770
[12:40:18.535] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f06c9d94010
[12:40:18.535] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f06cffff510
[12:40:18.535] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30199808 fPxarMemory = 0x7f06c9d94010
[12:40:18.536] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.9mA
[12:40:18.537] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[12:40:18.537] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[12:40:18.537] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:40:18.938] <TB3>     INFO: enter 'restricted' command line mode
[12:40:18.938] <TB3>     INFO: enter test to run
[12:40:18.938] <TB3>     INFO:   test: FPIXTest no parameter change
[12:40:18.938] <TB3>     INFO:   running: fpixtest
[12:40:18.938] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:40:18.942] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:40:18.942] <TB3>     INFO: ######################################################################
[12:40:18.942] <TB3>     INFO: PixTestFPIXTest::doTest()
[12:40:18.942] <TB3>     INFO: ######################################################################
[12:40:18.945] <TB3>     INFO: ######################################################################
[12:40:18.945] <TB3>     INFO: PixTestPretest::doTest()
[12:40:18.945] <TB3>     INFO: ######################################################################
[12:40:18.948] <TB3>     INFO:    ----------------------------------------------------------------------
[12:40:18.948] <TB3>     INFO:    PixTestPretest::programROC() 
[12:40:18.948] <TB3>     INFO:    ----------------------------------------------------------------------
[12:40:36.967] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:40:36.967] <TB3>     INFO: IA differences per ROC:  16.1 17.7 16.9 16.1 17.7 16.1 19.3 18.5 17.7 18.5 17.7 20.1 17.7 18.5 18.5 19.3
[12:40:37.033] <TB3>     INFO:    ----------------------------------------------------------------------
[12:40:37.033] <TB3>     INFO:    PixTestPretest::checkIdig() 
[12:40:37.033] <TB3>     INFO:    ----------------------------------------------------------------------
[12:40:38.286] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[12:40:38.788] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[12:40:39.289] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[12:40:39.791] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[12:40:40.292] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[12:40:40.794] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[12:40:41.295] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[12:40:41.797] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[12:40:42.299] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[12:40:42.800] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[12:40:43.302] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[12:40:43.804] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[12:40:44.306] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[12:40:44.807] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[12:40:45.309] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[12:40:45.811] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[12:40:46.064] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 
[12:40:46.064] <TB3>     INFO: Test took 9034 ms.
[12:40:46.064] <TB3>     INFO: PixTestPretest::checkIdig() done.
[12:40:46.092] <TB3>     INFO:    ----------------------------------------------------------------------
[12:40:46.092] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:40:46.092] <TB3>     INFO:    ----------------------------------------------------------------------
[12:40:46.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.7812 mA
[12:40:46.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.2188 mA
[12:40:46.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  95 Ia 24.4188 mA
[12:40:46.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  94 Ia 24.4188 mA
[12:40:46.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  93 Ia 24.4188 mA
[12:40:46.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  92 Ia 23.6188 mA
[12:40:46.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  94 Ia 24.4188 mA
[12:40:46.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  93 Ia 24.4188 mA
[12:40:46.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  92 Ia 23.6188 mA
[12:40:47.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  94 Ia 24.4188 mA
[12:40:47.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  93 Ia 23.6188 mA
[12:40:47.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  95 Ia 24.4188 mA
[12:40:47.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  94 Ia 23.6188 mA
[12:40:47.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.8187 mA
[12:40:47.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 24.4188 mA
[12:40:47.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  84 Ia 24.4188 mA
[12:40:47.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 24.4188 mA
[12:40:47.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  82 Ia 24.4188 mA
[12:40:48.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  81 Ia 23.6188 mA
[12:40:48.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  83 Ia 24.4188 mA
[12:40:48.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 24.4188 mA
[12:40:48.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  81 Ia 24.4188 mA
[12:40:48.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  80 Ia 23.6188 mA
[12:40:48.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  82 Ia 24.4188 mA
[12:40:48.614] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  81 Ia 23.6188 mA
[12:40:48.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.0187 mA
[12:40:48.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  90 Ia 24.4188 mA
[12:40:48.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  89 Ia 24.4188 mA
[12:40:49.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  88 Ia 24.4188 mA
[12:40:49.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  87 Ia 24.4188 mA
[12:40:49.218] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  86 Ia 23.6188 mA
[12:40:49.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  88 Ia 24.4188 mA
[12:40:49.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  87 Ia 24.4188 mA
[12:40:49.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  86 Ia 24.4188 mA
[12:40:49.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  85 Ia 24.4188 mA
[12:40:49.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  84 Ia 23.6188 mA
[12:40:49.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  86 Ia 23.6188 mA
[12:40:49.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.2188 mA
[12:40:50.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  95 Ia 24.4188 mA
[12:40:50.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  94 Ia 23.6188 mA
[12:40:50.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  96 Ia 24.4188 mA
[12:40:50.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  95 Ia 24.4188 mA
[12:40:50.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  94 Ia 23.6188 mA
[12:40:50.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  96 Ia 24.4188 mA
[12:40:50.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  95 Ia 23.6188 mA
[12:40:50.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  97 Ia 24.4188 mA
[12:40:50.833] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  96 Ia 24.4188 mA
[12:40:50.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  95 Ia 24.4188 mA
[12:40:51.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  94 Ia 23.6188 mA
[12:40:51.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.8187 mA
[12:40:51.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  85 Ia 24.4188 mA
[12:40:51.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  84 Ia 24.4188 mA
[12:40:51.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  83 Ia 23.6188 mA
[12:40:51.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  85 Ia 24.4188 mA
[12:40:51.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  84 Ia 24.4188 mA
[12:40:51.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 23.6188 mA
[12:40:51.843] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  85 Ia 24.4188 mA
[12:40:51.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  84 Ia 23.6188 mA
[12:40:52.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  86 Ia 24.4188 mA
[12:40:52.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  85 Ia 24.4188 mA
[12:40:52.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  84 Ia 24.4188 mA
[12:40:52.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.2188 mA
[12:40:52.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  95 Ia 24.4188 mA
[12:40:52.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  94 Ia 24.4188 mA
[12:40:52.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  93 Ia 23.6188 mA
[12:40:52.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  95 Ia 24.4188 mA
[12:40:52.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  94 Ia 24.4188 mA
[12:40:52.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  93 Ia 23.6188 mA
[12:40:53.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  95 Ia 24.4188 mA
[12:40:53.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  94 Ia 24.4188 mA
[12:40:53.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  93 Ia 23.6188 mA
[12:40:53.355] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  95 Ia 24.4188 mA
[12:40:53.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  94 Ia 24.4188 mA
[12:40:53.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.6188 mA
[12:40:53.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  80 Ia 24.4188 mA
[12:40:53.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  79 Ia 23.6188 mA
[12:40:53.858] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  81 Ia 25.2188 mA
[12:40:53.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  75 Ia 22.8187 mA
[12:40:54.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  82 Ia 25.2188 mA
[12:40:54.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  76 Ia 23.6188 mA
[12:40:54.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  78 Ia 23.6188 mA
[12:40:54.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  80 Ia 25.2188 mA
[12:40:54.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  74 Ia 22.8187 mA
[12:40:54.563] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  81 Ia 25.2188 mA
[12:40:54.664] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  75 Ia 23.6188 mA
[12:40:54.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.8187 mA
[12:40:54.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  85 Ia 25.2188 mA
[12:40:54.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  79 Ia 23.6188 mA
[12:40:55.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  81 Ia 24.4188 mA
[12:40:55.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  80 Ia 23.6188 mA
[12:40:55.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  82 Ia 24.4188 mA
[12:40:55.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  81 Ia 24.4188 mA
[12:40:55.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  80 Ia 23.6188 mA
[12:40:55.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  82 Ia 24.4188 mA
[12:40:55.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  81 Ia 24.4188 mA
[12:40:55.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  80 Ia 24.4188 mA
[12:40:55.872] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  79 Ia 23.6188 mA
[12:40:55.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.0187 mA
[12:40:56.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  90 Ia 24.4188 mA
[12:40:56.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  89 Ia 24.4188 mA
[12:40:56.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  88 Ia 24.4188 mA
[12:40:56.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  87 Ia 24.4188 mA
[12:40:56.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  86 Ia 24.4188 mA
[12:40:56.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  85 Ia 23.6188 mA
[12:40:56.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  87 Ia 24.4188 mA
[12:40:56.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  86 Ia 24.4188 mA
[12:40:56.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 23.6188 mA
[12:40:56.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  87 Ia 24.4188 mA
[12:40:57.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  86 Ia 23.6188 mA
[12:40:57.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.8187 mA
[12:40:57.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  85 Ia 24.4188 mA
[12:40:57.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  84 Ia 24.4188 mA
[12:40:57.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  83 Ia 24.4188 mA
[12:40:57.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  82 Ia 24.4188 mA
[12:40:57.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  81 Ia 23.6188 mA
[12:40:57.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  83 Ia 24.4188 mA
[12:40:57.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  82 Ia 24.4188 mA
[12:40:57.991] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  81 Ia 23.6188 mA
[12:40:58.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  83 Ia 24.4188 mA
[12:40:58.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 24.4188 mA
[12:40:58.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  81 Ia 23.6188 mA
[12:40:58.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.0187 mA
[12:40:58.495] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  90 Ia 25.2188 mA
[12:40:58.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  84 Ia 23.6188 mA
[12:40:58.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  86 Ia 24.4188 mA
[12:40:58.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  85 Ia 23.6188 mA
[12:40:58.897] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  87 Ia 24.4188 mA
[12:40:58.998] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  86 Ia 24.4188 mA
[12:40:59.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  85 Ia 24.4188 mA
[12:40:59.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  84 Ia 23.6188 mA
[12:40:59.299] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  86 Ia 23.6188 mA
[12:40:59.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  88 Ia 24.4188 mA
[12:40:59.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  87 Ia 24.4188 mA
[12:40:59.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.4188 mA
[12:40:59.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  77 Ia 23.6188 mA
[12:40:59.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  79 Ia 24.4188 mA
[12:40:59.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  78 Ia 24.4188 mA
[12:41:00.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  77 Ia 23.6188 mA
[12:41:00.107] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 24.4188 mA
[12:41:00.208] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  78 Ia 24.4188 mA
[12:41:00.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 23.6188 mA
[12:41:00.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  79 Ia 24.4188 mA
[12:41:00.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  78 Ia 24.4188 mA
[12:41:00.611] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  77 Ia 23.6188 mA
[12:41:00.713] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  79 Ia 24.4188 mA
[12:41:00.815] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.0187 mA
[12:41:00.915] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  90 Ia 25.2188 mA
[12:41:01.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  84 Ia 23.6188 mA
[12:41:01.117] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  86 Ia 24.4188 mA
[12:41:01.217] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  85 Ia 24.4188 mA
[12:41:01.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  84 Ia 24.4188 mA
[12:41:01.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  83 Ia 23.6188 mA
[12:41:01.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  85 Ia 24.4188 mA
[12:41:01.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  84 Ia 23.6188 mA
[12:41:01.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  86 Ia 24.4188 mA
[12:41:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  85 Ia 24.4188 mA
[12:41:01.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  84 Ia 24.4188 mA
[12:41:02.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.8187 mA
[12:41:02.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  85 Ia 24.4188 mA
[12:41:02.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  84 Ia 24.4188 mA
[12:41:02.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 24.4188 mA
[12:41:02.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  82 Ia 23.6188 mA
[12:41:02.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 24.4188 mA
[12:41:02.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  83 Ia 24.4188 mA
[12:41:02.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 23.6188 mA
[12:41:02.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 24.4188 mA
[12:41:02.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  83 Ia 24.4188 mA
[12:41:03.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  82 Ia 24.4188 mA
[12:41:03.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  81 Ia 23.6188 mA
[12:41:03.233] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.0187 mA
[12:41:03.334] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  90 Ia 25.2188 mA
[12:41:03.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  84 Ia 24.4188 mA
[12:41:03.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  83 Ia 23.6188 mA
[12:41:03.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  85 Ia 24.4188 mA
[12:41:03.737] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  84 Ia 24.4188 mA
[12:41:03.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  83 Ia 23.6188 mA
[12:41:03.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  85 Ia 24.4188 mA
[12:41:04.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  84 Ia 24.4188 mA
[12:41:04.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  83 Ia 23.6188 mA
[12:41:04.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  85 Ia 24.4188 mA
[12:41:04.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  84 Ia 23.6188 mA
[12:41:04.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.6188 mA
[12:41:04.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  80 Ia 24.4188 mA
[12:41:04.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 23.6188 mA
[12:41:04.745] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  81 Ia 24.4188 mA
[12:41:04.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  80 Ia 24.4188 mA
[12:41:04.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  79 Ia 23.6188 mA
[12:41:05.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  81 Ia 25.2188 mA
[12:41:05.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  75 Ia 22.8187 mA
[12:41:05.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  82 Ia 24.4188 mA
[12:41:05.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  81 Ia 24.4188 mA
[12:41:05.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  80 Ia 24.4188 mA
[12:41:05.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  79 Ia 23.6188 mA
[12:41:05.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  94
[12:41:05.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[12:41:05.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  86
[12:41:05.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  94
[12:41:05.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  84
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  94
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  75
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  86
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  87
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  79
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  84
[12:41:05.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[12:41:05.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  84
[12:41:05.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  79
[12:41:07.408] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[12:41:07.408] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  20.1  19.3  19.3  18.5  19.3  19.3  20.1  20.1  19.3  19.3  19.3  19.3
[12:41:07.445] <TB3>     INFO:    ----------------------------------------------------------------------
[12:41:07.445] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[12:41:07.445] <TB3>     INFO:    ----------------------------------------------------------------------
[12:41:07.582] <TB3>     INFO: Expecting 231680 events.
[12:41:15.836] <TB3>     INFO: 231680 events read in total (7537ms).
[12:41:15.989] <TB3>     INFO: Test took 8540ms.
[12:41:16.191] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 109 and Delta(CalDel) = 62
[12:41:16.195] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 102 and Delta(CalDel) = 58
[12:41:16.198] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 60
[12:41:16.202] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 62
[12:41:16.205] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 58
[12:41:16.209] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 98 and Delta(CalDel) = 62
[12:41:16.212] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 99 and Delta(CalDel) = 61
[12:41:16.216] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 101 and Delta(CalDel) = 61
[12:41:16.219] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 64
[12:41:16.222] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 62
[12:41:16.226] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 61
[12:41:16.229] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 62
[12:41:16.233] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 97 and Delta(CalDel) = 58
[12:41:16.236] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 75 and Delta(CalDel) = 67
[12:41:16.240] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 61
[12:41:16.243] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 107 and Delta(CalDel) = 56
[12:41:16.284] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:41:16.320] <TB3>     INFO:    ----------------------------------------------------------------------
[12:41:16.320] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:41:16.320] <TB3>     INFO:    ----------------------------------------------------------------------
[12:41:16.456] <TB3>     INFO: Expecting 231680 events.
[12:41:24.675] <TB3>     INFO: 231680 events read in total (7505ms).
[12:41:24.680] <TB3>     INFO: Test took 8356ms.
[12:41:24.704] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 31
[12:41:25.017] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[12:41:25.020] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[12:41:25.024] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[12:41:25.027] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 28.5
[12:41:25.031] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30.5
[12:41:25.034] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30.5
[12:41:25.038] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[12:41:25.041] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[12:41:25.044] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 31
[12:41:25.048] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[12:41:25.051] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[12:41:25.055] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 28.5
[12:41:25.058] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 164 +/- 33
[12:41:25.062] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[12:41:25.065] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 111 +/- 29
[12:41:25.099] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:41:25.099] <TB3>     INFO: CalDel:      124   125   126   140   115   122   122   119   148   125   127   130   116   164   135   111
[12:41:25.099] <TB3>     INFO: VthrComp:     52    51    51    51    51    53    51    51    51    51    51    51    51    51    51    51
[12:41:25.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C0.dat
[12:41:25.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C1.dat
[12:41:25.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C2.dat
[12:41:25.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C3.dat
[12:41:25.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C4.dat
[12:41:25.103] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C5.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C6.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C7.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C8.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C9.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C10.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C11.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C12.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C13.dat
[12:41:25.104] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C14.dat
[12:41:25.105] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters_C15.dat
[12:41:25.105] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:41:25.105] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:41:25.105] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[12:41:25.105] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:41:25.191] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:41:25.191] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:41:25.191] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:41:25.191] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:41:25.193] <TB3>     INFO: ######################################################################
[12:41:25.193] <TB3>     INFO: PixTestTiming::doTest()
[12:41:25.193] <TB3>     INFO: ######################################################################
[12:41:25.194] <TB3>     INFO:    ----------------------------------------------------------------------
[12:41:25.194] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[12:41:25.194] <TB3>     INFO:    ----------------------------------------------------------------------
[12:41:25.194] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:41:27.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:41:29.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:41:31.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:41:33.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:41:36.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:41:38.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:41:40.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:41:42.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:41:44.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:41:46.795] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:41:49.068] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:41:51.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:41:53.614] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:41:55.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:41:58.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:42:00.434] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:42:01.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:42:03.473] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:42:04.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:42:06.513] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:42:08.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:42:09.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:42:11.072] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:42:12.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:42:14.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:42:15.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:42:17.156] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:42:18.677] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:42:20.199] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:42:21.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:42:23.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:42:24.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:42:26.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:42:27.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:42:29.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:42:30.844] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:42:32.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:42:33.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:42:35.405] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:42:36.926] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:42:39.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:42:40.719] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:42:42.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:42:44.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:42:46.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:42:47.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:42:49.071] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:43:01.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:43:03.636] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:43:05.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:43:08.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:43:10.458] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:43:12.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:43:14.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:43:17.278] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:43:19.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:43:21.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:43:24.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:43:26.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:43:28.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:43:30.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:43:33.190] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:43:35.463] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:43:37.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:43:40.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:43:42.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:43:44.557] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:43:46.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:43:49.103] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:43:51.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:43:53.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:43:55.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:43:58.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:44:00.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:44:02.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:44:05.015] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:44:07.288] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:44:09.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:44:11.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:44:14.109] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:44:19.578] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:44:24.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:44:29.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:44:34.851] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:44:39.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:44:45.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:44:50.124] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:44:55.215] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:44:59.559] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:45:04.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:45:08.618] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:45:13.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:45:17.677] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:45:22.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:45:26.736] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:45:31.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:45:32.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:45:34.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:45:35.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:45:37.345] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:45:38.866] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:45:40.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:45:41.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:45:43.428] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:45:45.702] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:45:47.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:45:48.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:45:50.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:45:51.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:45:53.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:45:54.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:45:56.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:45:58.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:46:00.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:46:03.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:46:05.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:46:07.707] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:46:09.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:46:12.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:46:14.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:46:16.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:46:19.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:46:21.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:46:23.619] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:46:25.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:46:28.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:46:30.440] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:46:33.098] <TB3>     INFO: TBM Phase Settings: 240
[12:46:33.098] <TB3>     INFO: 400MHz Phase: 4
[12:46:33.098] <TB3>     INFO: 160MHz Phase: 7
[12:46:33.098] <TB3>     INFO: Functional Phase Area: 4
[12:46:33.101] <TB3>     INFO: Test took 307908 ms.
[12:46:33.101] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:46:33.101] <TB3>     INFO:    ----------------------------------------------------------------------
[12:46:33.101] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[12:46:33.101] <TB3>     INFO:    ----------------------------------------------------------------------
[12:46:33.101] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:46:36.500] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:46:41.697] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:46:46.887] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:46:52.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:46:57.269] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:47:02.460] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:47:07.828] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:47:13.777] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:47:18.680] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:47:23.959] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:47:29.239] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:47:34.518] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:47:39.798] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:47:45.077] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:47:50.357] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:47:57.516] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:47:59.035] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:48:01.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:48:03.582] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:48:05.856] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:48:08.131] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:48:10.405] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:48:12.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:48:14.197] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:48:15.716] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:48:17.989] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:48:20.263] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:48:22.539] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:48:24.812] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:48:27.085] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:48:29.360] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:48:30.881] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:48:32.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:48:34.673] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:48:36.947] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:48:39.221] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:48:41.494] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:48:43.768] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:48:46.041] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:48:47.561] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:48:49.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:48:51.353] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:48:53.626] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:48:55.899] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:48:58.172] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:49:00.445] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:49:02.718] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:49:04.238] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:49:05.758] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:49:07.277] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:49:08.797] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:49:10.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:49:11.836] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:49:13.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:49:14.875] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:49:16.395] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:49:22.312] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:49:28.223] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:49:34.161] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:49:40.072] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:49:46.174] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:49:52.095] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:49:58.007] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:50:04.330] <TB3>     INFO: ROC Delay Settings: 219
[12:50:04.330] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[12:50:04.330] <TB3>     INFO: ROC Port 0 Delay: 3
[12:50:04.330] <TB3>     INFO: ROC Port 1 Delay: 3
[12:50:04.330] <TB3>     INFO: Functional ROC Area: 4
[12:50:04.333] <TB3>     INFO: Test took 211232 ms.
[12:50:04.333] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[12:50:04.333] <TB3>     INFO:    ----------------------------------------------------------------------
[12:50:04.333] <TB3>     INFO:    PixTestTiming::TimingTest()
[12:50:04.333] <TB3>     INFO:    ----------------------------------------------------------------------
[12:50:05.472] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 1 ====== a001 8000 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 8000 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 
[12:50:05.472] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4608 4608 4608 4608 4608 4609 4608 4608 e022 c000 a102 8040 4608 4608 4608 4608 4608 4609 4609 4608 e022 c000 
[12:50:05.472] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4608 4608 4608 4609 4609 4608 4608 4609 e022 c000 a103 80b1 4608 4608 4608 4608 4608 4608 460b 4608 e022 c000 
[12:50:05.472] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:50:19.594] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:19.594] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:50:33.723] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:33.723] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:50:47.849] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:47.849] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:51:01.922] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:01.922] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:51:16.015] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:16.015] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:51:30.115] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:30.115] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:51:44.216] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:44.216] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:51:58.207] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:51:58.207] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:52:12.224] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:12.224] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:52:26.185] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:26.566] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:26.581] <TB3>     INFO: Decoding statistics:
[12:52:26.581] <TB3>     INFO:   General information:
[12:52:26.581] <TB3>     INFO: 	 16bit words read:         240000000
[12:52:26.581] <TB3>     INFO: 	 valid events total:       20000000
[12:52:26.581] <TB3>     INFO: 	 empty events:             20000000
[12:52:26.581] <TB3>     INFO: 	 valid events with pixels: 0
[12:52:26.581] <TB3>     INFO: 	 valid pixel hits:         0
[12:52:26.581] <TB3>     INFO:   Event errors: 	           0
[12:52:26.581] <TB3>     INFO: 	 start marker:             0
[12:52:26.581] <TB3>     INFO: 	 stop marker:              0
[12:52:26.581] <TB3>     INFO: 	 overflow:                 0
[12:52:26.581] <TB3>     INFO: 	 invalid 5bit words:       0
[12:52:26.581] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[12:52:26.581] <TB3>     INFO:   TBM errors: 		           0
[12:52:26.581] <TB3>     INFO: 	 flawed TBM headers:       0
[12:52:26.581] <TB3>     INFO: 	 flawed TBM trailers:      0
[12:52:26.581] <TB3>     INFO: 	 event ID mismatches:      0
[12:52:26.581] <TB3>     INFO:   ROC errors: 		           0
[12:52:26.581] <TB3>     INFO: 	 missing ROC header(s):    0
[12:52:26.581] <TB3>     INFO: 	 misplaced readback start: 0
[12:52:26.581] <TB3>     INFO:   Pixel decoding errors:	   0
[12:52:26.581] <TB3>     INFO: 	 pixel data incomplete:    0
[12:52:26.581] <TB3>     INFO: 	 pixel address:            0
[12:52:26.581] <TB3>     INFO: 	 pulse height fill bit:    0
[12:52:26.581] <TB3>     INFO: 	 buffer corruption:        0
[12:52:26.581] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:26.581] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:52:26.581] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:26.581] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:26.581] <TB3>     INFO:    Read back bit status: 1
[12:52:26.581] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:26.581] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:26.581] <TB3>     INFO:    Timings are good!
[12:52:26.581] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:26.581] <TB3>     INFO: Test took 142248 ms.
[12:52:26.581] <TB3>     INFO: PixTestTiming::TimingTest() done.
[12:52:26.581] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:52:26.582] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:52:26.582] <TB3>     INFO: PixTestTiming::doTest took 661391 ms.
[12:52:26.582] <TB3>     INFO: PixTestTiming::doTest() done
[12:52:26.582] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:52:26.582] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[12:52:26.582] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[12:52:26.582] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[12:52:26.582] <TB3>     INFO: Write out ROCDelayScan3_V0
[12:52:26.583] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[12:52:26.583] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:52:26.933] <TB3>     INFO: ######################################################################
[12:52:26.933] <TB3>     INFO: PixTestAlive::doTest()
[12:52:26.933] <TB3>     INFO: ######################################################################
[12:52:26.936] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:26.936] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:52:26.936] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:26.937] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:52:27.284] <TB3>     INFO: Expecting 41600 events.
[12:52:31.349] <TB3>     INFO: 41600 events read in total (3350ms).
[12:52:31.349] <TB3>     INFO: Test took 4412ms.
[12:52:31.357] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:31.357] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[12:52:31.357] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:52:31.731] <TB3>     INFO: PixTestAlive::aliveTest() done
[12:52:31.731] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    2    2    0    0    0    0    0    0    0    0
[12:52:31.731] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    2    2    0    0    0    0    0    0    0    0
[12:52:31.734] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:31.734] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:52:31.734] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:31.736] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:52:32.081] <TB3>     INFO: Expecting 41600 events.
[12:52:35.030] <TB3>     INFO: 41600 events read in total (2234ms).
[12:52:35.031] <TB3>     INFO: Test took 3295ms.
[12:52:35.031] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:35.031] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:52:35.031] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:52:35.031] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:52:35.434] <TB3>     INFO: PixTestAlive::maskTest() done
[12:52:35.434] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:52:35.437] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:35.437] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:52:35.437] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:35.439] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:52:35.782] <TB3>     INFO: Expecting 41600 events.
[12:52:39.844] <TB3>     INFO: 41600 events read in total (3348ms).
[12:52:39.845] <TB3>     INFO: Test took 4406ms.
[12:52:39.852] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:39.852] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[12:52:39.852] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:52:40.230] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[12:52:40.230] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:52:40.230] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:52:40.230] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[12:52:40.238] <TB3>     INFO: ######################################################################
[12:52:40.238] <TB3>     INFO: PixTestTrim::doTest()
[12:52:40.238] <TB3>     INFO: ######################################################################
[12:52:40.241] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:40.241] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:52:40.241] <TB3>     INFO:    ----------------------------------------------------------------------
[12:52:40.319] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:52:40.319] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:52:40.332] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:52:40.332] <TB3>     INFO:     run 1 of 1
[12:52:40.332] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:52:40.678] <TB3>     INFO: Expecting 5025280 events.
[12:53:25.451] <TB3>     INFO: 1410792 events read in total (44059ms).
[12:54:08.978] <TB3>     INFO: 2807376 events read in total (87586ms).
[12:54:51.227] <TB3>     INFO: 4214464 events read in total (129836ms).
[12:55:16.830] <TB3>     INFO: 5025280 events read in total (155438ms).
[12:55:16.871] <TB3>     INFO: Test took 156539ms.
[12:55:16.928] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:17.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:55:18.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:55:19.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:55:21.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:55:22.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:55:24.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:55:25.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:55:26.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:55:28.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:55:29.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:55:31.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:55:32.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:55:33.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:55:35.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:55:36.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:55:37.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:55:39.198] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236322816
[12:55:39.201] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.3 minThrLimit = 100.26 minThrNLimit = 121.993 -> result = 100.3 -> 100
[12:55:39.201] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4861 minThrLimit = 96.4712 minThrNLimit = 118.259 -> result = 96.4861 -> 96
[12:55:39.201] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4678 minThrLimit = 96.4675 minThrNLimit = 118.25 -> result = 96.4678 -> 96
[12:55:39.202] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6254 minThrLimit = 86.6251 minThrNLimit = 108.507 -> result = 86.6254 -> 86
[12:55:39.202] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.023 minThrLimit = 102.99 minThrNLimit = 128.344 -> result = 103.023 -> 103
[12:55:39.203] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.042 minThrLimit = 103.943 minThrNLimit = 127.201 -> result = 104.042 -> 104
[12:55:39.203] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.707 minThrLimit = 101.704 minThrNLimit = 121.887 -> result = 101.707 -> 101
[12:55:39.203] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.178 minThrLimit = 101.174 minThrNLimit = 120.935 -> result = 101.178 -> 101
[12:55:39.204] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3736 minThrLimit = 94.3647 minThrNLimit = 114.496 -> result = 94.3736 -> 94
[12:55:39.204] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.408 minThrLimit = 101.406 minThrNLimit = 124.682 -> result = 101.408 -> 101
[12:55:39.205] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6161 minThrLimit = 94.6142 minThrNLimit = 114.372 -> result = 94.6161 -> 94
[12:55:39.205] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.618 minThrLimit = 99.5781 minThrNLimit = 120.206 -> result = 99.618 -> 99
[12:55:39.205] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5193 minThrLimit = 96.5164 minThrNLimit = 122.002 -> result = 96.5193 -> 96
[12:55:39.206] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.945 minThrLimit = 85.8954 minThrNLimit = 106.656 -> result = 85.945 -> 85
[12:55:39.206] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6382 minThrLimit = 93.5824 minThrNLimit = 115.364 -> result = 93.6382 -> 93
[12:55:39.206] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.919 minThrLimit = 95.8959 minThrNLimit = 124.238 -> result = 95.919 -> 95
[12:55:39.206] <TB3>     INFO: ROC 0 VthrComp = 100
[12:55:39.207] <TB3>     INFO: ROC 1 VthrComp = 96
[12:55:39.207] <TB3>     INFO: ROC 2 VthrComp = 96
[12:55:39.207] <TB3>     INFO: ROC 3 VthrComp = 86
[12:55:39.207] <TB3>     INFO: ROC 4 VthrComp = 103
[12:55:39.207] <TB3>     INFO: ROC 5 VthrComp = 104
[12:55:39.207] <TB3>     INFO: ROC 6 VthrComp = 101
[12:55:39.207] <TB3>     INFO: ROC 7 VthrComp = 101
[12:55:39.208] <TB3>     INFO: ROC 8 VthrComp = 94
[12:55:39.208] <TB3>     INFO: ROC 9 VthrComp = 101
[12:55:39.208] <TB3>     INFO: ROC 10 VthrComp = 94
[12:55:39.208] <TB3>     INFO: ROC 11 VthrComp = 99
[12:55:39.208] <TB3>     INFO: ROC 12 VthrComp = 96
[12:55:39.208] <TB3>     INFO: ROC 13 VthrComp = 85
[12:55:39.208] <TB3>     INFO: ROC 14 VthrComp = 93
[12:55:39.208] <TB3>     INFO: ROC 15 VthrComp = 95
[12:55:39.208] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:55:39.208] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:55:39.220] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:55:39.220] <TB3>     INFO:     run 1 of 1
[12:55:39.220] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:55:39.562] <TB3>     INFO: Expecting 5025280 events.
[12:56:15.372] <TB3>     INFO: 889040 events read in total (35095ms).
[12:56:50.519] <TB3>     INFO: 1776456 events read in total (70242ms).
[12:57:25.684] <TB3>     INFO: 2662432 events read in total (105407ms).
[12:57:59.306] <TB3>     INFO: 3538472 events read in total (139029ms).
[12:58:32.398] <TB3>     INFO: 4409880 events read in total (172122ms).
[12:58:57.339] <TB3>     INFO: 5025280 events read in total (197062ms).
[12:58:57.409] <TB3>     INFO: Test took 198190ms.
[12:58:57.586] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:57.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:58:59.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:59:01.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:59:02.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:59:04.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:59:05.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:59:07.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:59:09.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:59:10.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:59:12.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:59:13.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:59:15.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:59:17.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:59:18.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:59:20.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:59:21.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:59:23.511] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310550528
[12:59:23.514] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 63.7898 for pixel 0/23 mean/min/max = 47.7292/31.647/63.8113
[12:59:23.515] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.7543 for pixel 7/21 mean/min/max = 45.7198/31.6729/59.7666
[12:59:23.515] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.7638 for pixel 0/47 mean/min/max = 44.5011/32.2335/56.7687
[12:59:23.515] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.3553 for pixel 0/29 mean/min/max = 45.628/32.7967/58.4592
[12:59:23.516] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.2187 for pixel 0/17 mean/min/max = 44.0665/31.6629/56.4701
[12:59:23.516] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 61.2872 for pixel 27/0 mean/min/max = 47.4719/33.6173/61.3265
[12:59:23.516] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.5874 for pixel 24/3 mean/min/max = 44.9368/32.2758/57.5978
[12:59:23.517] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.004 for pixel 1/12 mean/min/max = 46.2135/32.403/60.024
[12:59:23.517] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 63.3608 for pixel 0/15 mean/min/max = 47.6997/31.8508/63.5486
[12:59:23.517] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.6301 for pixel 1/62 mean/min/max = 46.4261/31.7837/61.0685
[12:59:23.518] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.9227 for pixel 18/24 mean/min/max = 47.0154/32.98/61.0508
[12:59:23.518] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.614 for pixel 8/58 mean/min/max = 44.1838/31.7038/56.6638
[12:59:23.518] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.7779 for pixel 0/20 mean/min/max = 44.2537/32.6735/55.834
[12:59:23.518] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.736 for pixel 4/36 mean/min/max = 43.9117/32.926/54.8974
[12:59:23.519] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.3222 for pixel 14/2 mean/min/max = 46.1199/32.8259/59.4139
[12:59:23.519] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.8937 for pixel 0/78 mean/min/max = 44.6693/32.4373/56.9013
[12:59:23.519] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:59:23.651] <TB3>     INFO: Expecting 411648 events.
[12:59:31.327] <TB3>     INFO: 411648 events read in total (6956ms).
[12:59:31.332] <TB3>     INFO: Expecting 411648 events.
[12:59:38.977] <TB3>     INFO: 411648 events read in total (6977ms).
[12:59:38.985] <TB3>     INFO: Expecting 411648 events.
[12:59:46.605] <TB3>     INFO: 411648 events read in total (6959ms).
[12:59:46.615] <TB3>     INFO: Expecting 411648 events.
[12:59:54.251] <TB3>     INFO: 411648 events read in total (6972ms).
[12:59:54.263] <TB3>     INFO: Expecting 411648 events.
[13:00:01.884] <TB3>     INFO: 411648 events read in total (6961ms).
[13:00:01.899] <TB3>     INFO: Expecting 411648 events.
[13:00:09.520] <TB3>     INFO: 411648 events read in total (6960ms).
[13:00:09.538] <TB3>     INFO: Expecting 411648 events.
[13:00:17.115] <TB3>     INFO: 411648 events read in total (6930ms).
[13:00:17.135] <TB3>     INFO: Expecting 411648 events.
[13:00:24.794] <TB3>     INFO: 411648 events read in total (7009ms).
[13:00:24.818] <TB3>     INFO: Expecting 411648 events.
[13:00:32.420] <TB3>     INFO: 411648 events read in total (6963ms).
[13:00:32.446] <TB3>     INFO: Expecting 411648 events.
[13:00:40.042] <TB3>     INFO: 411648 events read in total (6948ms).
[13:00:40.069] <TB3>     INFO: Expecting 411648 events.
[13:00:47.668] <TB3>     INFO: 411648 events read in total (6955ms).
[13:00:47.697] <TB3>     INFO: Expecting 411648 events.
[13:00:55.404] <TB3>     INFO: 411648 events read in total (7067ms).
[13:00:55.437] <TB3>     INFO: Expecting 411648 events.
[13:01:03.045] <TB3>     INFO: 411648 events read in total (6964ms).
[13:01:03.081] <TB3>     INFO: Expecting 411648 events.
[13:01:10.622] <TB3>     INFO: 411648 events read in total (6908ms).
[13:01:10.663] <TB3>     INFO: Expecting 411648 events.
[13:01:18.227] <TB3>     INFO: 411648 events read in total (6929ms).
[13:01:18.268] <TB3>     INFO: Expecting 411648 events.
[13:01:25.857] <TB3>     INFO: 411648 events read in total (6960ms).
[13:01:25.900] <TB3>     INFO: Test took 122381ms.
[13:01:26.382] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.373 < 35 for itrim = 114; old thr = 34.6227 ... break
[13:01:26.417] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2748 < 35 for itrim = 103; old thr = 34.4598 ... break
[13:01:26.448] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2507 < 35 for itrim = 95; old thr = 34.7451 ... break
[13:01:26.479] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3495 < 35 for itrim+1 = 95; old thr = 34.7842 ... break
[13:01:26.513] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0353 < 35 for itrim = 95; old thr = 34.8991 ... break
[13:01:26.547] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1601 < 35 for itrim = 116; old thr = 34.6565 ... break
[13:01:26.578] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1783 < 35 for itrim+1 = 92; old thr = 34.8359 ... break
[13:01:26.615] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1389 < 35 for itrim = 123; old thr = 34.772 ... break
[13:01:26.642] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0289 < 35 for itrim = 118; old thr = 34.6402 ... break
[13:01:26.673] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3387 < 35 for itrim = 110; old thr = 34.0004 ... break
[13:01:26.709] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.1396 < 35 for itrim = 118; old thr = 33.7768 ... break
[13:01:26.737] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1511 < 35 for itrim+1 = 97; old thr = 34.9153 ... break
[13:01:26.773] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2051 < 35 for itrim = 102; old thr = 33.8814 ... break
[13:01:26.807] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5674 < 35 for itrim = 90; old thr = 34.2372 ... break
[13:01:26.844] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1389 < 35 for itrim = 114; old thr = 34.6197 ... break
[13:01:26.880] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2782 < 35 for itrim = 101; old thr = 34.5124 ... break
[13:01:26.955] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:01:26.965] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:01:26.965] <TB3>     INFO:     run 1 of 1
[13:01:26.965] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:01:27.307] <TB3>     INFO: Expecting 5025280 events.
[13:02:02.667] <TB3>     INFO: 870840 events read in total (34645ms).
[13:02:37.422] <TB3>     INFO: 1740072 events read in total (69400ms).
[13:03:12.243] <TB3>     INFO: 2608568 events read in total (104221ms).
[13:03:46.070] <TB3>     INFO: 3466792 events read in total (138048ms).
[13:04:19.056] <TB3>     INFO: 4320848 events read in total (171035ms).
[13:04:47.659] <TB3>     INFO: 5025280 events read in total (199637ms).
[13:04:47.732] <TB3>     INFO: Test took 200767ms.
[13:04:47.909] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:48.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:04:49.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:04:51.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:04:53.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:04:54.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:04:56.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:04:57.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:04:59.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:05:00.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:05:02.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:05:04.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:05:05.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:05:07.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:05:08.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:05:10.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:05:11.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:05:13.221] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276090880
[13:05:13.223] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.500000 .. 49.405784
[13:05:13.299] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:05:13.309] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:05:13.309] <TB3>     INFO:     run 1 of 1
[13:05:13.309] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:05:13.651] <TB3>     INFO: Expecting 1896960 events.
[13:05:54.493] <TB3>     INFO: 1150472 events read in total (40127ms).
[13:06:20.938] <TB3>     INFO: 1896960 events read in total (66572ms).
[13:06:20.958] <TB3>     INFO: Test took 67649ms.
[13:06:20.998] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:21.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:06:22.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:06:23.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:06:24.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:06:25.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:06:26.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:06:26.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:06:27.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:06:28.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:06:29.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:06:30.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:06:31.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:06:32.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:06:33.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:06:34.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:06:35.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:06:36.904] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226840576
[13:06:36.985] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.327498 .. 44.645686
[13:06:37.059] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:06:37.068] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:06:37.068] <TB3>     INFO:     run 1 of 1
[13:06:37.069] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:06:37.411] <TB3>     INFO: Expecting 1597440 events.
[13:07:18.591] <TB3>     INFO: 1163600 events read in total (40465ms).
[13:07:34.091] <TB3>     INFO: 1597440 events read in total (55965ms).
[13:07:34.105] <TB3>     INFO: Test took 57036ms.
[13:07:34.136] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:34.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:07:35.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:07:36.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:07:37.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:07:38.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:07:38.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:07:39.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:07:40.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:07:41.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:07:42.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:07:43.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:07:44.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:07:45.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:07:46.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:07:47.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:07:48.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:07:49.433] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256692224
[13:07:49.516] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.779525 .. 41.337999
[13:07:49.592] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:07:49.602] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:07:49.602] <TB3>     INFO:     run 1 of 1
[13:07:49.602] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:07:49.948] <TB3>     INFO: Expecting 1331200 events.
[13:08:31.331] <TB3>     INFO: 1159008 events read in total (40667ms).
[13:08:37.765] <TB3>     INFO: 1331200 events read in total (47101ms).
[13:08:37.775] <TB3>     INFO: Test took 48173ms.
[13:08:37.803] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:37.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:08:38.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:08:39.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:08:40.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:08:41.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:08:42.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:08:43.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:08:44.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:08:45.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:08:46.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:08:47.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:08:48.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:08:49.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:08:49.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:08:50.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:08:51.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:08:52.742] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226836480
[13:08:52.825] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.410327 .. 41.065155
[13:08:52.901] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[13:08:52.911] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:08:52.911] <TB3>     INFO:     run 1 of 1
[13:08:52.911] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:08:53.253] <TB3>     INFO: Expecting 1231360 events.
[13:09:34.326] <TB3>     INFO: 1129632 events read in total (40358ms).
[13:09:38.336] <TB3>     INFO: 1231360 events read in total (44368ms).
[13:09:38.346] <TB3>     INFO: Test took 45435ms.
[13:09:38.373] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:09:38.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:09:39.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:09:40.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:09:41.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:09:42.150] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:09:43.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:09:43.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:09:44.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:09:45.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:09:46.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:09:47.693] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:09:48.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:09:49.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:09:50.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:09:51.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:09:52.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:09:53.246] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 226836480
[13:09:53.328] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:09:53.328] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:09:53.338] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:09:53.338] <TB3>     INFO:     run 1 of 1
[13:09:53.339] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:09:53.682] <TB3>     INFO: Expecting 1364480 events.
[13:10:32.013] <TB3>     INFO: 1074808 events read in total (37616ms).
[13:10:42.453] <TB3>     INFO: 1364480 events read in total (48056ms).
[13:10:42.467] <TB3>     INFO: Test took 49128ms.
[13:10:42.500] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:10:42.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:10:43.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:10:44.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:10:45.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:10:46.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:10:47.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:10:48.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:10:49.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:10:50.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:10:51.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:10:52.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:10:53.141] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:10:54.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:10:55.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:10:56.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:10:56.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:10:57.959] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245411840
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C0.dat
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C1.dat
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C2.dat
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C3.dat
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C4.dat
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C5.dat
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C6.dat
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C7.dat
[13:10:57.989] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C8.dat
[13:10:57.990] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C9.dat
[13:10:57.990] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C10.dat
[13:10:57.990] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C11.dat
[13:10:57.990] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C12.dat
[13:10:57.990] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C13.dat
[13:10:57.990] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C14.dat
[13:10:57.990] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C15.dat
[13:10:57.990] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C0.dat
[13:10:57.997] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C1.dat
[13:10:57.005] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C2.dat
[13:10:58.012] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C3.dat
[13:10:58.019] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C4.dat
[13:10:58.026] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C5.dat
[13:10:58.033] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C6.dat
[13:10:58.040] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C7.dat
[13:10:58.047] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C8.dat
[13:10:58.053] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C9.dat
[13:10:58.060] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C10.dat
[13:10:58.067] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C11.dat
[13:10:58.074] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C12.dat
[13:10:58.080] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C13.dat
[13:10:58.087] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C14.dat
[13:10:58.094] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//trimParameters35_C15.dat
[13:10:58.101] <TB3>     INFO: PixTestTrim::trimTest() done
[13:10:58.101] <TB3>     INFO: vtrim:     114 103  95  95  95 116  92 123 118 110 118  97 102  90 114 101 
[13:10:58.101] <TB3>     INFO: vthrcomp:  100  96  96  86 103 104 101 101  94 101  94  99  96  85  93  95 
[13:10:58.101] <TB3>     INFO: vcal mean:  34.98  34.96  34.95  34.99  34.89  35.03  34.95  34.94  34.94  34.96  34.96  34.94  34.97  34.94  34.97  34.95 
[13:10:58.101] <TB3>     INFO: vcal RMS:    0.88   0.85   0.81   0.78   0.84   0.88   1.16   1.16   0.90   0.91   0.89   0.89   0.79   0.77   0.82   0.75 
[13:10:58.101] <TB3>     INFO: bits mean:   8.97   9.61   9.61   9.28   9.63   8.67   9.75   9.62   9.10   9.40   9.36  10.27   9.72   9.99   9.31   9.46 
[13:10:58.101] <TB3>     INFO: bits RMS:    2.80   2.70   2.68   2.75   2.81   2.70   2.64   2.57   2.75   2.70   2.56   2.46   2.63   2.42   2.61   2.71 
[13:10:58.110] <TB3>     INFO:    ----------------------------------------------------------------------
[13:10:58.111] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:10:58.111] <TB3>     INFO:    ----------------------------------------------------------------------
[13:10:58.114] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:10:58.114] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:10:58.124] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:10:58.124] <TB3>     INFO:     run 1 of 1
[13:10:58.124] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:10:58.468] <TB3>     INFO: Expecting 4160000 events.
[13:11:43.880] <TB3>     INFO: 1160640 events read in total (44697ms).
[13:12:29.302] <TB3>     INFO: 2307850 events read in total (90119ms).
[13:13:14.333] <TB3>     INFO: 3441725 events read in total (135150ms).
[13:13:42.842] <TB3>     INFO: 4160000 events read in total (163659ms).
[13:13:42.904] <TB3>     INFO: Test took 164780ms.
[13:13:43.021] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:43.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:45.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:46.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:13:48.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:13:50.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:13:52.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:13:54.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:13:56.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:13:58.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:00.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:01.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:03.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:05.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:07.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:09.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:11.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:14:13.140] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286982144
[13:14:13.141] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:14:13.214] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:14:13.214] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[13:14:13.224] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:14:13.224] <TB3>     INFO:     run 1 of 1
[13:14:13.224] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:13.567] <TB3>     INFO: Expecting 3577600 events.
[13:14:59.691] <TB3>     INFO: 1205470 events read in total (45409ms).
[13:15:46.381] <TB3>     INFO: 2392160 events read in total (92099ms).
[13:16:32.884] <TB3>     INFO: 3570385 events read in total (138603ms).
[13:16:33.551] <TB3>     INFO: 3577600 events read in total (139269ms).
[13:16:33.590] <TB3>     INFO: Test took 140367ms.
[13:16:33.680] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:16:33.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:16:35.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:16:37.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:16:38.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:16:40.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:16:42.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:16:44.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:16:45.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:16:47.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:16:49.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:16:50.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:16:52.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:16:54.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:16:56.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:16:57.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:16:59.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:17:01.284] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268115968
[13:17:01.286] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:17:01.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:17:01.361] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:17:01.371] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:17:01.371] <TB3>     INFO:     run 1 of 1
[13:17:01.371] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:17:01.714] <TB3>     INFO: Expecting 3348800 events.
[13:17:49.088] <TB3>     INFO: 1255305 events read in total (46659ms).
[13:18:36.331] <TB3>     INFO: 2486500 events read in total (93902ms).
[13:19:10.073] <TB3>     INFO: 3348800 events read in total (127645ms).
[13:19:10.121] <TB3>     INFO: Test took 128751ms.
[13:19:10.203] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:10.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:11.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:13.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:15.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:16.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:19:18.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:19:20.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:19:21.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:19:23.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:19:24.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:19:26.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:19:28.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:19:29.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:19:31.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:19:33.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:19:34.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:19:36.463] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268111872
[13:19:36.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:19:36.537] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:19:36.537] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[13:19:36.547] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:19:36.547] <TB3>     INFO:     run 1 of 1
[13:19:36.548] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:36.891] <TB3>     INFO: Expecting 3328000 events.
[13:20:25.928] <TB3>     INFO: 1260695 events read in total (48322ms).
[13:21:13.461] <TB3>     INFO: 2495865 events read in total (95855ms).
[13:21:45.942] <TB3>     INFO: 3328000 events read in total (128337ms).
[13:21:45.993] <TB3>     INFO: Test took 129446ms.
[13:21:46.076] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:46.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:47.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:49.413] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:21:51.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:21:52.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:21:54.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:21:55.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:21:57.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:59.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:22:00.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:22:02.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:22:03.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:22:05.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:22:07.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:22:08.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:22:10.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:22:12.178] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268111872
[13:22:12.179] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:22:12.252] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:22:12.253] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[13:22:12.262] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:22:12.262] <TB3>     INFO:     run 1 of 1
[13:22:12.263] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:22:12.606] <TB3>     INFO: Expecting 3328000 events.
[13:23:02.227] <TB3>     INFO: 1261055 events read in total (48906ms).
[13:23:48.860] <TB3>     INFO: 2495730 events read in total (95539ms).
[13:24:21.423] <TB3>     INFO: 3328000 events read in total (128103ms).
[13:24:21.460] <TB3>     INFO: Test took 129198ms.
[13:24:21.534] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:21.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:24:23.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:24:24.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:24:26.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:24:28.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:24:29.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:24:31.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:24:32.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:24:34.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:24:36.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:24:37.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:24:39.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:24:41.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:24:42.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:24:44.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:24:46.024] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:24:47.682] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305881088
[13:24:47.683] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.335, thr difference RMS: 1.31485
[13:24:47.683] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.1676, thr difference RMS: 1.66365
[13:24:47.683] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.71143, thr difference RMS: 1.58371
[13:24:47.683] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.2721, thr difference RMS: 1.4317
[13:24:47.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.70307, thr difference RMS: 1.67859
[13:24:47.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.7556, thr difference RMS: 1.42084
[13:24:47.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.4151, thr difference RMS: 1.31525
[13:24:47.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.0794, thr difference RMS: 1.1983
[13:24:47.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.5657, thr difference RMS: 1.58282
[13:24:47.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.785, thr difference RMS: 1.26146
[13:24:47.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.79199, thr difference RMS: 1.51942
[13:24:47.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.06401, thr difference RMS: 1.71666
[13:24:47.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.59209, thr difference RMS: 1.61396
[13:24:47.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.17203, thr difference RMS: 1.26289
[13:24:47.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.2209, thr difference RMS: 1.48349
[13:24:47.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.62827, thr difference RMS: 1.49513
[13:24:47.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.2077, thr difference RMS: 1.2937
[13:24:47.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.0647, thr difference RMS: 1.66334
[13:24:47.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.65847, thr difference RMS: 1.55729
[13:24:47.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.21228, thr difference RMS: 1.44106
[13:24:47.687] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.67273, thr difference RMS: 1.68642
[13:24:47.687] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.6047, thr difference RMS: 1.39708
[13:24:47.687] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.4082, thr difference RMS: 1.30329
[13:24:47.687] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.91257, thr difference RMS: 1.17411
[13:24:47.687] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.51509, thr difference RMS: 1.57915
[13:24:47.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.8153, thr difference RMS: 1.29199
[13:24:47.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.70892, thr difference RMS: 1.52727
[13:24:47.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.09796, thr difference RMS: 1.68653
[13:24:47.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.59062, thr difference RMS: 1.6394
[13:24:47.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.12427, thr difference RMS: 1.26878
[13:24:47.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.02889, thr difference RMS: 1.47539
[13:24:47.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.55109, thr difference RMS: 1.48058
[13:24:47.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.0859, thr difference RMS: 1.30445
[13:24:47.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.0263, thr difference RMS: 1.6099
[13:24:47.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.75108, thr difference RMS: 1.54855
[13:24:47.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.25901, thr difference RMS: 1.41547
[13:24:47.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.68941, thr difference RMS: 1.66622
[13:24:47.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.5792, thr difference RMS: 1.40835
[13:24:47.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.5588, thr difference RMS: 1.3176
[13:24:47.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.83079, thr difference RMS: 1.1908
[13:24:47.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.50689, thr difference RMS: 1.559
[13:24:47.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.9491, thr difference RMS: 1.26597
[13:24:47.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.63022, thr difference RMS: 1.52275
[13:24:47.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.12846, thr difference RMS: 1.69459
[13:24:47.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.74079, thr difference RMS: 1.63619
[13:24:47.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.16663, thr difference RMS: 1.22936
[13:24:47.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.95529, thr difference RMS: 1.49667
[13:24:47.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.53449, thr difference RMS: 1.51464
[13:24:47.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.1237, thr difference RMS: 1.29431
[13:24:47.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0893, thr difference RMS: 1.63482
[13:24:47.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.81635, thr difference RMS: 1.5171
[13:24:47.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.21119, thr difference RMS: 1.42345
[13:24:47.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.69735, thr difference RMS: 1.65549
[13:24:47.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.7381, thr difference RMS: 1.40054
[13:24:47.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.7224, thr difference RMS: 1.32039
[13:24:47.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.77522, thr difference RMS: 1.15156
[13:24:47.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.38981, thr difference RMS: 1.5708
[13:24:47.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.0146, thr difference RMS: 1.24713
[13:24:47.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.63621, thr difference RMS: 1.52643
[13:24:47.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.20295, thr difference RMS: 1.66221
[13:24:47.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.8149, thr difference RMS: 1.6218
[13:24:47.695] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.16258, thr difference RMS: 1.2269
[13:24:47.695] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.91058, thr difference RMS: 1.48154
[13:24:47.695] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.53242, thr difference RMS: 1.50803
[13:24:47.798] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:24:47.800] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1927 seconds
[13:24:47.800] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:24:48.505] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:24:48.505] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:24:48.508] <TB3>     INFO: ######################################################################
[13:24:48.508] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:24:48.508] <TB3>     INFO: ######################################################################
[13:24:48.508] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:48.508] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:24:48.508] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:48.509] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:24:48.519] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:24:48.519] <TB3>     INFO:     run 1 of 1
[13:24:48.520] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:48.865] <TB3>     INFO: Expecting 59072000 events.
[13:25:17.709] <TB3>     INFO: 1072800 events read in total (28129ms).
[13:25:45.471] <TB3>     INFO: 2141800 events read in total (55891ms).
[13:26:12.388] <TB3>     INFO: 3210000 events read in total (82808ms).
[13:26:39.273] <TB3>     INFO: 4281400 events read in total (109693ms).
[13:27:07.430] <TB3>     INFO: 5349600 events read in total (137851ms).
[13:27:35.612] <TB3>     INFO: 6418000 events read in total (166032ms).
[13:28:03.703] <TB3>     INFO: 7490800 events read in total (194123ms).
[13:28:29.914] <TB3>     INFO: 8559000 events read in total (220334ms).
[13:28:57.186] <TB3>     INFO: 9627000 events read in total (247606ms).
[13:29:24.209] <TB3>     INFO: 10699200 events read in total (274629ms).
[13:29:52.216] <TB3>     INFO: 11768200 events read in total (302636ms).
[13:30:20.260] <TB3>     INFO: 12836800 events read in total (330680ms).
[13:30:48.381] <TB3>     INFO: 13909000 events read in total (358801ms).
[13:31:16.457] <TB3>     INFO: 14977200 events read in total (386877ms).
[13:31:44.389] <TB3>     INFO: 16045600 events read in total (414809ms).
[13:32:12.461] <TB3>     INFO: 17118000 events read in total (442881ms).
[13:32:40.568] <TB3>     INFO: 18187000 events read in total (470988ms).
[13:33:08.725] <TB3>     INFO: 19255400 events read in total (499145ms).
[13:33:36.828] <TB3>     INFO: 20326600 events read in total (527248ms).
[13:34:04.844] <TB3>     INFO: 21395000 events read in total (555264ms).
[13:34:32.828] <TB3>     INFO: 22463600 events read in total (583248ms).
[13:35:00.829] <TB3>     INFO: 23536000 events read in total (611249ms).
[13:35:28.840] <TB3>     INFO: 24604600 events read in total (639260ms).
[13:35:56.816] <TB3>     INFO: 25672800 events read in total (667236ms).
[13:36:24.919] <TB3>     INFO: 26744400 events read in total (695339ms).
[13:36:52.994] <TB3>     INFO: 27813800 events read in total (723414ms).
[13:37:20.000] <TB3>     INFO: 28883000 events read in total (751420ms).
[13:37:49.037] <TB3>     INFO: 29955200 events read in total (779457ms).
[13:38:17.144] <TB3>     INFO: 31023000 events read in total (807564ms).
[13:38:45.153] <TB3>     INFO: 32090800 events read in total (835573ms).
[13:39:13.186] <TB3>     INFO: 33162400 events read in total (863606ms).
[13:39:41.147] <TB3>     INFO: 34232200 events read in total (891567ms).
[13:40:09.219] <TB3>     INFO: 35300800 events read in total (919639ms).
[13:40:37.224] <TB3>     INFO: 36371200 events read in total (947644ms).
[13:41:05.213] <TB3>     INFO: 37439800 events read in total (975633ms).
[13:41:33.205] <TB3>     INFO: 38507800 events read in total (1003625ms).
[13:42:01.129] <TB3>     INFO: 39576800 events read in total (1031549ms).
[13:42:29.175] <TB3>     INFO: 40648600 events read in total (1059595ms).
[13:42:57.216] <TB3>     INFO: 41716400 events read in total (1087636ms).
[13:43:25.297] <TB3>     INFO: 42783800 events read in total (1115717ms).
[13:43:53.367] <TB3>     INFO: 43852800 events read in total (1143787ms).
[13:44:21.386] <TB3>     INFO: 44923000 events read in total (1171806ms).
[13:44:49.352] <TB3>     INFO: 45990600 events read in total (1199772ms).
[13:45:17.385] <TB3>     INFO: 47058600 events read in total (1227805ms).
[13:45:45.391] <TB3>     INFO: 48128800 events read in total (1255811ms).
[13:46:13.453] <TB3>     INFO: 49198200 events read in total (1283873ms).
[13:46:41.384] <TB3>     INFO: 50266200 events read in total (1311804ms).
[13:47:09.375] <TB3>     INFO: 51336600 events read in total (1339795ms).
[13:47:37.459] <TB3>     INFO: 52406400 events read in total (1367879ms).
[13:48:05.441] <TB3>     INFO: 53473400 events read in total (1395861ms).
[13:48:33.546] <TB3>     INFO: 54540800 events read in total (1423966ms).
[13:49:01.619] <TB3>     INFO: 55610800 events read in total (1452039ms).
[13:49:29.712] <TB3>     INFO: 56681000 events read in total (1480132ms).
[13:49:57.643] <TB3>     INFO: 57748800 events read in total (1508063ms).
[13:50:25.747] <TB3>     INFO: 58816600 events read in total (1536167ms).
[13:50:32.729] <TB3>     INFO: 59072000 events read in total (1543149ms).
[13:50:32.749] <TB3>     INFO: Test took 1544230ms.
[13:50:32.806] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:32.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:32.930] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:34.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:34.109] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:35.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:35.259] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:36.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:36.438] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:37.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:37.594] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:38.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:38.780] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:39.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:39.962] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:41.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:41.122] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:42.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:42.309] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:43.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:43.500] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:44.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:44.686] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:45.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:45.862] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:47.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:47.042] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:48.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:48.226] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:49.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:49.408] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:50.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:50.592] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:50:51.779] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498864128
[13:50:51.809] <TB3>     INFO: PixTestScurves::scurves() done 
[13:50:51.809] <TB3>     INFO: Vcal mean:  34.98  35.14  35.04  35.08  35.06  35.14  35.08  35.06  35.06  35.09  35.08  35.04  35.05  35.06  35.03  35.00 
[13:50:51.809] <TB3>     INFO: Vcal RMS:    0.77   0.71   0.68   0.66   0.72   0.75   1.07   1.08   0.78   0.78   0.76   0.76   0.66   0.65   0.68   0.63 
[13:50:51.809] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:50:51.885] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:50:51.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:50:51.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:50:51.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:50:51.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:50:51.885] <TB3>     INFO: ######################################################################
[13:50:51.885] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:50:51.885] <TB3>     INFO: ######################################################################
[13:50:51.888] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:50:52.231] <TB3>     INFO: Expecting 41600 events.
[13:50:56.301] <TB3>     INFO: 41600 events read in total (3354ms).
[13:50:56.301] <TB3>     INFO: Test took 4413ms.
[13:50:56.309] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:56.309] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[13:50:56.310] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:50:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 51, 75] has eff 0/10
[13:50:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 51, 75]
[13:50:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 50, 78] has eff 0/10
[13:50:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 50, 78]
[13:50:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 0, 76] has eff 0/10
[13:50:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 0, 76]
[13:50:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 0, 77] has eff 0/10
[13:50:56.315] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 0, 77]
[13:50:56.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[13:50:56.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:50:56.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:50:56.319] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:50:56.656] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:50:56.999] <TB3>     INFO: Expecting 41600 events.
[13:51:01.131] <TB3>     INFO: 41600 events read in total (3418ms).
[13:51:01.132] <TB3>     INFO: Test took 4476ms.
[13:51:01.139] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:01.139] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[13:51:01.139] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:51:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.436
[13:51:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 161
[13:51:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.276
[13:51:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[13:51:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.909
[13:51:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[13:51:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.14
[13:51:01.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.492
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 178
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.244
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.715
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 183
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.666
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 168
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.466
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 166
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.672
[13:51:01.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 171
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.136
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.511
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 184
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.377
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.186
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 182
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.375
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.14
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 180
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:51:01.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:51:01.231] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:51:01.579] <TB3>     INFO: Expecting 41600 events.
[13:51:05.704] <TB3>     INFO: 41600 events read in total (3411ms).
[13:51:05.705] <TB3>     INFO: Test took 4474ms.
[13:51:05.713] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:05.713] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[13:51:05.713] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:51:05.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:51:05.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 0
[13:51:05.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.1791
[13:51:05.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 57
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1891
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,48] phvalue 76
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7222
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,68] phvalue 79
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.6619
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,6] phvalue 68
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4223
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 69
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4935
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 66
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2277
[13:51:05.718] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.6003
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 65
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5898
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 63
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.5264
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 65
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7499
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 72
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.781
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0174
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 82
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4972
[13:51:05.719] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 77
[13:51:05.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0145
[13:51:05.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 71
[13:51:05.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.3228
[13:51:05.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[13:51:05.722] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[13:51:06.125] <TB3>     INFO: Expecting 2560 events.
[13:51:07.084] <TB3>     INFO: 2560 events read in total (244ms).
[13:51:07.084] <TB3>     INFO: Test took 1362ms.
[13:51:07.085] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:07.085] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 48, 1 1
[13:51:07.592] <TB3>     INFO: Expecting 2560 events.
[13:51:08.550] <TB3>     INFO: 2560 events read in total (243ms).
[13:51:08.551] <TB3>     INFO: Test took 1466ms.
[13:51:08.551] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:08.551] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 68, 2 2
[13:51:09.058] <TB3>     INFO: Expecting 2560 events.
[13:51:10.022] <TB3>     INFO: 2560 events read in total (249ms).
[13:51:10.022] <TB3>     INFO: Test took 1471ms.
[13:51:10.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:10.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 6, 3 3
[13:51:10.530] <TB3>     INFO: Expecting 2560 events.
[13:51:11.487] <TB3>     INFO: 2560 events read in total (242ms).
[13:51:11.488] <TB3>     INFO: Test took 1466ms.
[13:51:11.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:11.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 4 4
[13:51:11.995] <TB3>     INFO: Expecting 2560 events.
[13:51:12.953] <TB3>     INFO: 2560 events read in total (243ms).
[13:51:12.954] <TB3>     INFO: Test took 1466ms.
[13:51:12.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:12.954] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 5 5
[13:51:13.461] <TB3>     INFO: Expecting 2560 events.
[13:51:14.421] <TB3>     INFO: 2560 events read in total (245ms).
[13:51:14.421] <TB3>     INFO: Test took 1467ms.
[13:51:14.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:14.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[13:51:14.929] <TB3>     INFO: Expecting 2560 events.
[13:51:15.887] <TB3>     INFO: 2560 events read in total (243ms).
[13:51:15.887] <TB3>     INFO: Test took 1465ms.
[13:51:15.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:15.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 7 7
[13:51:16.395] <TB3>     INFO: Expecting 2560 events.
[13:51:17.353] <TB3>     INFO: 2560 events read in total (243ms).
[13:51:17.354] <TB3>     INFO: Test took 1467ms.
[13:51:17.354] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:17.354] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 8 8
[13:51:17.861] <TB3>     INFO: Expecting 2560 events.
[13:51:18.819] <TB3>     INFO: 2560 events read in total (243ms).
[13:51:18.820] <TB3>     INFO: Test took 1466ms.
[13:51:18.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:18.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 9 9
[13:51:19.327] <TB3>     INFO: Expecting 2560 events.
[13:51:20.284] <TB3>     INFO: 2560 events read in total (242ms).
[13:51:20.284] <TB3>     INFO: Test took 1463ms.
[13:51:20.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:20.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 10 10
[13:51:20.792] <TB3>     INFO: Expecting 2560 events.
[13:51:21.749] <TB3>     INFO: 2560 events read in total (242ms).
[13:51:21.749] <TB3>     INFO: Test took 1464ms.
[13:51:21.749] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:21.749] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[13:51:22.257] <TB3>     INFO: Expecting 2560 events.
[13:51:23.214] <TB3>     INFO: 2560 events read in total (242ms).
[13:51:23.214] <TB3>     INFO: Test took 1465ms.
[13:51:23.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:23.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 12 12
[13:51:23.722] <TB3>     INFO: Expecting 2560 events.
[13:51:24.679] <TB3>     INFO: 2560 events read in total (242ms).
[13:51:24.679] <TB3>     INFO: Test took 1464ms.
[13:51:24.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:24.679] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[13:51:25.186] <TB3>     INFO: Expecting 2560 events.
[13:51:26.145] <TB3>     INFO: 2560 events read in total (244ms).
[13:51:26.145] <TB3>     INFO: Test took 1466ms.
[13:51:26.145] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:26.147] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 14 14
[13:51:26.653] <TB3>     INFO: Expecting 2560 events.
[13:51:27.611] <TB3>     INFO: 2560 events read in total (243ms).
[13:51:27.611] <TB3>     INFO: Test took 1464ms.
[13:51:27.612] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:27.612] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[13:51:28.119] <TB3>     INFO: Expecting 2560 events.
[13:51:29.076] <TB3>     INFO: 2560 events read in total (242ms).
[13:51:29.076] <TB3>     INFO: Test took 1464ms.
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[13:51:29.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[13:51:29.082] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:51:29.586] <TB3>     INFO: Expecting 655360 events.
[13:51:41.275] <TB3>     INFO: 655360 events read in total (10974ms).
[13:51:41.285] <TB3>     INFO: Expecting 655360 events.
[13:51:52.873] <TB3>     INFO: 655360 events read in total (11027ms).
[13:51:52.888] <TB3>     INFO: Expecting 655360 events.
[13:52:04.452] <TB3>     INFO: 655360 events read in total (11006ms).
[13:52:04.474] <TB3>     INFO: Expecting 655360 events.
[13:52:16.009] <TB3>     INFO: 655360 events read in total (10984ms).
[13:52:16.032] <TB3>     INFO: Expecting 655360 events.
[13:52:27.613] <TB3>     INFO: 655360 events read in total (11032ms).
[13:52:27.640] <TB3>     INFO: Expecting 655360 events.
[13:52:39.162] <TB3>     INFO: 655360 events read in total (10984ms).
[13:52:39.194] <TB3>     INFO: Expecting 655360 events.
[13:52:50.742] <TB3>     INFO: 655360 events read in total (11014ms).
[13:52:50.784] <TB3>     INFO: Expecting 655360 events.
[13:53:02.322] <TB3>     INFO: 655360 events read in total (11012ms).
[13:53:02.363] <TB3>     INFO: Expecting 655360 events.
[13:53:13.941] <TB3>     INFO: 655360 events read in total (11052ms).
[13:53:13.987] <TB3>     INFO: Expecting 655360 events.
[13:53:25.586] <TB3>     INFO: 655360 events read in total (11073ms).
[13:53:25.634] <TB3>     INFO: Expecting 655360 events.
[13:53:37.276] <TB3>     INFO: 655360 events read in total (11115ms).
[13:53:37.330] <TB3>     INFO: Expecting 655360 events.
[13:53:48.968] <TB3>     INFO: 655360 events read in total (11111ms).
[13:53:49.027] <TB3>     INFO: Expecting 655360 events.
[13:54:00.597] <TB3>     INFO: 655360 events read in total (11044ms).
[13:54:00.659] <TB3>     INFO: Expecting 655360 events.
[13:54:12.294] <TB3>     INFO: 655360 events read in total (11109ms).
[13:54:12.362] <TB3>     INFO: Expecting 655360 events.
[13:54:23.972] <TB3>     INFO: 655360 events read in total (11083ms).
[13:54:24.044] <TB3>     INFO: Expecting 655360 events.
[13:54:35.303] <TB3>     INFO: 655360 events read in total (10733ms).
[13:54:35.386] <TB3>     INFO: Test took 186304ms.
[13:54:35.479] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:54:35.787] <TB3>     INFO: Expecting 655360 events.
[13:54:47.237] <TB3>     INFO: 655360 events read in total (10735ms).
[13:54:47.248] <TB3>     INFO: Expecting 655360 events.
[13:54:58.810] <TB3>     INFO: 655360 events read in total (11002ms).
[13:54:58.825] <TB3>     INFO: Expecting 655360 events.
[13:55:10.113] <TB3>     INFO: 655360 events read in total (10738ms).
[13:55:10.132] <TB3>     INFO: Expecting 655360 events.
[13:55:21.369] <TB3>     INFO: 655360 events read in total (10687ms).
[13:55:21.394] <TB3>     INFO: Expecting 655360 events.
[13:55:33.007] <TB3>     INFO: 655360 events read in total (11068ms).
[13:55:33.037] <TB3>     INFO: Expecting 655360 events.
[13:55:44.634] <TB3>     INFO: 655360 events read in total (11065ms).
[13:55:44.666] <TB3>     INFO: Expecting 655360 events.
[13:55:56.326] <TB3>     INFO: 655360 events read in total (11126ms).
[13:55:56.362] <TB3>     INFO: Expecting 655360 events.
[13:56:08.041] <TB3>     INFO: 655360 events read in total (11143ms).
[13:56:08.081] <TB3>     INFO: Expecting 655360 events.
[13:56:19.786] <TB3>     INFO: 655360 events read in total (11178ms).
[13:56:19.837] <TB3>     INFO: Expecting 655360 events.
[13:56:31.542] <TB3>     INFO: 655360 events read in total (11179ms).
[13:56:31.597] <TB3>     INFO: Expecting 655360 events.
[13:56:43.260] <TB3>     INFO: 655360 events read in total (11136ms).
[13:56:43.313] <TB3>     INFO: Expecting 655360 events.
[13:56:54.943] <TB3>     INFO: 655360 events read in total (11103ms).
[13:56:54.000] <TB3>     INFO: Expecting 655360 events.
[13:57:06.647] <TB3>     INFO: 655360 events read in total (11121ms).
[13:57:06.713] <TB3>     INFO: Expecting 655360 events.
[13:57:18.366] <TB3>     INFO: 655360 events read in total (11127ms).
[13:57:18.441] <TB3>     INFO: Expecting 655360 events.
[13:57:30.070] <TB3>     INFO: 655360 events read in total (11103ms).
[13:57:30.139] <TB3>     INFO: Expecting 655360 events.
[13:57:41.837] <TB3>     INFO: 655360 events read in total (11171ms).
[13:57:41.926] <TB3>     INFO: Test took 186447ms.
[13:57:42.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:57:42.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:57:42.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:57:42.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:57:42.107] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:57:42.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:57:42.108] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:57:42.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:57:42.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:57:42.109] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:57:42.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:57:42.110] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:57:42.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:57:42.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:57:42.111] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:57:42.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:57:42.112] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:57:42.112] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.119] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.126] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:57:42.134] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:57:42.142] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.150] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.157] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.165] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.172] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.178] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:57:42.185] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:57:42.192] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:57:42.198] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:57:42.205] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.212] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.219] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.225] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.232] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.239] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.245] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.252] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.259] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:57:42.266] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:57:42.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C0.dat
[13:57:42.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C1.dat
[13:57:42.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C2.dat
[13:57:42.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C3.dat
[13:57:42.298] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C4.dat
[13:57:42.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C5.dat
[13:57:42.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C6.dat
[13:57:42.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C7.dat
[13:57:42.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C8.dat
[13:57:42.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C9.dat
[13:57:42.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C10.dat
[13:57:42.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C11.dat
[13:57:42.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C12.dat
[13:57:42.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C13.dat
[13:57:42.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C14.dat
[13:57:42.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//dacParameters35_C15.dat
[13:57:42.648] <TB3>     INFO: Expecting 41600 events.
[13:57:46.465] <TB3>     INFO: 41600 events read in total (3103ms).
[13:57:46.465] <TB3>     INFO: Test took 4162ms.
[13:57:47.120] <TB3>     INFO: Expecting 41600 events.
[13:57:50.955] <TB3>     INFO: 41600 events read in total (3120ms).
[13:57:50.956] <TB3>     INFO: Test took 4184ms.
[13:57:51.607] <TB3>     INFO: Expecting 41600 events.
[13:57:55.426] <TB3>     INFO: 41600 events read in total (3104ms).
[13:57:55.426] <TB3>     INFO: Test took 4165ms.
[13:57:55.730] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:57:55.862] <TB3>     INFO: Expecting 2560 events.
[13:57:56.821] <TB3>     INFO: 2560 events read in total (245ms).
[13:57:56.821] <TB3>     INFO: Test took 1091ms.
[13:57:56.823] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:57:57.330] <TB3>     INFO: Expecting 2560 events.
[13:57:58.288] <TB3>     INFO: 2560 events read in total (243ms).
[13:57:58.288] <TB3>     INFO: Test took 1465ms.
[13:57:58.291] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:57:58.796] <TB3>     INFO: Expecting 2560 events.
[13:57:59.757] <TB3>     INFO: 2560 events read in total (246ms).
[13:57:59.757] <TB3>     INFO: Test took 1467ms.
[13:57:59.759] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:00.266] <TB3>     INFO: Expecting 2560 events.
[13:58:01.224] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:01.224] <TB3>     INFO: Test took 1465ms.
[13:58:01.226] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:01.733] <TB3>     INFO: Expecting 2560 events.
[13:58:02.692] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:02.692] <TB3>     INFO: Test took 1466ms.
[13:58:02.694] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:03.200] <TB3>     INFO: Expecting 2560 events.
[13:58:04.159] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:04.159] <TB3>     INFO: Test took 1465ms.
[13:58:04.162] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:04.668] <TB3>     INFO: Expecting 2560 events.
[13:58:05.626] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:05.626] <TB3>     INFO: Test took 1465ms.
[13:58:05.629] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:06.135] <TB3>     INFO: Expecting 2560 events.
[13:58:07.094] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:07.095] <TB3>     INFO: Test took 1466ms.
[13:58:07.096] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:07.603] <TB3>     INFO: Expecting 2560 events.
[13:58:08.562] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:08.562] <TB3>     INFO: Test took 1466ms.
[13:58:08.564] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:09.071] <TB3>     INFO: Expecting 2560 events.
[13:58:10.030] <TB3>     INFO: 2560 events read in total (245ms).
[13:58:10.030] <TB3>     INFO: Test took 1466ms.
[13:58:10.032] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:10.538] <TB3>     INFO: Expecting 2560 events.
[13:58:11.496] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:11.497] <TB3>     INFO: Test took 1465ms.
[13:58:11.499] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:11.005] <TB3>     INFO: Expecting 2560 events.
[13:58:12.964] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:12.964] <TB3>     INFO: Test took 1465ms.
[13:58:12.966] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:13.473] <TB3>     INFO: Expecting 2560 events.
[13:58:14.431] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:14.431] <TB3>     INFO: Test took 1466ms.
[13:58:14.433] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:14.940] <TB3>     INFO: Expecting 2560 events.
[13:58:15.899] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:15.899] <TB3>     INFO: Test took 1466ms.
[13:58:15.901] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:16.407] <TB3>     INFO: Expecting 2560 events.
[13:58:17.365] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:17.365] <TB3>     INFO: Test took 1464ms.
[13:58:17.367] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:17.874] <TB3>     INFO: Expecting 2560 events.
[13:58:18.833] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:18.833] <TB3>     INFO: Test took 1466ms.
[13:58:18.836] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:19.341] <TB3>     INFO: Expecting 2560 events.
[13:58:20.301] <TB3>     INFO: 2560 events read in total (245ms).
[13:58:20.301] <TB3>     INFO: Test took 1465ms.
[13:58:20.303] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:20.810] <TB3>     INFO: Expecting 2560 events.
[13:58:21.769] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:21.769] <TB3>     INFO: Test took 1466ms.
[13:58:21.771] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:22.277] <TB3>     INFO: Expecting 2560 events.
[13:58:23.238] <TB3>     INFO: 2560 events read in total (246ms).
[13:58:23.238] <TB3>     INFO: Test took 1467ms.
[13:58:23.240] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:23.747] <TB3>     INFO: Expecting 2560 events.
[13:58:24.706] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:24.706] <TB3>     INFO: Test took 1467ms.
[13:58:24.709] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:25.214] <TB3>     INFO: Expecting 2560 events.
[13:58:26.173] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:26.173] <TB3>     INFO: Test took 1465ms.
[13:58:26.176] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:26.682] <TB3>     INFO: Expecting 2560 events.
[13:58:27.642] <TB3>     INFO: 2560 events read in total (245ms).
[13:58:27.642] <TB3>     INFO: Test took 1466ms.
[13:58:27.644] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:28.151] <TB3>     INFO: Expecting 2560 events.
[13:58:29.108] <TB3>     INFO: 2560 events read in total (242ms).
[13:58:29.109] <TB3>     INFO: Test took 1465ms.
[13:58:29.110] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:29.617] <TB3>     INFO: Expecting 2560 events.
[13:58:30.575] <TB3>     INFO: 2560 events read in total (243ms).
[13:58:30.575] <TB3>     INFO: Test took 1465ms.
[13:58:30.577] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:31.084] <TB3>     INFO: Expecting 2560 events.
[13:58:32.044] <TB3>     INFO: 2560 events read in total (245ms).
[13:58:32.044] <TB3>     INFO: Test took 1467ms.
[13:58:32.046] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:32.553] <TB3>     INFO: Expecting 2560 events.
[13:58:33.512] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:33.512] <TB3>     INFO: Test took 1466ms.
[13:58:33.515] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:34.020] <TB3>     INFO: Expecting 2560 events.
[13:58:34.980] <TB3>     INFO: 2560 events read in total (245ms).
[13:58:34.980] <TB3>     INFO: Test took 1465ms.
[13:58:34.982] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:35.489] <TB3>     INFO: Expecting 2560 events.
[13:58:36.449] <TB3>     INFO: 2560 events read in total (245ms).
[13:58:36.449] <TB3>     INFO: Test took 1467ms.
[13:58:36.452] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:36.958] <TB3>     INFO: Expecting 2560 events.
[13:58:37.917] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:37.917] <TB3>     INFO: Test took 1466ms.
[13:58:37.919] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:38.425] <TB3>     INFO: Expecting 2560 events.
[13:58:39.384] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:39.385] <TB3>     INFO: Test took 1466ms.
[13:58:39.387] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:39.893] <TB3>     INFO: Expecting 2560 events.
[13:58:40.852] <TB3>     INFO: 2560 events read in total (244ms).
[13:58:40.852] <TB3>     INFO: Test took 1466ms.
[13:58:40.854] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:41.360] <TB3>     INFO: Expecting 2560 events.
[13:58:42.317] <TB3>     INFO: 2560 events read in total (242ms).
[13:58:42.317] <TB3>     INFO: Test took 1463ms.
[13:58:43.332] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[13:58:43.332] <TB3>     INFO: PH scale (per ROC):    63  78  72  78  79  76  79  67  69  70  75  78  79  80  69  82
[13:58:43.332] <TB3>     INFO: PH offset (per ROC):  194 175 173 179 177 181 176 187 189 186 176 173 167 171 179 172
[13:58:43.503] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:58:43.506] <TB3>     INFO: ######################################################################
[13:58:43.506] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:58:43.506] <TB3>     INFO: ######################################################################
[13:58:43.506] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:58:43.518] <TB3>     INFO: scanning low vcal = 10
[13:58:43.860] <TB3>     INFO: Expecting 41600 events.
[13:58:47.589] <TB3>     INFO: 41600 events read in total (3014ms).
[13:58:47.589] <TB3>     INFO: Test took 4071ms.
[13:58:47.591] <TB3>     INFO: scanning low vcal = 20
[13:58:48.097] <TB3>     INFO: Expecting 41600 events.
[13:58:51.817] <TB3>     INFO: 41600 events read in total (3005ms).
[13:58:51.817] <TB3>     INFO: Test took 4225ms.
[13:58:51.819] <TB3>     INFO: scanning low vcal = 30
[13:58:52.325] <TB3>     INFO: Expecting 41600 events.
[13:58:56.056] <TB3>     INFO: 41600 events read in total (3016ms).
[13:58:56.057] <TB3>     INFO: Test took 4238ms.
[13:58:56.059] <TB3>     INFO: scanning low vcal = 40
[13:58:56.560] <TB3>     INFO: Expecting 41600 events.
[13:59:00.809] <TB3>     INFO: 41600 events read in total (3534ms).
[13:59:00.810] <TB3>     INFO: Test took 4751ms.
[13:59:00.813] <TB3>     INFO: scanning low vcal = 50
[13:59:01.230] <TB3>     INFO: Expecting 41600 events.
[13:59:05.478] <TB3>     INFO: 41600 events read in total (3533ms).
[13:59:05.478] <TB3>     INFO: Test took 4665ms.
[13:59:05.481] <TB3>     INFO: scanning low vcal = 60
[13:59:05.898] <TB3>     INFO: Expecting 41600 events.
[13:59:10.140] <TB3>     INFO: 41600 events read in total (3527ms).
[13:59:10.140] <TB3>     INFO: Test took 4659ms.
[13:59:10.143] <TB3>     INFO: scanning low vcal = 70
[13:59:10.560] <TB3>     INFO: Expecting 41600 events.
[13:59:14.809] <TB3>     INFO: 41600 events read in total (3534ms).
[13:59:14.809] <TB3>     INFO: Test took 4666ms.
[13:59:14.813] <TB3>     INFO: scanning low vcal = 80
[13:59:15.228] <TB3>     INFO: Expecting 41600 events.
[13:59:19.494] <TB3>     INFO: 41600 events read in total (3551ms).
[13:59:19.495] <TB3>     INFO: Test took 4682ms.
[13:59:19.498] <TB3>     INFO: scanning low vcal = 90
[13:59:19.914] <TB3>     INFO: Expecting 41600 events.
[13:59:24.181] <TB3>     INFO: 41600 events read in total (3552ms).
[13:59:24.181] <TB3>     INFO: Test took 4683ms.
[13:59:24.185] <TB3>     INFO: scanning low vcal = 100
[13:59:24.602] <TB3>     INFO: Expecting 41600 events.
[13:59:28.987] <TB3>     INFO: 41600 events read in total (3670ms).
[13:59:28.988] <TB3>     INFO: Test took 4803ms.
[13:59:28.991] <TB3>     INFO: scanning low vcal = 110
[13:59:29.410] <TB3>     INFO: Expecting 41600 events.
[13:59:33.680] <TB3>     INFO: 41600 events read in total (3555ms).
[13:59:33.681] <TB3>     INFO: Test took 4690ms.
[13:59:33.683] <TB3>     INFO: scanning low vcal = 120
[13:59:34.098] <TB3>     INFO: Expecting 41600 events.
[13:59:38.352] <TB3>     INFO: 41600 events read in total (3539ms).
[13:59:38.353] <TB3>     INFO: Test took 4670ms.
[13:59:38.355] <TB3>     INFO: scanning low vcal = 130
[13:59:38.771] <TB3>     INFO: Expecting 41600 events.
[13:59:43.027] <TB3>     INFO: 41600 events read in total (3541ms).
[13:59:43.027] <TB3>     INFO: Test took 4672ms.
[13:59:43.031] <TB3>     INFO: scanning low vcal = 140
[13:59:43.448] <TB3>     INFO: Expecting 41600 events.
[13:59:47.695] <TB3>     INFO: 41600 events read in total (3533ms).
[13:59:47.697] <TB3>     INFO: Test took 4666ms.
[13:59:47.700] <TB3>     INFO: scanning low vcal = 150
[13:59:48.119] <TB3>     INFO: Expecting 41600 events.
[13:59:52.362] <TB3>     INFO: 41600 events read in total (3528ms).
[13:59:52.363] <TB3>     INFO: Test took 4663ms.
[13:59:52.367] <TB3>     INFO: scanning low vcal = 160
[13:59:52.781] <TB3>     INFO: Expecting 41600 events.
[13:59:57.040] <TB3>     INFO: 41600 events read in total (3544ms).
[13:59:57.040] <TB3>     INFO: Test took 4673ms.
[13:59:57.044] <TB3>     INFO: scanning low vcal = 170
[13:59:57.458] <TB3>     INFO: Expecting 41600 events.
[14:00:01.721] <TB3>     INFO: 41600 events read in total (3548ms).
[14:00:01.722] <TB3>     INFO: Test took 4678ms.
[14:00:01.726] <TB3>     INFO: scanning low vcal = 180
[14:00:02.141] <TB3>     INFO: Expecting 41600 events.
[14:00:06.396] <TB3>     INFO: 41600 events read in total (3541ms).
[14:00:06.396] <TB3>     INFO: Test took 4670ms.
[14:00:06.399] <TB3>     INFO: scanning low vcal = 190
[14:00:06.815] <TB3>     INFO: Expecting 41600 events.
[14:00:11.083] <TB3>     INFO: 41600 events read in total (3553ms).
[14:00:11.084] <TB3>     INFO: Test took 4685ms.
[14:00:11.087] <TB3>     INFO: scanning low vcal = 200
[14:00:11.505] <TB3>     INFO: Expecting 41600 events.
[14:00:15.749] <TB3>     INFO: 41600 events read in total (3530ms).
[14:00:15.750] <TB3>     INFO: Test took 4663ms.
[14:00:15.753] <TB3>     INFO: scanning low vcal = 210
[14:00:16.174] <TB3>     INFO: Expecting 41600 events.
[14:00:20.445] <TB3>     INFO: 41600 events read in total (3556ms).
[14:00:20.446] <TB3>     INFO: Test took 4693ms.
[14:00:20.449] <TB3>     INFO: scanning low vcal = 220
[14:00:20.869] <TB3>     INFO: Expecting 41600 events.
[14:00:25.111] <TB3>     INFO: 41600 events read in total (3527ms).
[14:00:25.112] <TB3>     INFO: Test took 4663ms.
[14:00:25.114] <TB3>     INFO: scanning low vcal = 230
[14:00:25.535] <TB3>     INFO: Expecting 41600 events.
[14:00:29.784] <TB3>     INFO: 41600 events read in total (3534ms).
[14:00:29.784] <TB3>     INFO: Test took 4670ms.
[14:00:29.787] <TB3>     INFO: scanning low vcal = 240
[14:00:30.207] <TB3>     INFO: Expecting 41600 events.
[14:00:34.467] <TB3>     INFO: 41600 events read in total (3545ms).
[14:00:34.468] <TB3>     INFO: Test took 4681ms.
[14:00:34.470] <TB3>     INFO: scanning low vcal = 250
[14:00:34.887] <TB3>     INFO: Expecting 41600 events.
[14:00:39.127] <TB3>     INFO: 41600 events read in total (3525ms).
[14:00:39.128] <TB3>     INFO: Test took 4658ms.
[14:00:39.132] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:00:39.550] <TB3>     INFO: Expecting 41600 events.
[14:00:43.824] <TB3>     INFO: 41600 events read in total (3559ms).
[14:00:43.825] <TB3>     INFO: Test took 4693ms.
[14:00:43.828] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:00:44.244] <TB3>     INFO: Expecting 41600 events.
[14:00:48.505] <TB3>     INFO: 41600 events read in total (3546ms).
[14:00:48.505] <TB3>     INFO: Test took 4677ms.
[14:00:48.508] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:00:48.925] <TB3>     INFO: Expecting 41600 events.
[14:00:53.185] <TB3>     INFO: 41600 events read in total (3546ms).
[14:00:53.186] <TB3>     INFO: Test took 4678ms.
[14:00:53.189] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:00:53.605] <TB3>     INFO: Expecting 41600 events.
[14:00:57.873] <TB3>     INFO: 41600 events read in total (3554ms).
[14:00:57.874] <TB3>     INFO: Test took 4685ms.
[14:00:57.877] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:00:58.294] <TB3>     INFO: Expecting 41600 events.
[14:01:02.545] <TB3>     INFO: 41600 events read in total (3536ms).
[14:01:02.546] <TB3>     INFO: Test took 4669ms.
[14:01:03.094] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:01:03.097] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:01:03.097] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:01:03.097] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:01:03.097] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:01:03.098] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:01:03.098] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:01:03.098] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:01:03.098] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:01:03.098] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:01:03.099] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:01:03.099] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:01:03.099] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:01:03.099] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:01:03.099] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:01:03.099] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:01:03.100] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:01:42.139] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:01:42.140] <TB3>     INFO: non-linearity mean:  0.960 0.964 0.957 0.960 0.959 0.956 0.963 0.963 0.958 0.957 0.964 0.961 0.952 0.967 0.964 0.961
[14:01:42.140] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.006 0.006 0.005 0.006 0.005 0.006 0.006 0.006 0.005 0.005 0.006 0.005 0.005 0.005
[14:01:42.140] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:01:42.162] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:01:42.184] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:01:42.206] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:01:42.229] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:01:42.259] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:01:42.282] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:01:42.304] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:01:42.326] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:01:42.348] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:01:42.371] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:01:42.393] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:01:42.415] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:01:42.437] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:01:42.459] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:01:42.482] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-46_FPIXTest-17C-Nebraska-160923-1238-150V_2016-09-23_12h38m_1474652289//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:01:42.504] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:01:42.504] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:01:42.511] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:01:42.511] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:01:42.514] <TB3>     INFO: ######################################################################
[14:01:42.514] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:01:42.514] <TB3>     INFO: ######################################################################
[14:01:42.517] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:01:42.527] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:42.527] <TB3>     INFO:     run 1 of 1
[14:01:42.527] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:42.869] <TB3>     INFO: Expecting 3120000 events.
[14:02:33.539] <TB3>     INFO: 1293535 events read in total (49955ms).
[14:03:23.648] <TB3>     INFO: 2588005 events read in total (100064ms).
[14:03:44.331] <TB3>     INFO: 3120000 events read in total (120747ms).
[14:03:44.368] <TB3>     INFO: Test took 121841ms.
[14:03:44.436] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:44.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:46.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:47.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:49.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:50.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:51.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:53.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:54.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:56.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:57.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:59.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:00.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:02.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:03.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:04.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:06.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:07.891] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 454062080
[14:04:07.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:04:07.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3812, RMS = 1.9993
[14:04:07.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:04:07.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:04:07.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7515, RMS = 1.73778
[14:04:07.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:04:07.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:04:07.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6598, RMS = 1.87979
[14:04:07.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:04:07.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:04:07.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3658, RMS = 1.2985
[14:04:07.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:04:07.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:04:07.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7647, RMS = 1.57476
[14:04:07.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:04:07.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:04:07.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1846, RMS = 1.48242
[14:04:07.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:04:07.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:04:07.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6644, RMS = 0.747357
[14:04:07.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:04:07.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:04:07.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7955, RMS = 1.15411
[14:04:07.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:04:07.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:04:07.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8253, RMS = 1.58013
[14:04:07.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:04:07.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:04:07.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2047, RMS = 1.67349
[14:04:07.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:04:07.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:04:07.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2642, RMS = 1.61274
[14:04:07.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:04:07.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:04:07.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.226, RMS = 1.78651
[14:04:07.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:04:07.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:04:07.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.1285, RMS = 1.96578
[14:04:07.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:04:07.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:04:07.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.242, RMS = 2.35323
[14:04:07.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:04:07.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:04:07.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4478, RMS = 1.89243
[14:04:07.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:04:07.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:04:07.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9953, RMS = 1.95828
[14:04:07.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:04:07.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:04:07.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7359, RMS = 1.27934
[14:04:07.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:04:07.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:04:07.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1134, RMS = 1.21344
[14:04:07.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:04:07.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:04:07.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0201, RMS = 1.88966
[14:04:07.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:04:07.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:04:07.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4987, RMS = 1.51195
[14:04:07.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:04:07.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:04:07.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7347, RMS = 1.02658
[14:04:07.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:04:07.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:04:07.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6936, RMS = 1.39059
[14:04:07.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:04:07.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:04:07.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6274, RMS = 1.81982
[14:04:07.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:04:07.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:04:07.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.709, RMS = 1.6715
[14:04:07.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:04:07.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:04:07.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3468, RMS = 1.67656
[14:04:07.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:04:07.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:04:07.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0038, RMS = 1.60155
[14:04:07.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:04:07.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:04:07.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.9184, RMS = 1.90067
[14:04:07.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:04:07.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:04:07.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7355, RMS = 2.1844
[14:04:07.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:04:07.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:04:07.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.027, RMS = 1.14101
[14:04:07.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:04:07.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:04:07.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0283, RMS = 1.7407
[14:04:07.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:04:07.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:04:07.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2341, RMS = 2.35403
[14:04:07.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:04:07.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:04:07.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6851, RMS = 1.3473
[14:04:07.939] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:04:07.942] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:04:07.942] <TB3>     INFO: number of dead bumps (per ROC):     0    0    2    0    0    0    7    0    2    4    0    0    0    0    0    1
[14:04:07.942] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:04:08.039] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:04:08.039] <TB3>     INFO: enter test to run
[14:04:08.039] <TB3>     INFO:   test:  no parameter change
[14:04:08.039] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[14:04:08.040] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[14:04:08.040] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[14:04:08.040] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:04:08.534] <TB3>    QUIET: Connection to board 24 closed.
[14:04:08.535] <TB3>     INFO: pXar: this is the end, my friend
[14:04:08.535] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
