// Seed: 3643465241
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  wor   id_4,
    output wire  id_5,
    output wire  id_6,
    output tri1  id_7,
    input  uwire id_8,
    output tri   id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign id_9 = -1'b0;
endmodule
module module_0 #(
    parameter id_4 = 32'd24
) (
    input supply0 id_0,
    input tri0 id_1,
    input wire module_2,
    output supply1 id_3,
    input tri _id_4,
    input supply0 id_5,
    output uwire id_6,
    output wand id_7,
    input tri id_8,
    input wand id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wand id_12,
    inout uwire id_13,
    input uwire id_14,
    inout tri1 id_15,
    input wor id_16,
    input wire id_17,
    input tri0 id_18,
    output tri0 id_19,
    output uwire id_20,
    input wire id_21,
    output wire id_22,
    input wor id_23,
    input tri0 id_24,
    output supply0 id_25,
    output wire id_26,
    input supply1 id_27,
    input supply0 id_28
);
  wire id_30;
  module_0 modCall_1 (
      id_8,
      id_23
  );
  logic id_31;
  wire [1  ==  id_4 : -1] id_32;
endmodule
