<?xml version="1.0" encoding="UTF-8" standalone="no" ?>

<!-- SPDX-License-Identifier: Apache-2.0 -->
<!-- Component Design Copyright 2019 Western Digital Corporation or its affiliates. -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->

<!-- http://www.apache.org/licenses/LICENSE-2.0 -->

<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. -->
<!-- See the License for the specific language governing permissions and -->  
<!-- limitations under the License. -->


<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:BoundaryCRC="0xCF25B327AE603236" bd:device="xc7a100tcsg324-1" bd:isValidated="true" bd:synthFlowMode="Hierarchical" bd:tool_version="2018.2" bd:top="clk_and_rst" bd:version="1.00.a">

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>clk_and_rst</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:parameters>
      <spirit:parameter>
        <spirit:name>isTop</spirit:name>
        <spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value>
      </spirit:parameter>
    </spirit:parameters>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>CLK.SYS_CLOCK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>sys_clock</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>FREQ_HZ</spirit:name>
            <spirit:value>100000000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="user"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>PHASE</spirit:name>
            <spirit:value>0.000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="user"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>CLK_DOMAIN</spirit:name>
            <spirit:value>clk_and_rst_sys_clock</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.RESET</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>reset</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_LOW</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="user"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.PERIPHERAL_RESET_0</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>peripheral_reset_0</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_HIGH</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="const_prop"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.MB_RESET_0</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>mb_reset_0</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_HIGH</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="const_prop"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.BUS_STRUCT_RESET_0</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>bus_struct_reset_0</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_HIGH</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="const_prop"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.INTERCONNECT_ARESETN_0</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>interconnect_aresetn_0</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_LOW</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="const_prop"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.PERIPHERAL_ARESETN_0</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>peripheral_aresetn_0</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_LOW</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="const_prop"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.CLK_OUT1_0</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>clk_out1_0</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>FREQ_HZ</spirit:name>
            <spirit:value>40000000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="user"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>PHASE</spirit:name>
            <spirit:value>0.0</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="ip_prop"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>CLK_DOMAIN</spirit:name>
            <spirit:value>/clk_wiz_0_clk_out1</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="ip_prop"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="clk_and_rst_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>sys_clock</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>reset</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>peripheral_reset_0</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
            <spirit:vector>
              <spirit:left>0</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>mb_reset_0</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>bus_struct_reset_0</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
            <spirit:vector>
              <spirit:left>0</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>interconnect_aresetn_0</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
            <spirit:vector>
              <spirit:left>0</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>peripheral_aresetn_0</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
            <spirit:vector>
              <spirit:left>0</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>clk_out1_0</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>clk_and_rst_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>clk_wiz_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="clk_wiz" spirit:vendor="xilinx.com" spirit:version="6.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">clk_and_rst_clk_wiz_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="CLKOUT1_REQUESTED_OUT_FREQ">40.000</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="RESET_PORT">resetn</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="MMCM_DIVCLK_DIVIDE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="MMCM_CLKFBOUT_MULT_F">10.000</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="MMCM_CLKOUT0_DIVIDE_F">25.000</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="RESET_TYPE">ACTIVE_LOW</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="USE_BOARD_FLOW">true</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="CLK_IN1_BOARD_INTERFACE">sys_clock</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="RESET_BOARD_INTERFACE">reset</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="CLKOUT1_JITTER">159.371</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="CLKOUT1_PHASE_ERROR">98.575</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
      <spirit:componentInstance>
        <spirit:instanceName>proc_sys_reset_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="proc_sys_reset" spirit:vendor="xilinx.com" spirit:version="5.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">clk_and_rst_proc_sys_reset_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="RESET_BOARD_INTERFACE">reset</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>sys_clock_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="sys_clock"/>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="clk_in1"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>reset_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="reset"/>
        <spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="ext_reset_in"/>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="resetn"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>proc_sys_reset_0_peripheral_reset</spirit:name>
        <spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="peripheral_reset"/>
        <spirit:externalPortReference spirit:portRef="peripheral_reset_0"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>proc_sys_reset_0_mb_reset</spirit:name>
        <spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="mb_reset"/>
        <spirit:externalPortReference spirit:portRef="mb_reset_0"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>proc_sys_reset_0_bus_struct_reset</spirit:name>
        <spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="bus_struct_reset"/>
        <spirit:externalPortReference spirit:portRef="bus_struct_reset_0"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>clk_wiz_0_locked</spirit:name>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="locked"/>
        <spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="dcm_locked"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>proc_sys_reset_0_interconnect_aresetn</spirit:name>
        <spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="interconnect_aresetn"/>
        <spirit:externalPortReference spirit:portRef="interconnect_aresetn_0"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>proc_sys_reset_0_peripheral_aresetn</spirit:name>
        <spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="peripheral_aresetn"/>
        <spirit:externalPortReference spirit:portRef="peripheral_aresetn_0"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>clk_wiz_0_clk_out1</spirit:name>
        <spirit:internalPortReference spirit:componentRef="clk_wiz_0" spirit:portRef="clk_out1"/>
        <spirit:externalPortReference spirit:portRef="clk_out1_0"/>
        <spirit:internalPortReference spirit:componentRef="proc_sys_reset_0" spirit:portRef="slowest_sync_clk"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
  </spirit:design>

</bd:repository>
