<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>DRAMSimII: Graphical Class Hierarchy</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.4 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul>
</div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li class="current"><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul>
</div>
<h1>DRAMSimII Graphical Class Hierarchy</h1><a href="hierarchy.html">Go to the textual class hierarchy</a>
<p>
<table border="0" cellspacing="10" cellpadding="0">
<tr><td><img src="inherit__graph__0.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_address_map">
<map name="_d_r_a_m_sim_i_i_1_1_address_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_address.html" title="This class logically represents several interpretations of a memory address." alt="" coords="5,5,149,32"></map></td></tr>
<tr><td><img src="inherit__graph__1.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_algorithm_map">
<map name="_d_r_a_m_sim_i_i_1_1_algorithm_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_algorithm.html" title="Algorithm specific data structures should go in here." alt="" coords="5,5,157,32"></map></td></tr>
<tr><td><img src="inherit__graph__2.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_a_m_b_map">
<map name="_d_r_a_m_sim_i_i_1_1_a_m_b_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_a_m_b.html" title="the fully buffered DIMM advanced memory buffer" alt="" coords="5,5,131,32"></map></td></tr>
<tr><td><img src="inherit__graph__3.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_bank_map">
<map name="_d_r_a_m_sim_i_i_1_1_bank_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_bank.html" title="this class logically represents a bank" alt="" coords="7,5,132,32"></map></td></tr>
<tr><td><img src="inherit__graph__4.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1bus_event_map">
<map name="_d_r_a_m_sim_i_i_1_1bus_event_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1bus_event.html" title="represents an event that has happened on the memory bus" alt="" coords="5,5,155,32"></map></td></tr>
<tr><td><img src="inherit__graph__5.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_channel_map">
<map name="_d_r_a_m_sim_i_i_1_1_channel_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_channel.html" title="represents a DRAM channel, has individual timing parameters, ranks, banks, clock..." alt="" coords="5,5,149,32"><area shape="rect" href="class_d_r_a_m_sim_i_i_1_1fbd_channel.html" title="a fully buffered DIMM channel" alt="" coords="197,5,357,32"></map></td></tr>
<tr><td><img src="inherit__graph__6.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_command_map">
<map name="_d_r_a_m_sim_i_i_1_1_command_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_command.html" title="represents a DRAM command from the memory controller to the DRAMs" alt="" coords="7,5,161,32"></map></td></tr>
<tr><td><img src="inherit__graph__7.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1event_map">
<map name="_d_r_a_m_sim_i_i_1_1event_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1event.html" title="pending event queue" alt="" coords="7,5,132,32"></map></td></tr>
<tr><td><img src="inherit__graph__8.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1fbd_frame_map">
<map name="_d_r_a_m_sim_i_i_1_1fbd_frame_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1fbd_frame.html" title="represents a fully buffered DIMM frame, containing 3x commands or 1x command + 1x..." alt="" coords="7,5,156,32"></map></td></tr>
<tr><td><img src="inherit__graph__9.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_input_stream_map">
<map name="_d_r_a_m_sim_i_i_1_1_input_stream_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_input_stream.html" title="creates transactions in standalone mode, whether random or from a trace file" alt="" coords="7,5,172,32"></map></td></tr>
<tr><td><img src="inherit__graph__10.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_power_config_map">
<map name="_d_r_a_m_sim_i_i_1_1_power_config_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_power_config.html" title="stores power configuration parameters for this DRAM system necessary to calculate..." alt="" coords="5,5,173,32"></map></td></tr>
<tr><td><img src="inherit__graph__11.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_queue_3_01_t_01_4_map">
<map name="_d_r_a_m_sim_i_i_1_1_queue_3_01_t_01_4_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_queue.html" title="the queue template class, a circular queue &#160;push/pop are O(1) operations, while random..." alt="" coords="5,5,171,32"></map></td></tr>
<tr><td><img src="inherit__graph__12.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_rank_map">
<map name="_d_r_a_m_sim_i_i_1_1_rank_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_rank.html" title="represents a logical rank and associated statistics" alt="" coords="7,5,132,32"></map></td></tr>
<tr><td><img src="inherit__graph__13.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_settings_map">
<map name="_d_r_a_m_sim_i_i_1_1_settings_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_settings.html" title="stores the settings to be used to initialize a dramSystem object" alt="" coords="5,5,149,32"></map></td></tr>
<tr><td><img src="inherit__graph__14.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1simulation_parameters_map">
<map name="_d_r_a_m_sim_i_i_1_1simulation_parameters_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1simulation_parameters.html" title="the parameters for the simulation, including where the requests come from and how..." alt="" coords="7,5,228,32"></map></td></tr>
<tr><td><img src="inherit__graph__15.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_statistics_map">
<map name="_d_r_a_m_sim_i_i_1_1_statistics_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_statistics.html" title="stores statistics about this memory system, primarily relating to counts of transactions/commands..." alt="" coords="5,5,157,32"></map></td></tr>
<tr><td><img src="inherit__graph__16.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_system_map">
<map name="_d_r_a_m_sim_i_i_1_1_system_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_system.html" title="represents a DRAM system, the memory controller(s) and associated channels" alt="" coords="5,5,147,32"><area shape="rect" href="class_d_r_a_m_sim_i_i_1_1fbd_system.html" title="a specialty type of dramSystem" alt="" coords="196,5,353,32"></map></td></tr>
<tr><td><img src="inherit__graph__17.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_system_configuration_map">
<map name="_d_r_a_m_sim_i_i_1_1_system_configuration_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_system_configuration.html" title="stores the system configuration options for a dramSystem" alt="" coords="5,5,221,32"></map></td></tr>
<tr><td><img src="inherit__graph__18.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_timing_specification_map">
<map name="_d_r_a_m_sim_i_i_1_1_timing_specification_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_timing_specification.html" title="contains all the specs for this channel&#39;s DIMMs" alt="" coords="5,5,213,32"></map></td></tr>
<tr><td><img src="inherit__graph__19.png" border="0" alt="" usemap="#_d_r_a_m_sim_i_i_1_1_transaction_map">
<map name="_d_r_a_m_sim_i_i_1_1_transaction_map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1_transaction.html" title="a request to read or write some portion of memory, atomically" alt="" coords="7,5,169,32"></map></td></tr>
<tr><td><img src="inherit__graph__20.png" border="0" alt="" usemap="#_m5dram_system_map">
<map name="_m5dram_system_map">
<area shape="rect" href="class_m5dram_system.html" title="wrapper class to allow M5 to work with DRAMSimII" alt="" coords="7,5,119,32"></map></td></tr>
</table>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon May 5 00:05:08 2008 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.4 </small></address>
</body>
</html>
