;redcode
;assert 1
	SPL 0, <-92
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	SUB 31, 20
	SLT <-40, 10
	SUB #72, @200
	SPL @42, #901
	DJN 100, 10
	SUB @124, 500
	JMZ -9, @-20
	JMZ -9, @-20
	JMZ -9, @-20
	SPL -310, 202
	SUB 31, 20
	SPL 12, <10
	SUB 0, <-0
	SUB @129, 106
	SUB 12, @10
	SUB 734, 20
	SUB @121, 103
	SUB 180, 200
	SUB 180, 200
	SUB 12, @10
	DJN -1, @-20
	SUB -4, <-20
	SUB 734, 20
	SUB -4, <-20
	SLT 721, -0
	SUB @129, 106
	SUB @129, 106
	SUB @303, @2
	SLT 20, @12
	ADD 210, 60
	ADD #270, <1
	SPL 12, <710
	ADD #270, <0
	ADD #270, 0
	ADD 290, 60
	SPL <124, 500
	ADD 3, @920
	JMP 421, 22
	ADD -3, 920
	ADD 210, 31
	SUB #72, @201
	SUB #72, @200
	SPL 0, <-92
	SLT 721, -0
	SLT <721, 2
	CMP -207, <-120
	MOV -1, <-20
