/*
 * Copyright (c) 2025 Infineon Technologies AG,
 * or an affiliate of Infineon Technologies AG.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/**
 * @brief Clock control driver for Infineon CAT1 MCU family.
 */

#include <infineon_kconfig.h>
#include <zephyr/drivers/clock_control.h>
#include <zephyr/kernel.h>
#include <stdlib.h>

#include <zephyr/drivers/clock_control/clock_control_ifx_cat1.h>
#include <zephyr/dt-bindings/clock/ifx_clock_source_common.h>
#include <zephyr/dt-bindings/clock/ifx_clock_source_boards.h>

#include <cy_sysclk.h>

#define DT_DRV_COMPAT infineon_fixed_clock

struct fixed_rate_clock_config {
	uint32_t rate;
	uint32_t system_clock; /* ifx_cat1_clock_block */
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_hp))
	cy_stc_dpll_hp_config_t dpll_hp_config;
#endif
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp0)) ||                                             \
	DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp1))
	cy_stc_dpll_lp_config_t dpll_lp_config;
#endif
};

__WEAK void ifx_clock_startup_error(uint32_t error)
{
	(void)error; /* Suppress the compiler warning */
	while (1) {
	}
}

#define CY_CFG_SYSCLK_PLL_ERROR 3

#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp0)) ||                                             \
	DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp1))
#if defined(CONFIG_SOC_SERIES_PSC3)
#define DPLL_LP0 SRSS_PLL_250M_0_PATH_NUM
#define DPLL_LP1 SRSS_PLL_250M_1_PATH_NUM
#elif defined(CONFIG_SOC_SERIES_PSE84)
#define DPLL_LP0 SRSS_DPLL_LP_0_PATH_NUM
#define DPLL_LP1 SRSS_DPLL_LP_1_PATH_NUM
#endif
#endif

#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp0)) ||                                             \
	DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp1))
void ifx_clk_dpll_lp_init(uint32_t dpll_lp, cy_stc_dpll_lp_config_t dpll_lp_config)
{
	cy_stc_pll_manual_config_t dpll_config = {
		.lpPllCfg = &dpll_lp_config,
	};

#if !defined(CY_PDL_TZ_ENABLED)
	if (Cy_SysClk_PllIsEnabled(dpll_lp)) {
		return;
	}
#endif

	Cy_SysClk_PllDisable(dpll_lp);
	if (CY_SYSCLK_SUCCESS != Cy_SysClk_PllManualConfigure(dpll_lp, &dpll_config)) {
		ifx_clock_startup_error(CY_CFG_SYSCLK_PLL_ERROR);
	}

#if (defined(CY_IP_MXS22SRSS_VERSION) && defined(CY_IP_MXS22SRSS_VERSION)) &&                      \
	((CY_IP_MXS22SRSS_VERSION == 1) && (CY_IP_MXS22SRSS_VERSION_MINOR == 0))
	/* The workaround for devices with MXS22SRSS block 1.0 */
	uint32_t clkHfMask = Cy_SysClk_ClkHfGetMaskOnPath((cy_en_clkhf_in_sources_t)dpll_lp);

	if (clkHfMask) {
		Cy_SysClk_ClkHfEnableDirectMuxWithMask(clkHfMask, true);
	}
#endif /* ((CY_IP_MXS22SRSS_VERSION == 1) && (CY_IP_MXS22SRSS_VERSION_MINOR == 0)) */

	if (CY_SYSCLK_SUCCESS != Cy_SysClk_PllEnable(dpll_lp, 10000u)) {
		ifx_clock_startup_error(CY_CFG_SYSCLK_PLL_ERROR);
	} else {
		/* The workaround for devices with MXS22SRSS block 1.0 */
#if (defined(CY_IP_MXS22SRSS_VERSION) && defined(CY_IP_MXS22SRSS_VERSION)) &&                      \
	((CY_IP_MXS22SRSS_VERSION == 1) && (CY_IP_MXS22SRSS_VERSION_MINOR == 0))
		Cy_SysLib_DelayUs(SRSS_DPLL_LP_INIT_DELAY_USEC);
		Cy_SysClk_ClkHfEnableDirectMuxWithMask(clkHfMask, false);
#endif /* ((CY_IP_MXS22SRSS_VERSION == 1) && (CY_IP_MXS22SRSS_VERSION_MINOR == 0)) */
	}
}
#endif

#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_hp))
void ifx_clk_dpll_hp0_init(cy_stc_dpll_hp_config_t dpll_hp_config)
{
	cy_stc_pll_manual_config_t dpll_config = {
		.hpPllCfg = &dpll_hp_config,
	};

#if !defined(CY_PDL_TZ_ENABLED)
	if (Cy_SysClk_PllIsEnabled(SRSS_DPLL_HP_0_PATH_NUM)) {
		return;
	}
#endif
	Cy_SysClk_PllDisable(SRSS_DPLL_HP_0_PATH_NUM);
	if (CY_SYSCLK_SUCCESS !=
	    Cy_SysClk_PllManualConfigure(SRSS_DPLL_HP_0_PATH_NUM, &dpll_config)) {
		ifx_clock_startup_error(CY_CFG_SYSCLK_PLL_ERROR);
	}
	if (CY_SYSCLK_SUCCESS != Cy_SysClk_PllEnable(SRSS_DPLL_HP_0_PATH_NUM, 10000u)) {
		ifx_clock_startup_error(CY_CFG_SYSCLK_PLL_ERROR);
	}
}
#endif

static int fixed_rate_clk_init(const struct device *dev)
{
	const struct fixed_rate_clock_config *const config = dev->config;

	switch (config->system_clock) {

	case IFX_IMO:
		break;

	case IFX_FLL:
		break;

	case IFX_IHO:
		Cy_SysClk_IhoEnable();
		break;

	case IFX_PILO:
		Cy_SysClk_PiloEnable();
		break;

#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp0))
	case IFX_DPLL250_0:
#ifdef WA__DRIVERS_21925
		/* Workaround: update DPLL_LP trim values */
		CY_SET_REG32(0x52403218, 0x921F190A); /* DPLL_LP0_TEST3 */
		CY_SET_REG32(0x5240321C, 0x08100000); /* DPLL_LP0_TEST4 */
#endif
		ifx_clk_dpll_lp_init(DPLL_LP0, config->dpll_lp_config);
		SystemCoreClockUpdate();
		break;
#endif

#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp1))
	case IFX_DPLL250_1:
#ifdef WA__DRIVERS_21925
		/* Workaround: update DPLL_LP trim values */
		CY_SET_REG32(0x52403238, 0x921F190A); /* DPLL_LP1_TEST3 */
		CY_SET_REG32(0x5240323C, 0x08100000); /* DPLL_LP1_TEST4 */
#endif
		ifx_clk_dpll_lp_init(DPLL_LP1, config->dpll_lp_config);
		SystemCoreClockUpdate();
		break;
#endif

#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_hp))
	case IFX_DPLL500:
		ifx_clk_dpll_hp0_init(config->dpll_hp_config);
		SystemCoreClockUpdate();
		break;
#endif
	default:
		break;
	}

	return 0;
}

#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_hp))
#define DPLL_HP_INIT(n)                                                                            \
	.dpll_hp_config = {                                                                        \
		.pDiv = DT_INST_PROP_OR(n, div_p, 0),                                              \
		.nDiv = DT_INST_PROP_OR(n, div_n, 0),                                              \
		.kDiv = DT_INST_PROP_OR(n, div_k, 0),                                              \
		.nDivFract = DT_INST_PROP_OR(n, fraction_div, 0),                                  \
		.freqModeSel = ((cy_en_wait_mode_select_t)DT_INST_PROP_OR(n, freq_mode_sel, 0)),   \
		.ivrTrim = 0x8U,                                                                   \
		.clkrSel = 0x1U,                                                                   \
		.alphaCoarse = 0xCU,                                                               \
		.betaCoarse = 0x5U,                                                                \
		.flockThresh = DT_INST_PROP_OR(n, flock_enable_threshold, 0),                      \
		.flockWait = 0x6U,                                                                 \
		.flockLkThres = 0x7U,                                                              \
		.flockLkWait = 0x4U,                                                               \
		.alphaExt = 0x14U,                                                                 \
		.betaExt = DT_INST_PROP_OR(n, lf_beta_value, 0),                                   \
		.lfEn = 0x1U,                                                                      \
		.dcEn = 0x1U,                                                                      \
		.outputMode = CY_SYSCLK_FLLPLL_OUTPUT_AUTO,                                        \
	},
#else
#define DPLL_HP_INIT(n)
#endif

#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp0)) ||                                             \
	DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(dpll_lp1))
#if defined(CONFIG_SOC_SERIES_PSC3)
#define DPLL_LP_INIT(n)                                                                            \
	.dpll_lp_config = {                                                                        \
		.feedbackDiv = DT_INST_PROP_OR(n, feedback_div, 0),                                \
		.referenceDiv = DT_INST_PROP_OR(n, reference_div, 0),                              \
		.outputDiv = DT_INST_PROP_OR(n, output_div, 0),                                    \
		.pllDcoMode = DT_INST_PROP_OR(n, dco_mode_enable, false),                          \
		.outputMode = CY_SYSCLK_FLLPLL_OUTPUT_AUTO,                                        \
		.fracDiv = DT_INST_PROP_OR(n, fraction_div, 0),                                    \
		.fracDitherEn = false,                                                             \
		.fracEn = true,                                                                    \
		.sscgDepth = 0x0U,                                                                 \
		.sscgRate = 0x0U,                                                                  \
		.sscgDitherEn = 0x0U,                                                              \
		.sscgMode = 0x0U,                                                                  \
		.sscgEn = 0x0U,                                                                    \
		.dcoCode = 0x0U,                                                                   \
		.accMode = 0x1U,                                                                   \
		.tdcMode = 0x1U,                                                                   \
		.pllTg = 0x0U,                                                                     \
		.accCntLock = 0x0U,                                                                \
		.kiInt = 0x24U,                                                                    \
		.kpInt = 0x1CU,                                                                    \
		.kiAccInt = 0x23U,                                                                 \
		.kpAccInt = 0x1AU,                                                                 \
		.kiFrac = 0x24U,                                                                   \
		.kpFrac = 0x20U,                                                                   \
		.kiAccFrac = 0x23U,                                                                \
		.kpAccFrac = 0x1AU,                                                                \
		.kiSscg = 0x18U,                                                                   \
		.kpSscg = 0x18U,                                                                   \
		.kiAccSscg = 0x16U,                                                                \
		.kpAccSscg = 0x14U,                                                                \
	},
#elif defined(CONFIG_SOC_SERIES_PSE84)
#define DPLL_LP_INIT(n)                                                                            \
	.dpll_lp_config = {                                                                        \
		.feedbackDiv = DT_INST_PROP_OR(n, feedback_div, 0),                                \
		.referenceDiv = DT_INST_PROP_OR(n, reference_div, 0),                              \
		.outputDiv = DT_INST_PROP_OR(n, output_div, 0),                                    \
		.pllDcoMode = DT_INST_PROP_OR(n, dco_mode_enable, false),                          \
		.outputMode = CY_SYSCLK_FLLPLL_OUTPUT_AUTO,                                        \
		.fracDiv = DT_INST_PROP_OR(n, fraction_div, 0),                                    \
		.fracDitherEn = false,                                                             \
		.fracEn = true,                                                                    \
		.dcoCode = 0xFU,                                                                   \
		.kiInt = 0xAU,                                                                     \
		.kiFrac = 0xBU,                                                                    \
		.kiSscg = 0x7U,                                                                    \
		.kpInt = 0x8U,                                                                     \
		.kpFrac = 0x9U,                                                                    \
		.kpSscg = 0x7U,                                                                    \
	},
#endif
#else
#define DPLL_LP_INIT(n)
#endif

#define FIXED_CLK_INIT(n)                                                                          \
	static const struct fixed_rate_clock_config fixed_rate_clock_config_##n = {                \
		.rate = DT_INST_PROP(n, clock_frequency),                                          \
		.system_clock = DT_INST_PROP(n, system_clock),                                     \
		DPLL_HP_INIT(n) DPLL_LP_INIT(n)};                                                  \
	DEVICE_DT_INST_DEFINE(n, fixed_rate_clk_init, NULL, NULL, &fixed_rate_clock_config_##n,    \
			      PRE_KERNEL_1, CONFIG_CLOCK_CONTROL_INIT_PRIORITY, NULL);

DT_INST_FOREACH_STATUS_OKAY(FIXED_CLK_INIT)
