#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jul 11 19:56:57 2024
# Process ID: 53828
# Current directory: E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1\vivado.jou
# Running On: DESKTOP-1H1RL0L, OS: Windows, CPU Frequency: 3494 MHz, CPU Physical cores: 14, Host memory: 68535 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/im_always_learning/E906_zcu/EGRET_cfg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/im_always_learning/E906_zcu/opene906-main/E906_RTL_FACTORY/gen_rtl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53560
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [G:/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:2468]
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4527]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4528]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4529]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4530]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4531]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4532]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4586]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4587]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:4588]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/fd26/hdl/ila_v6_2_syn_rfs.v:5486]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/common/rtl/BUFGCE.v:40]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE' is here [G:/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1106]
WARNING: [Synth 8-11065] parameter 'TAP2_RESET' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:250]
WARNING: [Synth 8-11065] parameter 'TAP2_START' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:251]
WARNING: [Synth 8-11065] parameter 'TAP2_RW' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:252]
WARNING: [Synth 8-11065] parameter 'TAP2_RS' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:253]
WARNING: [Synth 8-11065] parameter 'TAP2_TRN1' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:254]
WARNING: [Synth 8-11065] parameter 'TAP2_DATA' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:255]
WARNING: [Synth 8-11065] parameter 'TAP2_SYNC' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:256]
WARNING: [Synth 8-11065] parameter 'TAP2_PARITY' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:257]
WARNING: [Synth 8-11065] parameter 'TAP2_TRN2' becomes localparam in 'tdt_dtm_ctrl' with formal parameter declaration list [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:258]
WARNING: [Synth 8-9398] empty port in module declaration [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/soc.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2169.047 ; gain = 403.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_ahblite_axi_bridge_0_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_0_0/synth/design_1_ahblite_axi_bridge_0_0.vhd:113]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: design_1_ahblite_axi_bridge_0_0 - type: string 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AHB_AXI_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahblite_axi_bridge' declared at 'e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4257' bound to instance 'U0' of component 'ahblite_axi_bridge' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_0_0/synth/design_1_ahblite_axi_bridge_0_0.vhd:245]
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_bridge' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_control' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3648]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_control' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3648]
INFO: [Synth 8-638] synthesizing module 'ahb_if' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2506]
INFO: [Synth 8-256] done synthesizing module 'ahb_if' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2506]
INFO: [Synth 8-638] synthesizing module 'ahb_data_counter' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3367]
INFO: [Synth 8-638] synthesizing module 'counter_f' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'ahb_data_counter' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3367]
INFO: [Synth 8-638] synthesizing module 'axi_wchannel' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'axi_wchannel' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:910]
INFO: [Synth 8-638] synthesizing module 'axi_rchannel' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1931]
INFO: [Synth 8-256] done synthesizing module 'axi_rchannel' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1931]
INFO: [Synth 8-638] synthesizing module 'time_out' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'time_out' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_bridge' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
INFO: [Synth 8-256] done synthesizing module 'design_1_ahblite_axi_bridge_0_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_0_0/synth/design_1_ahblite_axi_bridge_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'design_1_ahblite_axi_bridge_1_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_1_0/synth/design_1_ahblite_axi_bridge_1_0.vhd:113]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: design_1_ahblite_axi_bridge_1_0 - type: string 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AHB_AXI_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahblite_axi_bridge' declared at 'e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4257' bound to instance 'U0' of component 'ahblite_axi_bridge' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_1_0/synth/design_1_ahblite_axi_bridge_1_0.vhd:245]
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_bridge__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_bridge__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
INFO: [Synth 8-256] done synthesizing module 'design_1_ahblite_axi_bridge_1_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_1_0/synth/design_1_ahblite_axi_bridge_1_0.vhd:113]
INFO: [Synth 8-6157] synthesizing module 'design_1_EGRET_cfg_0_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_EGRET_cfg_0_0/synth/design_1_EGRET_cfg_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'EGRET_cfg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/228e/EGRET_cfg.v:3]
INFO: [Synth 8-6157] synthesizing module 'EGRET_CFG_axi' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/228e/EGRET_CFG_axi.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EGRET_CFG_axi' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/228e/EGRET_CFG_axi.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EGRET_cfg' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/228e/EGRET_cfg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_EGRET_cfg_0_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_EGRET_cfg_0_0/synth/design_1_EGRET_cfg_0_0.v:53]
WARNING: [Synth 8-7071] port 'egret_led' of module 'design_1_EGRET_cfg_0_0' is unconnected for instance 'axi2rst_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:316]
WARNING: [Synth 8-7071] port 'egret_rw' of module 'design_1_EGRET_cfg_0_0' is unconnected for instance 'axi2rst_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:316]
WARNING: [Synth 8-7071] port 'egret_version' of module 'design_1_EGRET_cfg_0_0' is unconnected for instance 'axi2rst_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:316]
WARNING: [Synth 8-7071] port 'egret_validation' of module 'design_1_EGRET_cfg_0_0' is unconnected for instance 'axi2rst_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:316]
WARNING: [Synth 8-7023] instance 'axi2rst_0' of module 'design_1_EGRET_cfg_0_0' has 26 connections declared, but only 22 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:316]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:2073]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:2073]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_top' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_w_upsizer' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_w_upsizer' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_top' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:2942]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:2942]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 76 connections declared, but only 74 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:2942]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:2647]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_mmu_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_s00_mmu_0/synth/design_1_s00_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_25_top' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:556]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_25_addr_decoder' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_25_addr_decoder' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_25_decerr_slave' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:362]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_25_decerr_slave' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:200]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized8' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized8' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized9' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized9' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized10' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized10' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'register_slice_inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
WARNING: [Synth 8-7023] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_25_top' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:556]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_mmu_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_s00_mmu_0/synth/design_1_s00_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:3019]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:3314]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:3314]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 76 connections declared, but only 74 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:3314]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:3019]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_mmu_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_s01_mmu_0/synth/design_1_s01_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_25_top__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:556]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_25_addr_decoder__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_25_addr_decoder__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:62]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'register_slice_inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
WARNING: [Synth 8-7023] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_25_top__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/182d/hdl/axi_mmu_v2_1_vl_rfs.v:556]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_mmu_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_s01_mmu_0/synth/design_1_s01_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized2' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized11' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized11' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized12' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized12' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized13' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized13' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized14' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized14' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized2' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:1686]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:1686]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:1686]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:1686]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 74 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:1686]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:1763]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:2345]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_aw_channel' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_cmd_translator' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wrap_cmd' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wrap_cmd' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_cmd_translator' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_aw_channel' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_b_channel' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_b_channel' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_ar_channel' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_ar_channel' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_r_channel' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized15' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized16' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:518]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3211]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_12_ila' has 1033 connections declared, but only 1027 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:3211]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_1_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'G:/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_1_0' (0#1) [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:522]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'design_1_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:522]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/ifu/rtl/pa_ifu_icache.v:781]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/ifu/rtl/pa_ifu_icache.v:911]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/ifu/rtl/pa_ifu_icache.v:1035]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/ifu/rtl/pa_ifu_bht.v:414]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/ifu/rtl/pa_ifu_bht.v:462]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_gpr.v:2016]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_gpr.v:2093]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_gpr.v:2170]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_gpr.v:2243]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_split.v:171]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_fpr.v:1291]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_fpr.v:1365]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_fpr.v:1439]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/pa_iu_alu.v:234]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/pa_iu_div.v:419]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/pa_iu_div_shift2_kernel.v:141]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/pa_iu_div_shift2_kernel.v:162]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/pa_iu_bju.v:408]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/booth_code_33_bit.v:48]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/booth_code_33_bit.v:66]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/booth_code_33_bit.v:83]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_ag.v:1174]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_ag.v:1297]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_lm.v:91]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_ncb.v:628]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_ncb.v:703]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_ncb.v:792]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_stb_entry.v:525]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_vb.v:353]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_vb_entry.v:274]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_top.v:1953]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/cp0/rtl/pa_cp0_special.v:250]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/cp0/rtl/pa_cp0_srst.v:115]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/falu/rtl/pa_fadd_single.v:640]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/falu/rtl/pa_fadd_single.v:979]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fmau/rtl/booth_code_25_bit.v:48]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fmau/rtl/booth_code_25_bit.v:66]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fmau/rtl/booth_code_25_bit.v:83]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fmau/rtl/pa_fmau_lza_single.v:88]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fdsu/rtl/pa_fdsu_ff1.v:39]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fdsu/rtl/pa_fdsu_ff1.v:101]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fdsu/rtl/pa_fdsu_srt_single.v:684]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fdsu/rtl/pa_fdsu_srt_single.v:757]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fdsu/rtl/pa_fdsu_round_single.v:424]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fdsu/rtl/pa_fdsu_pack_single.v:135]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/fdsu/rtl/pa_fdsu_pack_single.v:214]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/pmp/rtl/pa_pmp_enc.v:274]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/pmp/rtl/pa_pmp_enc.v:295]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/dtu/rtl/pa_dtu_mcontrol_0.v:778]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/dtu/rtl/pa_dtu_mcontrol_0.v:844]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/dtu/rtl/pa_dtu_mcontrol_1.v:778]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/dtu/rtl/pa_dtu_mcontrol_1.v:844]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/dtu/rtl/pa_dtu_mcontrol_2.v:778]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/dtu/rtl/pa_dtu_mcontrol_2.v:844]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/dtu/rtl/pa_dtu_cdc.v:367]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/dtu/rtl/pa_dtu_cdc.v:494]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tcipif/rtl/pa_tcipif_dummy_bus.v:123]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/tdt/rtl/debug/tdt_dtm_ctrl.v:135]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/ahb/ahb_fifo.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/apb/apb_bridge.v:213]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/pmu/pmu.v:386]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/uart/uart_baud_gen.v:113]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/uart/uart_ctrl.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/timer/timer.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/smpu/smpu_top.v:90]
INFO: [Synth 8-226] default block is never used [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic_top.v:87]
WARNING: [Synth 8-308] ignoring empty port [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/soc.v:56]
WARNING: [Synth 8-7023] instance 'inst' of module 'soc' has 36 connections declared, but only 35 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_soc_e906_0_0/synth/design_1_soc_e906_0_0.v:156]
WARNING: [Synth 8-7071] port 'b_pad_gpio_porta' of module 'design_1_soc_e906_0_0' is unconnected for instance 'soc_e906_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:529]
WARNING: [Synth 8-7071] port 'o_pad_jtg_tdo' of module 'design_1_soc_e906_0_0' is unconnected for instance 'soc_e906_0' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:529]
WARNING: [Synth 8-7023] instance 'soc_e906_0' of module 'design_1_soc_e906_0_0' has 35 connections declared, but only 33 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:529]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:563]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.v:290]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:105]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3251]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3251]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3251]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3251]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3251]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3251]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_12_ila' has 1033 connections declared, but only 1027 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:3251]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:589]
WARNING: [Synth 8-7071] port 'dout' of module 'design_1_xlconstant_2_0' is unconnected for instance 'xlconstant_2' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:589]
WARNING: [Synth 8-7023] instance 'xlconstant_2' of module 'design_1_xlconstant_2_0' has 1 connections declared, but only 0 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:589]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4653]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4654]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4666]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4667]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3843]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 81 given [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:591]
WARNING: [Synth 8-6014] Unused sequential element S_AHB_HBURST_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2723]
WARNING: [Synth 8-6014] Unused sequential element next_wr_strobe_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1214]
WARNING: [Synth 8-6014] Unused sequential element rdata_placed_on_ahb_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/a50c/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2184]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/228e/EGRET_CFG_axi.v:190]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/228e/EGRET_CFG_axi.v:191]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity design_1_ila_0_0 does not have driver. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.v:100]
WARNING: [Synth 8-6014] Unused sequential element dp_ex1_src3_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_dp.v:1044]
WARNING: [Synth 8-6014] Unused sequential element dp_ex1_smal_vld_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/idu/rtl/pa_idu_dp.v:1076]
WARNING: [Synth 8-6014] Unused sequential element iu_ex2_ex1_ov_flag_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/pa_iu_ctrl.v:536]
WARNING: [Synth 8-6014] Unused sequential element rbus_wb_wb0_fpu_vld_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/rtu/rtl/pa_rtu_rbus.v:329]
WARNING: [Synth 8-3848] Net corec_pmu_sleep_out in module/entity cpu_sub_system_ahb does not have driver. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/cpu_sub_system_ahb.v:103]
WARNING: [Synth 8-6014] Unused sequential element tap2_cur_st_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/tap2_sm.v:95]
WARNING: [Synth 8-6014] Unused sequential element tap2_rst_cnt_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/tap2_sm.v:109]
WARNING: [Synth 8-6014] Unused sequential element sm2_read_vld_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/tap2_sm.v:206]
WARNING: [Synth 8-6014] Unused sequential element sm2_rs_counter_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/tap2_sm.v:229]
WARNING: [Synth 8-6014] Unused sequential element sm2_rs_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/tap2_sm.v:239]
WARNING: [Synth 8-6014] Unused sequential element sm2_data_counter_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/tap2_sm.v:257]
WARNING: [Synth 8-7137] Register counter_load_reg in module pmu has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/pmu/pmu.v:207]
WARNING: [Synth 8-6014] Unused sequential element input_clkratio_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/fpga_clk_gen.v:71]
WARNING: [Synth 8-6014] Unused sequential element arb_int_ack_ff_reg was removed.  [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic_top.v:129]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_f60c_ila_lib_0 does not have driver. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.v:140]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/bd_f60c.v:105]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst'. This will prevent further optimization [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.v:290]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:342]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1362]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1363]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1364]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1365]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'soc_e906_0'. This will prevent further optimization [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:529]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'design_1_i'. This will prevent further optimization [E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:21]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/synth/design_1.v:518]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 3077.879 ; gain = 1312.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 3077.879 ; gain = 1312.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 3077.879 ; gain = 1312.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3077.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 367 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.srcs/constrs_1/new/1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.srcs/constrs_1/new/1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3162.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 232 instances
  CFGLUT5 => SRLC32E: 32 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.492 . Memory (MB): peak = 3162.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:01:16 . Memory (MB): peak = 3162.289 ; gain = 1396.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:01:16 . Memory (MB): peak = 3162.289 ; gain = 1396.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0/inst. (constraint file  E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc, line 72).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0/inst/ila_lib/inst. (constraint file  E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_1/U0. (constraint file  E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst. (constraint file  E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0/inst. (constraint file  E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ahblite_axi_bridge_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ahblite_axi_bridge_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi2rst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s01_mmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/soc_e906_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:01:16 . Memory (MB): peak = 3162.289 ; gain = 1396.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch ila_v6_2_12_ila
Is not a child genome
got a mismatch ila_v6_2_12_ila_core
got a mismatch ila_v6_2_12_ila_register
Is not a child genome
got a mismatch ila_v6_2_12_ila_trigger
got a mismatch ltlib_v1_0_0_match
got a mismatch ltlib_v1_0_0_allx_typeA
got a mismatch ltlib_v1_0_0_all_typeA
got a mismatch ila_v6_2_12_ila_trig_match
got a mismatch ltlib_v1_0_0_match__parameterized0
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized0
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized1
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized1
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized2
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized2
got a mismatch ltlib_v1_0_0_all_typeA__parameterized1
got a mismatch ltlib_v1_0_0_match__parameterized0
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized0
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized3
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized3
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized3
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized3
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized2
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized2
got a mismatch ltlib_v1_0_0_all_typeA__parameterized1
got a mismatch ltlib_v1_0_0_match__parameterized2
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized2
got a mismatch ltlib_v1_0_0_all_typeA__parameterized1
got a mismatch ltlib_v1_0_0_match__parameterized4
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized4
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized3
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized3
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized1
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized1
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized0
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized0
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized1
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized1
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized2
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized2
got a mismatch ltlib_v1_0_0_all_typeA__parameterized1
got a mismatch ltlib_v1_0_0_match__parameterized0
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized0
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized3
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized3
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized3
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized3
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized2
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized2
got a mismatch ltlib_v1_0_0_all_typeA__parameterized1
got a mismatch ltlib_v1_0_0_match__parameterized2
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized2
got a mismatch ltlib_v1_0_0_all_typeA__parameterized1
got a mismatch ltlib_v1_0_0_match__parameterized4
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized4
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized3
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized3
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ltlib_v1_0_0_match__parameterized1
got a mismatch ltlib_v1_0_0_allx_typeA__parameterized1
got a mismatch ltlib_v1_0_0_all_typeA__parameterized0
got a mismatch ila_v6_2_12_ila_cap_ctrl_legacy
got a mismatch ila_v6_2_12_ila_cap_addrgen
got a mismatch ila_v6_2_12_ila_cap_sample_counter
got a mismatch ltlib_v1_0_0_match_nodelay
got a mismatch ltlib_v1_0_0_allx_typeA_nodelay
got a mismatch ltlib_v1_0_0_all_typeA__parameterized2
got a mismatch ila_v6_2_12_ila_cap_window_counter
got a mismatch ltlib_v1_0_0_match_nodelay
got a mismatch ltlib_v1_0_0_allx_typeA_nodelay
got a mismatch ltlib_v1_0_0_all_typeA__parameterized2
got a mismatch ltlib_v1_0_0_match_nodelay
got a mismatch ltlib_v1_0_0_allx_typeA_nodelay
got a mismatch ltlib_v1_0_0_all_typeA__parameterized2
got a mismatch ila_v6_2_12_ila_trace_memory
got a mismatch blk_mem_gen_v8_4_5
got a mismatch blk_mem_gen_v8_4_5_synth
got a mismatch blk_mem_gen_v8_4_5_blk_mem_gen_top
got a mismatch blk_mem_gen_v8_4_5_blk_mem_input_block
got a mismatch blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr
got a mismatch blk_mem_gen_v8_4_5_blk_mem_gen_prim_width
got a mismatch blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper
got a mismatch blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0
got a mismatch blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0
got a mismatch blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized24
got a mismatch blk_mem_gen_v8_4_5_blk_mem_output_block
got a mismatch ltlib_v1_0_0_generic_memrd
got a mismatch ltlib_v1_0_0_generic_mux
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3162.289 ; gain = 1396.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:12 ; elapsed = 00:01:21 . Memory (MB): peak = 3162.289 ; gain = 1396.848
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ctl_sm_cs_reg' in module 'ahblite_axi_control'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_25_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_25_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_25_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_25_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_25_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_28_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'ref_cur_st_reg' in module 'pa_ifu_icache'
INFO: [Synth 8-802] inferred FSM for state register 'inv_cur_st_reg' in module 'pa_ifu_icache'
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'pa_ifu_ifetch'
INFO: [Synth 8-802] inferred FSM for state register 'abort_cur_st_reg' in module 'pa_ifu_ifetch'
INFO: [Synth 8-802] inferred FSM for state register 'bht_inv_cur_st_reg' in module 'pa_ifu_bht'
INFO: [Synth 8-802] inferred FSM for state register 'bht_ref_cur_st_reg' in module 'pa_ifu_bht'
INFO: [Synth 8-802] inferred FSM for state register 'ras_cur_st_reg' in module 'pa_ifu_id_pred'
INFO: [Synth 8-802] inferred FSM for state register 'vec_cur_state_reg' in module 'pa_ifu_vec'
INFO: [Synth 8-802] inferred FSM for state register 'reg_cur_st_reg' in module 'pa_idu_reg32'
INFO: [Synth 8-802] inferred FSM for state register 'reg_cur_st_reg' in module 'pa_idu_reg_sp'
INFO: [Synth 8-802] inferred FSM for state register 'reg_cur_st_reg' in module 'pa_idu_reg32_high'
INFO: [Synth 8-802] inferred FSM for state register 'split_cur_state_reg' in module 'pa_idu_split'
INFO: [Synth 8-802] inferred FSM for state register 'sp_wb_st_reg' in module 'pa_idu_hs'
INFO: [Synth 8-802] inferred FSM for state register 'ipop_cur_st_reg' in module 'pa_idu_hs'
INFO: [Synth 8-802] inferred FSM for state register 'reg_cur_st_reg' in module 'pa_idu_reg'
INFO: [Synth 8-802] inferred FSM for state register 'div_cur_state_reg' in module 'pa_iu_div'
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ex2_wb_res_0_reg' and it is trimmed from '36' to '32' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/pa_iu_mul.v:240]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ex2_wb_res_1_reg' and it is trimmed from '36' to '32' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/iu/rtl/pa_iu_mul.v:241]
INFO: [Synth 8-802] inferred FSM for state register 'pmp_cur_state_reg' in module 'pa_lsu_ag'
INFO: [Synth 8-802] inferred FSM for state register 'split_cur_state_reg' in module 'pa_lsu_ag'
INFO: [Synth 8-802] inferred FSM for state register 'nc_cur_state_reg' in module 'pa_lsu_ncb'
INFO: [Synth 8-802] inferred FSM for state register 'dc_cur_state_reg' in module 'pa_lsu_dc'
INFO: [Synth 8-802] inferred FSM for state register 'icc_cur_state_reg' in module 'pa_lsu_icc'
INFO: [Synth 8-802] inferred FSM for state register 'lfb_cur_state_reg' in module 'pa_lsu_lfb'
INFO: [Synth 8-802] inferred FSM for state register 'ref_cur_state_reg' in module 'pa_lsu_lfb'
WARNING: [Synth 8-3936] Found unconnected internal register 'replace_tag_reg' and it is trimmed from '22' to '19' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_rdl.v:399]
INFO: [Synth 8-802] inferred FSM for state register 'rdl_cur_state_reg' in module 'pa_lsu_rdl'
WARNING: [Synth 8-3936] Found unconnected internal register 'stb_entry_shift_reg' and it is trimmed from '3' to '2' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_stb_entry.v:449]
INFO: [Synth 8-802] inferred FSM for state register 'stb_cur_state_reg' in module 'pa_lsu_stb_entry'
INFO: [Synth 8-802] inferred FSM for state register 'wb_cur_state_reg' in module 'pa_lsu_stb'
INFO: [Synth 8-802] inferred FSM for state register 'vb_cur_state_reg' in module 'pa_lsu_vb_entry'
INFO: [Synth 8-802] inferred FSM for state register 'wb_cur_state_reg' in module 'pa_lsu_vb'
INFO: [Synth 8-802] inferred FSM for state register 'dahbif_cur_state_reg' in module 'pa_lsu_dahbif'
INFO: [Synth 8-802] inferred FSM for state register 'dt_cur_state_reg' in module 'pa_lsu_dtif'
INFO: [Synth 8-802] inferred FSM for state register 'rst_cache_inv_reg' in module 'pa_cp0_ext_csr'
INFO: [Synth 8-802] inferred FSM for state register 'rst_icache_inv_reg' in module 'pa_cp0_ext_csr'
INFO: [Synth 8-802] inferred FSM for state register 'rst_bht_inv_reg' in module 'pa_cp0_ext_csr'
INFO: [Synth 8-802] inferred FSM for state register 'rst_dcache_inv_reg' in module 'pa_cp0_ext_csr'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'pa_cp0_special'
INFO: [Synth 8-802] inferred FSM for state register 'spec_cur_state_reg' in module 'pa_cp0_special'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'pa_cp0_srst'
INFO: [Synth 8-802] inferred FSM for state register 'dbg_stall_cur_state_reg' in module 'pa_rtu_retire'
INFO: [Synth 8-802] inferred FSM for state register 'flush_cur_state_reg' in module 'pa_rtu_retire'
INFO: [Synth 8-802] inferred FSM for state register 'lockup_cur_st_reg' in module 'pa_rtu_lockup'
INFO: [Synth 8-802] inferred FSM for state register 'fdsu_cur_state_reg' in module 'pa_fdsu_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'wb_cur_state_reg' in module 'pa_fdsu_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'bmu_cur_state_reg' in module 'pa_bmu_bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'bmu_cur_state_reg' in module 'pa_bmu_dbus_if'
INFO: [Synth 8-802] inferred FSM for state register 'ahblif_cur_state_reg' in module 'pa_ahbl_if_fo'
INFO: [Synth 8-802] inferred FSM for state register 'lock_cur_state_reg' in module 'pa_ahbl_if_fo'
INFO: [Synth 8-802] inferred FSM for state register 'ahblif_cur_state_reg' in module 'pa_ahbl_if'
INFO: [Synth 8-802] inferred FSM for state register 'lock_cur_state_reg' in module 'pa_ahbl_if'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'pa_dtu_cdc'
INFO: [Synth 8-802] inferred FSM for state register 'regacc_cur_state_reg' in module 'tdt_dm'
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'tdt_apb_master'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'apb_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'pmu'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'uart_trans'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ctl_idle |                          0000001 |                              000
                ctl_addr |                          0000010 |                              001
               ctl_write |                          0000100 |                              010
               ctl_bresp |                          0001000 |                              101
           ctl_bresp_err |                          0010000 |                              110
                ctl_read |                          0100000 |                              011
            ctl_read_err |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctl_sm_cs_reg' using encoding 'one-hot' in module 'ahblite_axi_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_25_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_25_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_25_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_25_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_25_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_28_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
INFO: [Synth 8-6904] The RAM "fpga_ram:/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga_ram__parameterized0:/mem_reg" of size (depth=2048 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                INV_IDLE |                             0001 |                               00
                INV_READ |                             0010 |                               01
                INV_FLOP |                             0100 |                               11
                INV_WRTE |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inv_cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     REQ |                             0010 |                               01
                     WFC |                             0100 |                               10
                     RFL |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ref_cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              001
                    WFG1 |                            00010 |                              010
                    WFD1 |                            00100 |                              011
                WFD1WFG2 |                            01000 |                              000
                WFD1WFD2 |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_ifetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              ABORT_IDLE |                               00 |                               00
              ABORT_VLD1 |                               01 |                               10
              ABORT_VLD2 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'abort_cur_st_reg' using encoding 'sequential' in module 'pa_ifu_ifetch'
INFO: [Synth 8-6904] The RAM "fpga_ram__parameterized1:/mem_reg" of size (depth=512 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            BHT_INV_IDLE |                              001 |                               00
            BHT_INV_WRTE |                              010 |                               10
            BHT_INV_READ |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_inv_cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_bht'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            BHT_REF_IDLE |                             0001 |                               00
            BHT_REF_READ |                             0010 |                               01
            BHT_REF_WRTE |                             0100 |                               10
             BHT_REF_UPD |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_ref_cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_bht'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RAS_IDLE |                               00 |                               00
                 RAS_RET |                               01 |                               01
                RAS_JALR |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ras_cur_st_reg' using encoding 'sequential' in module 'pa_ifu_id_pred'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                      00000000001 |                             0001
                 WARM_UP |                      00000000010 |                             1001
                    HALT |                      00000000100 |                             1010
                    IDLE |                      00000001000 |                             0000
                VEC_PREP |                      00000010000 |                             0100
                 VEC_PCG |                      00000100000 |                             1100
                 VEC_REQ |                      00001000000 |                             0101
                 VEC_WFC |                      00010000000 |                             0110
                 VEC_ERR |                      00100000000 |                             1000
                VEC_CMPT |                      01000000000 |                             0111
                 PC_LOAD |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vec_cur_state_reg' using encoding 'one-hot' in module 'pa_ifu_vec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               BUSY_DIV1 |                               01 |                              011
               BUSY_LSU1 |                               10 |                              010
               BUSY_LSU2 |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_cur_st_reg' using encoding 'sequential' in module 'pa_idu_reg32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               BUSY_DIV1 |                               01 |                              011
               BUSY_LSU1 |                               10 |                              010
               BUSY_LSU2 |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_cur_st_reg' using encoding 'sequential' in module 'pa_idu_reg_sp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               BUSY_DIV1 |                               01 |                              011
               BUSY_LSU1 |                               10 |                              010
               BUSY_LSU2 |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_cur_st_reg' using encoding 'sequential' in module 'pa_idu_reg32_high'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              111
                 FENCE_1 |                              001 |                              000
                  AMO_LD |                              010 |                              010
                 AMO_ALU |                              011 |                              011
                  AMO_ST |                              100 |                              100
                 AMO_MOV |                              101 |                              101
                    LLSC |                              110 |                              001
                 FENCE_2 |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'split_cur_state_reg' using encoding 'sequential' in module 'pa_idu_split'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IPOP_IDLE |                              000 |                              000
               IPOP_TAIL |                              001 |                              111
                  LD_GPR |                              010 |                              001
               LD_MCAUSE |                              011 |                              010
                 LD_MEPC |                              100 |                              011
                  ADD_SP |                              101 |                              100
                IPOP_RTE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ipop_cur_st_reg' using encoding 'sequential' in module 'pa_idu_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SP_IDLE |                               00 |                               00
                  SP_WB2 |                               01 |                               11
                  SP_WB1 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sp_wb_st_reg' using encoding 'sequential' in module 'pa_idu_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   BUSY1 |                               01 |                              001
               BUSY_LSU1 |                               10 |                              010
               BUSY_LSU2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_cur_st_reg' using encoding 'sequential' in module 'pa_idu_reg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    WFWB |                            00010 |                              100
                    WFI2 |                            00100 |                              001
                    ITER |                            01000 |                              010
                   CMPLT |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'div_cur_state_reg' using encoding 'one-hot' in module 'pa_iu_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PMP_IDLE |                               00 |                               00
               PMP_SPLIT |                               01 |                               11
                PMP_LAST |                               10 |                               10
               PMP_STALL |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pmp_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_ag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_FIRST |                            00001 |                              000
                  S_SECD |                            00010 |                              001
                 S_THIRD |                            00100 |                              010
                S_FOURTH |                            01000 |                              011
                 S_ABORT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'split_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_ag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NC_REQ |                             0001 |                               00
                  NC_WFG |                             0010 |                               01
                  NC_WFC |                             0100 |                               10
                  NC_ERR |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nc_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_ncb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     DCS |                            00010 |                              001
                     FRZ |                            00100 |                              010
                   REPLY |                            01000 |                              011
                     WFC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dc_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ICC_IDLE |                      00000000001 |                             0000
             ICC_INV_ALL |                      00000000010 |                             1001
              ICC_TAG_RD |                      00000000100 |                             0001
             ICC_TAG_WEN |                      00000001000 |                             0010
               ICC_CHECK |                      00000010000 |                             0100
             ICC_WFVB_W0 |                      00000100000 |                             0101
             ICC_DATA_W0 |                      00001000000 |                             0110
             ICC_WFVB_W1 |                      00010000000 |                             0111
             ICC_DATA_W1 |                      00100000000 |                             1000
              ICC_TAG_WT |                      01000000000 |                             0011
              ICC_CLR_VB |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icc_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_icc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                REF_IDLE |                             0000 |                             1000
               REF_FIRST |                             0001 |                             0000
               REF_SECND |                             0010 |                             0001
               REF_THIRD |                             0011 |                             0010
                REF_FOUR |                             0100 |                             0011
                REF_FIVE |                             0101 |                             0100
                 REF_SIX |                             0110 |                             0101
               REF_SEVEN |                             0111 |                             0110
                 REF_ERR |                             1000 |                             1001
               REF_EIGHT |                             1001 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ref_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_lfb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LFB_IDLE |                          0000001 |                              000
                LFB_WRDL |                          0000010 |                              101
                 LFB_RDL |                          0000100 |                              001
                 LFB_REQ |                          0001000 |                              010
                 LFB_WFC |                          0010000 |                              011
                LFB_WFC2 |                          0100000 |                              110
                 LFB_REF |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lfb_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_lfb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RDL_IDLE |                              000 |                              000
              RDL_TAG_RD |                              001 |                              100
              RDL_TAG_WT |                              010 |                              101
               RDL_CHECK |                              011 |                              001
                RDL_DATA |                              100 |                              010
                RDL_LAST |                              101 |                              011
                 RDL_INV |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdl_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_rdl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STB_IDLE |                              000 |                             0000
                 STB_RDL |                              001 |                             0100
                STB_WRDL |                              010 |                             0101
                STB_WLFB |                              011 |                             0001
                 STB_WFD |                              100 |                             0110
                 STB_WCA |                              101 |                             0010
                STB_WBUS |                              110 |                             1000
                 STB_WFC |                              111 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stb_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_stb_entry'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WB_IDLE |                               00 |                               00
                  WB_WFG |                               01 |                               01
                  WB_WFC |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_stb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 VB_IDLE |                            00001 |                              000
                  VB_RFC |                            00010 |                              001
                  VB_RDY |                            00100 |                              010
                   VB_WB |                            01000 |                              100
                  VB_WFC |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vb_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_vb_entry'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WB_IDLE |                               00 |                               01
                  WB_WFG |                               01 |                               10
                  WB_WFC |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_vb'
INFO: [Synth 8-6904] The RAM "fpga_ram__parameterized2:/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     REQ |                               00 |                               00
                     WFG |                               01 |                               01
                     WFC |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dahbif_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_dahbif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                ADDR_CHK |                              001 |                              001
               WAIT_PIPE |                              010 |                              100
               WAIT_DATA |                              011 |                              011
                DATA_CHK |                              100 |                              010
              WAIT_CMPLT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dt_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_dtif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_icache_inv_reg' using encoding 'one-hot' in module 'pa_cp0_ext_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_bht_inv_reg' using encoding 'one-hot' in module 'pa_cp0_ext_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_dcache_inv_reg' using encoding 'one-hot' in module 'pa_cp0_ext_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                                0 |                               00
                 RST_WFC |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_cache_inv_reg' using encoding 'sequential' in module 'pa_cp0_ext_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WFACK |                               01 |                               01
                  WFCPLT |                               10 |                               11
                    CPLT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'pa_cp0_special'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               SPEC_IDLE |                            00001 |                              000
               SPEC_CDCA |                            00010 |                              010
               SPEC_IICA |                            00100 |                              011
               SPEC_FENC |                            01000 |                              001
              SPEC_CMPLT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spec_cur_state_reg' using encoding 'one-hot' in module 'pa_cp0_special'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   WFACK |                             0010 |                               01
                  WFCPLT |                             0100 |                               10
                   WFRST |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'pa_cp0_srst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FLUSH_IDLE |                              000 |                              000
                FLUSH_FE |                              001 |                              101
              FLUSH_WAIT |                              010 |                              100
                FLUSH_BE |                              011 |                              110
             FLUSH_FE_BE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flush_cur_state_reg' using encoding 'sequential' in module 'pa_rtu_retire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STALL_IDLE |                              001 |                               00
               STALL_SET |                              010 |                               01
            STALL_RETIRE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dbg_stall_cur_state_reg' using encoding 'one-hot' in module 'pa_rtu_retire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    WFLU |                            00010 |                              001
                    LKUP |                            00100 |                              010
                   LKDBG |                            01000 |                              101
                   LKNMI |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lockup_cur_st_reg' using encoding 'one-hot' in module 'pa_rtu_lockup'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WB_IDLE |                              001 |                               00
                  WB_EX2 |                              010 |                               10
                WB_CMPLT |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_cur_state_reg' using encoding 'one-hot' in module 'pa_fdsu_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    ITER |                              001 |                              010
                     RND |                              010 |                              011
                    PACK |                              011 |                              100
                    WFWB |                              100 |                              101
                    WFI2 |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fdsu_cur_state_reg' using encoding 'sequential' in module 'pa_fdsu_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     REQ |                               00 |                               00
                     WFG |                               01 |                               01
                     WFD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bmu_cur_state_reg' using encoding 'sequential' in module 'pa_bmu_bus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     REQ |                              001 |                               00
                     WFG |                              010 |                               11
                     WFD |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bmu_cur_state_reg' using encoding 'one-hot' in module 'pa_bmu_dbus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOCK_IDLE |                                0 |                               00
                LOCK_WFC |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lock_cur_state_reg' using encoding 'sequential' in module 'pa_ahbl_if_fo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     WFG |                            00010 |                              010
                     WFD |                            00100 |                              001
                  ERROR1 |                            01000 |                              110
                  ERROR2 |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahblif_cur_state_reg' using encoding 'one-hot' in module 'pa_ahbl_if_fo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOCK_IDLE |                              001 |                               00
                LOCK_WFS |                              010 |                               01
                LOCK_WFC |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lock_cur_state_reg' using encoding 'one-hot' in module 'pa_ahbl_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     WFG |                            00010 |                              010
                     WFD |                            00100 |                              001
                  ERROR1 |                            01000 |                              110
                  ERROR2 |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahblif_cur_state_reg' using encoding 'one-hot' in module 'pa_ahbl_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   PULSE |                             0010 |                               01
              HAVE_RESET |                             0100 |                               10
                 PENDING |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'pa_dtu_cdc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             REGACC_IDLE |                             0000 |                             0000
            REGACC_WDSC0 |                             0001 |                             0001
         REGACC_DSC0_2_G |                             0010 |                             0101
         REGACC_G_2_DSC0 |                             0011 |                             0110
        REGACC_X6_2_DSC1 |                             0100 |                             0011
        REGACC_DSC0_2_X6 |                             0101 |                             1010
           REGACC_X6_2_C |                             0110 |                             1000
           REGACC_C_2_X6 |                             0111 |                             0111
        REGACC_X6_2_DSC0 |                             1000 |                             1001
        REGACC_DSC1_2_X6 |                             1001 |                             0100
            REGACC_RDSC0 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regacc_cur_state_reg' using encoding 'sequential' in module 'tdt_dm'
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_af_latch_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/common/rtl/BUFGCE.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               APB_SETUP |                               01 |                               01
              APB_ACCESS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'sequential' in module 'tdt_apb_master'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "soc_fpga_ram:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                R_SELECT |                              001 |                              011
                  ENABLE |                              010 |                              100
                   LATCH |                              011 |                              001
                W_SELECT |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'apb_bridge'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/pmu/pmu.v:391]
WARNING: [Synth 8-327] inferring latch for variable 'pmu_apb_prdata_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/pmu/pmu.v:225]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                   START |                            00010 |                            00010
                    DATA |                            00100 |                            00100
                  PARITY |                            01000 |                            01000
                    STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'uart_trans'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
                    DATA |                           000100 |                           000100
                  PARITY |                           001000 |                           001000
                    STOP |                           010000 |                           010000
               CLECT_SIG |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'uart_receive'
WARNING: [Synth 8-327] inferring latch for variable 'prdata_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/fpga_clk_gen.v:82]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:01:37 . Memory (MB): peak = 3162.289 ; gain = 1396.848
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "decd_sync_func" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decd_sync_func" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decd_cache_func" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fpu_fwd_sel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_fwd_sel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_issue0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_fwd_sel2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_fwd_sel1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ipop_split_func" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipush_split_func" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "int_clr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_issue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_src2_reg_reg[5]' (FDE) to 'x_pa_idu_dp/dp_ex1_src2_sel_reg'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_src2_sel_reg' (FDE) to 'x_pa_idu_dp/dp_ex1_mul_high_sel_reg'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_mul_high_sel_reg' (FDE) to 'x_pa_idu_dp/dp_ex1_rd_pair_reg'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_rd_pair_reg' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[8]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_ex_st_rs2_vld_reg' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[8]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[8]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[10]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[11]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[11]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[12]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[12]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[13]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[13]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[14]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[14]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[15]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[15]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[16]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[16]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[17]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[17]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[18]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[18]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_idu_dp/\dp_ex1_func_reg[19] )
WARNING: [Synth 8-3936] Found unconnected internal register 'x_pa_lsu_wb_entry_0/wb_entry_shift_reg' and it is trimmed from '3' to '2' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_wb_entry.v:276]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_pa_lsu_wb_entry_1/wb_entry_shift_reg' and it is trimmed from '3' to '2' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/lsu/rtl/pa_lsu_wb_entry.v:276]
INFO: [Synth 8-5544] ROM "x_pa_lsu_stb_entry_0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_pa_lsu_stb_entry_1/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram3/mem_reg was removed. 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[0].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[1].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[2].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[3].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[4].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[5].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[6].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[7].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[8].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[9].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[10].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[11].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[12].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[13].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[14].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[15].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[16].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[17].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[18].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[19].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[20].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[21].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[22].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[23].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[24].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[25].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[26].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[27].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[28].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[29].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[30].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[31].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[32].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[33].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[34].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[35].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[36].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[37].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[38].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[39].ram_instance/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram0/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram1/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram2/mem_reg" of size (depth=256 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "x_pa_dcache_top/x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg" of size (depth=1024 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[78] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[77] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[76] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[75] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[74] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[73] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[72] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[71] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_lsu_rdl/pf_cache_hit_ff_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_pa_lsu_ncb/\ncb_prot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_lsu_dahbif/\req_burst_ff_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_rtu_top/x_pa_rtu_retire/retire_async_flush_reg' (FDC) to 'x_pa_rtu_top/x_pa_rtu_retire/FSM_sequential_flush_cur_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_iu_top/x_pa_iu_bju/\bju_ex2_not_pred_pc_reg[0] )
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[0]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[1]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[2]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[3]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[4]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[5]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_iu_top/x_pa_iu_mul/\mul_ex2_wb_res_1_reg[6] )
INFO: [Synth 8-5544] ROM "ex1_e_onehot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex1_e_onehot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit_bound_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit_bound_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design pa_fpu_top has port fpu_rtu_wb_preg[5] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[29] )
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[0]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[1]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[2]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[3]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[4]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fmau_top/\x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[5] )
INFO: [Synth 8-3886] merging instance 'x_pa_fpu_dp/ex2_fflags_reg[0]' (FDE) to 'x_pa_fpu_dp/ex2_fflags_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fpu_dp/\ex2_fflags_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_falu_top/x_pa_fcnvt_single/ex3_expt_reg[1]' (FDRE) to 'x_pa_falu_top/x_pa_fcnvt_single/ex3_expt_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_falu_top/x_pa_fcnvt_single/\ex3_expt_reg[2] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[29]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[27] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[27]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[25] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[25]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[23] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[23]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[21] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[21]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[19] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[19]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[17] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[17]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[15] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[15]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[13] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[13]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[11] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[11]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[9] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[9]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[7] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[7]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[5] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[5]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[3] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[3]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "tdata2_ldst_bytes_vld_four_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tdata2_ldst_bytes_vld_four_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tdata2_ldst_bytes_vld_four_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (x_pa_dtu_cdc/FSM_onehot_cur_state_reg[3]) is unused and will be removed from module pa_dtu_top.
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[27] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[26] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[25] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[24] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[23] driven by constant 1
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[22] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[21] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[20] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[19] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[18] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[17] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[16] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[15] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[14] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[13] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[12] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[11] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[10] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[9] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[8] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[7] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[6] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[5] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[4] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[3] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[2] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[1] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[0] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[31] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[30] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[29] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[28] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[27] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[26] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[25] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[24] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[23] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[22] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[21] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[20] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[19] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[18] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[17] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[16] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[15] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[14] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[13] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[12] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[11] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[10] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[9] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[8] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[7] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[6] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[5] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[4] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[3] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[2] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[1] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_tcipif_top/x_pa_clic_top /\INT_KID[12].KID_TRUE.x_pa_clic_kid /int_vld_ff_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_tdt_top/x_tdt_dm_top/x_tdt_dm/cuscmderr_reg[2] )
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[5]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[6]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[7]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[21]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[9]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[10]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[11]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[11]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[12]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[12]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[13]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[13]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[14]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[14]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[15]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[15]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[19]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_tcipif_top/x_pa_clic_top /x_pa_clic_busif/\clic_tcipif_rdata_test_point_reg[20] )
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_priv_reg[0]' (FDCE) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_priv_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[0]' (FDCE) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[1]' (FDCE) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[2]' (FDCE) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[3]' (FDCE) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_il_raw_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[8]' (FDCE) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[9]' (FDCE) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[10]' (FDCE) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_ctrl/clic_int_id_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_tcipif_top/x_pa_clic_top /x_pa_clic_ctrl/\clic_int_id_reg[11] )
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/INT_KID[12].KID_TRUE.x_pa_clic_kid/int_vld_ff_1_reg' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/INT_KID[12].KID_TRUE.x_pa_clic_kid/int_vld_ff_2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_tcipif_top/x_pa_clic_top /\INT_KID[12].KID_TRUE.x_pa_clic_kid /int_vld_ff_2_reg)
INFO: [Synth 8-4471] merging register 'x_cpu2pmu_sync2/reg_clr_reg' into 'x_cpu2pmu_sync1/reg_clr_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/system/sync.v:81]
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_0/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_1/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_2/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_0/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_1/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_2/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_6/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_26/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_27/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_28/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_29/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_30/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_31/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/152c/wic/wic.v:93]
INFO: [Synth 8-7124] RAM ("soc__GC0/x_smem_ctrl/ram0/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "soc__GC0/x_smem_ctrl/ram0/mem_reg"
INFO: [Synth 8-7124] RAM ("soc__GC0/x_smem_ctrl/ram1/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "soc__GC0/x_smem_ctrl/ram1/mem_reg"
INFO: [Synth 8-7124] RAM ("soc__GC0/x_smem_ctrl/ram2/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "soc__GC0/x_smem_ctrl/ram2/mem_reg"
INFO: [Synth 8-7124] RAM ("soc__GC0/x_smem_ctrl/ram3/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "soc__GC0/x_smem_ctrl/ram3/mem_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_tap2_sm/sm2_write_vld_reg )
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_0/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_0/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_2/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_2/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_3/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_3/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_4/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_4/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_5/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_5/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_7/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_7/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_8/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_8/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_9/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_9/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_10/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_10/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_11/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_11/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_12/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_12/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_13/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_13/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_14/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_14/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_15/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_15/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_16/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_16/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_17/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_17/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_18/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_18/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_19/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_1/int_vld_ff_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_20/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_20/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_21/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_21/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_22/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_22/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_23/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_23/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_24/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_24/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_25/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_25/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_wic_top/x_wic_awake_en/x_wic_1/int_vld_ff_reg' (FDC) to 'x_apb/x_wic_top/x_wic_awake_en/x_wic_30/int_pending_reg'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[31]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[30]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[29]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[28]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[27]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[26]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[25]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[24]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[23]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[22]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[21]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[20]' (FDCE) to 'x_apb/x_gpio/x_gpio_apbif/int_gpio_swporta_ctl_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_gpio/\x_gpio_apbif/int_gpio_swporta_ctl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_wic_top/\x_wic_awake_en/x_wic_31/int_pending_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_smem_ctrl/hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_uart/\x_uart_apb_reg/uart_iir_iid_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/\x_fpga_clk_gen/prdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_ahb/busy_s4_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_jtag2pmu_sync/sync_ff_clk2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_jtag2pmu_sync/sync_ff1_clk1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_jtag2pmu_sync/sync_ff1_clk1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_jtag2pmu_sync/sync_ff1_clk1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/debug_pending_reg)
WARNING: [Synth 8-3332] Sequential element (x_fpga_clk_gen/prdata_reg[31]) is unused and will be removed from module apb.
INFO: [Synth 8-4471] merging register 'U0/AXI_WCHANNEL/axi_waddr_done_i_reg' into 'U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_0_0/synth/design_1_ahblite_axi_bridge_0_0.vhd:1253]
INFO: [Synth 8-4471] merging register 'U0/AXI_WCHANNEL/axi_waddr_done_i_reg' into 'U0/AHBLITE_AXI_CONTROL/ahb_wnr_i_reg' [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ip/design_1_ahblite_axi_bridge_0_0/synth/design_1_ahblite_axi_bridge_0_0.vhd:1253]
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u_EGRET_CFG_axi/slv_reg31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2097]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2097]
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2097]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2097]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_1/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_1/\U0/AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_0/\U0/AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi2rst_0/\inst/u_EGRET_CFG_axi/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi2rst_0/\inst/u_EGRET_CFG_axi/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/s00_mmu/\inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/s01_mmu/\inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/s00_mmu/\inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/s01_mmu/\inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_1/\U0/AHB_IF/valid_cnt_required_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_0/\U0/AHB_IF/valid_cnt_required_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_1/\U0/AXI_WCHANNEL/timeout_detected_i_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_0/\U0/AXI_WCHANNEL/timeout_detected_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_1/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_1/\U0/AXI_WCHANNEL/axi_cnt_required_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_1/\U0/AHB_IF/burst_term_txer_cnt_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/s00_mmu/\inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/s01_mmu/\inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_0/\U0/AXI_WCHANNEL/axi_cnt_required_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahblite_axi_bridge_0/\U0/AHB_IF/burst_term_txer_cnt_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s01_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s01_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/s00_mmu/\inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/s01_mmu/\inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_1/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s01_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s01_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_1/U0/\EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_1/U0/\EXT_LPF/AUX_LPF[1].asr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (proc_sys_reset_1/U0/\EXT_LPF/lpf_asr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s01_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_interconnect_0/\s01_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module design_1_s00_mmu_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module design_1_s01_mmu_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/xsdb_memory_read_inst/\current_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_4 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_3 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_0 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:02:35 . Memory (MB): peak = 3162.289 ; gain = 1396.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:02:53 . Memory (MB): peak = 4382.797 ; gain = 2617.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (x_pa_dtu_cdc/FSM_onehot_cur_state_reg[2]) is unused and will be removed from module pa_dtu_top.
WARNING: [Synth 8-3332] Sequential element (x_pa_dtu_cdc/FSM_onehot_cur_state_reg[1]) is unused and will be removed from module pa_dtu_top.
WARNING: [Synth 8-3332] Sequential element (x_pa_dtu_cdc/FSM_onehot_cur_state_reg[0]) is unused and will be removed from module pa_dtu_top.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_vec_cur_state_reg[2]) is unused and will be removed from module pa_ifu_vec.
INFO: [Synth 8-5556] The block RAM "design_1_i/soc_e906_0/x_smem_ctrl/ram0/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("design_1_i/soc_e906_0/x_smem_ctrl/ram0/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "design_1_i/soc_e906_0/x_smem_ctrl/ram0/mem_reg"
INFO: [Synth 8-5582] The block RAM "design_1_i/soc_e906_0/x_smem_ctrl/ram1/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_1_i/soc_e906_0/x_smem_ctrl/ram2/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "design_1_i/soc_e906_0/x_smem_ctrl/ram3/mem_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:03:48 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram0/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram1/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram1/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram1/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram1/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram1/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram1/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram1/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram1/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram2/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram2/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram2/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram2/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram2/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram2/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram2/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram2/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram3/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram3/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram3/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram3/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram3/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram3/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram3/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/insti_5/inst/x_smem_ctrl/ram3/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:04:18 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram0/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram1/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram1/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram1/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram1/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram1/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram1/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram1/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram1/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram2/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram2/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram2/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram2/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram2/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram2/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram2/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram2/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram3/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram3/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram3/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram3/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram3/mem_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram3/mem_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram3/mem_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/soc_e906_0/inst/x_smem_ctrl/ram3/mem_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:45551]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:46407]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:45551]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2096]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:2096]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:04:28 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:04:28 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:04:35 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:04:35 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:04:36 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:04:37 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |BUFG_PS   |     1|
|3     |CARRY4    |    90|
|4     |CARRY8    |   533|
|5     |CFGLUT5   |   264|
|6     |LUT1      |   628|
|7     |LUT2      |  3481|
|8     |LUT3      |  5367|
|9     |LUT4      |  5202|
|10    |LUT5      |  8960|
|11    |LUT6      | 19158|
|12    |MUXF7     |  1388|
|13    |MUXF8     |   187|
|14    |PS8       |     1|
|15    |RAM256X1S |    84|
|16    |RAM512X1S |   528|
|17    |RAMB18E2  |     2|
|19    |RAMB36E2  |    57|
|24    |SRL16     |     1|
|25    |SRL16E    |   260|
|26    |SRLC16E   |     4|
|27    |SRLC32E   |   203|
|28    |FDCE      |  6650|
|29    |FDPE      |   679|
|30    |FDR       |     4|
|31    |FDRE      | 14507|
|32    |FDSE      |    95|
|33    |LD        |    33|
|34    |IBUF      |     1|
|35    |OBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:04:37 . Memory (MB): peak = 5530.324 ; gain = 3764.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2608 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:04:19 . Memory (MB): peak = 5530.324 ; gain = 3680.473
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:04:38 . Memory (MB): peak = 5530.324 ; gain = 3764.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 5530.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5530.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 968 instances were transformed.
  (CARRY4) => CARRY8: 51 instances
  BUFG => BUFGCE: 2 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 232 instances
  CFGLUT5 => SRLC32E: 32 instances
  FDR => FDRE: 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  LD => LDCE: 32 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 84 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 528 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 1ecc2237
INFO: [Common 17-83] Releasing license: Synthesis
1144 Infos, 596 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:04:59 . Memory (MB): peak = 5530.324 ; gain = 4901.285
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/im_always_learning/E906_zcu/vivado_e906_zcu/vivado_e906_zcu.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 5530.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 20:02:20 2024...
