<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4901" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4901{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4901{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4901{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4901{left:209px;bottom:998px;}
#t5_4901{left:568px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t6_4901{left:209px;bottom:952px;}
#t7_4901{left:568px;bottom:952px;letter-spacing:-0.14px;}
#t8_4901{left:209px;bottom:927px;}
#t9_4901{left:568px;bottom:927px;letter-spacing:-0.12px;}
#ta_4901{left:209px;bottom:903px;}
#tb_4901{left:568px;bottom:903px;letter-spacing:-0.12px;}
#tc_4901{left:568px;bottom:881px;letter-spacing:-0.11px;}
#td_4901{left:568px;bottom:865px;letter-spacing:-0.13px;word-spacing:0.07px;}
#te_4901{left:209px;bottom:840px;}
#tf_4901{left:568px;bottom:840px;letter-spacing:-0.11px;}
#tg_4901{left:568px;bottom:819px;letter-spacing:-0.12px;word-spacing:-0.76px;}
#th_4901{left:568px;bottom:802px;letter-spacing:-0.11px;}
#ti_4901{left:568px;bottom:785px;letter-spacing:-0.11px;}
#tj_4901{left:568px;bottom:768px;letter-spacing:-0.1px;}
#tk_4901{left:568px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#tl_4901{left:568px;bottom:730px;letter-spacing:-0.11px;}
#tm_4901{left:568px;bottom:706px;letter-spacing:-0.11px;}
#tn_4901{left:568px;bottom:689px;letter-spacing:-0.11px;}
#to_4901{left:209px;bottom:664px;}
#tp_4901{left:568px;bottom:664px;letter-spacing:-0.14px;}
#tq_4901{left:209px;bottom:640px;}
#tr_4901{left:568px;bottom:640px;letter-spacing:-0.11px;}
#ts_4901{left:568px;bottom:619px;letter-spacing:-0.11px;}
#tt_4901{left:568px;bottom:602px;letter-spacing:-0.11px;}
#tu_4901{left:568px;bottom:585px;letter-spacing:-0.11px;}
#tv_4901{left:568px;bottom:568px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_4901{left:568px;bottom:544px;letter-spacing:-0.11px;}
#tx_4901{left:568px;bottom:527px;letter-spacing:-0.11px;}
#ty_4901{left:568px;bottom:510px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#tz_4901{left:568px;bottom:493px;letter-spacing:-0.12px;}
#t10_4901{left:568px;bottom:472px;letter-spacing:-0.11px;}
#t11_4901{left:568px;bottom:455px;letter-spacing:-0.11px;}
#t12_4901{left:209px;bottom:431px;}
#t13_4901{left:568px;bottom:431px;letter-spacing:-0.11px;}
#t14_4901{left:568px;bottom:409px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t15_4901{left:209px;bottom:385px;}
#t16_4901{left:568px;bottom:385px;letter-spacing:-0.12px;}
#t17_4901{left:568px;bottom:364px;letter-spacing:-0.11px;}
#t18_4901{left:568px;bottom:347px;letter-spacing:-0.11px;}
#t19_4901{left:568px;bottom:330px;letter-spacing:-0.11px;}
#t1a_4901{left:209px;bottom:305px;}
#t1b_4901{left:568px;bottom:305px;letter-spacing:-0.12px;}
#t1c_4901{left:568px;bottom:284px;letter-spacing:-0.12px;}
#t1d_4901{left:568px;bottom:267px;letter-spacing:-0.11px;}
#t1e_4901{left:209px;bottom:243px;letter-spacing:-0.13px;}
#t1f_4901{left:568px;bottom:243px;letter-spacing:-0.12px;}
#t1g_4901{left:568px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_4901{left:568px;bottom:205px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t1i_4901{left:568px;bottom:188px;letter-spacing:-0.11px;}
#t1j_4901{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1k_4901{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1l_4901{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t1m_4901{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t1n_4901{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t1o_4901{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1p_4901{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_4901{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t1r_4901{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t1s_4901{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t1t_4901{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t1u_4901{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t1v_4901{left:535px;bottom:1053px;}
#t1w_4901{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1x_4901{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t1y_4901{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4901{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4901{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4901{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4901{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4901{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4901{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4901" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4901Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4901" style="-webkit-user-select: none;"><object width="935" height="1210" data="4901/4901.svg" type="image/svg+xml" id="pdf4901" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4901" class="t s1_4901">Vol. 4 </span><span id="t2_4901" class="t s1_4901">2-379 </span>
<span id="t3_4901" class="t s2_4901">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4901" class="t s3_4901">0 </span><span id="t5_4901" class="t s3_4901">Fast-Strings Enable. See Table 2-2. </span>
<span id="t6_4901" class="t s3_4901">1 </span><span id="t7_4901" class="t s3_4901">Reserved </span>
<span id="t8_4901" class="t s3_4901">2 </span><span id="t9_4901" class="t s3_4901">x87 FPU Fopcode Compatibility Mode Enable </span>
<span id="ta_4901" class="t s3_4901">3 </span><span id="tb_4901" class="t s3_4901">Thermal Monitor 1 Enable </span>
<span id="tc_4901" class="t s3_4901">See Section 15.8.2, “Thermal Monitor,” and </span>
<span id="td_4901" class="t s3_4901">Table 2-2. </span>
<span id="te_4901" class="t s3_4901">4 </span><span id="tf_4901" class="t s3_4901">Split-Lock Disable </span>
<span id="tg_4901" class="t s3_4901">When set, the bit causes an #AC exception to be </span>
<span id="th_4901" class="t s3_4901">issued instead of a split-lock cycle. Operating </span>
<span id="ti_4901" class="t s3_4901">systems that set this bit must align system </span>
<span id="tj_4901" class="t s3_4901">structures to avoid split-lock scenarios. </span>
<span id="tk_4901" class="t s3_4901">When the bit is clear (default), normal split-locks </span>
<span id="tl_4901" class="t s3_4901">are issued to the bus. </span>
<span id="tm_4901" class="t s3_4901">This debug feature is specific to the Pentium 4 </span>
<span id="tn_4901" class="t s3_4901">processor. </span>
<span id="to_4901" class="t s3_4901">5 </span><span id="tp_4901" class="t s3_4901">Reserved </span>
<span id="tq_4901" class="t s3_4901">6 </span><span id="tr_4901" class="t s3_4901">Third-Level Cache Disable (R/W) </span>
<span id="ts_4901" class="t s3_4901">When set, the third-level cache is disabled; </span>
<span id="tt_4901" class="t s3_4901">when clear (default) the third-level cache is </span>
<span id="tu_4901" class="t s3_4901">enabled. This flag is reserved for processors </span>
<span id="tv_4901" class="t s3_4901">that do not have a third-level cache. </span>
<span id="tw_4901" class="t s3_4901">Note that the bit controls only the third-level </span>
<span id="tx_4901" class="t s3_4901">cache; and only if overall caching is enabled </span>
<span id="ty_4901" class="t s3_4901">through the CD flag of control register CR0, the </span>
<span id="tz_4901" class="t s3_4901">page-level cache controls, and/or the MTRRs. </span>
<span id="t10_4901" class="t s3_4901">See Section 12.5.4, “Disabling and Enabling the </span>
<span id="t11_4901" class="t s3_4901">L3 Cache.” </span>
<span id="t12_4901" class="t s3_4901">7 </span><span id="t13_4901" class="t s3_4901">Performance Monitoring Available (R) </span>
<span id="t14_4901" class="t s3_4901">See Table 2-2. </span>
<span id="t15_4901" class="t s3_4901">8 </span><span id="t16_4901" class="t s3_4901">Suppress Lock Enable </span>
<span id="t17_4901" class="t s3_4901">When set, assertion of LOCK on the bus is </span>
<span id="t18_4901" class="t s3_4901">suppressed during a Split Lock access. When </span>
<span id="t19_4901" class="t s3_4901">clear (default), LOCK is not suppressed. </span>
<span id="t1a_4901" class="t s3_4901">9 </span><span id="t1b_4901" class="t s3_4901">Prefetch Queue Disable </span>
<span id="t1c_4901" class="t s3_4901">When set, disables the prefetch queue. When </span>
<span id="t1d_4901" class="t s3_4901">clear (default), enables the prefetch queue. </span>
<span id="t1e_4901" class="t s3_4901">10 </span><span id="t1f_4901" class="t s3_4901">FERR# Interrupt Reporting Enable (R/W) </span>
<span id="t1g_4901" class="t s3_4901">When set, interrupt reporting through the </span>
<span id="t1h_4901" class="t s3_4901">FERR# pin is enabled; when clear, this interrupt </span>
<span id="t1i_4901" class="t s3_4901">reporting function is disabled. </span>
<span id="t1j_4901" class="t s4_4901">Table 2-55. </span><span id="t1k_4901" class="t s4_4901">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t1l_4901" class="t s4_4901">(Contd.) </span>
<span id="t1m_4901" class="t s5_4901">Register </span>
<span id="t1n_4901" class="t s5_4901">Address </span>
<span id="t1o_4901" class="t s5_4901">Register Name </span>
<span id="t1p_4901" class="t s5_4901">Fields and Flags </span>
<span id="t1q_4901" class="t s5_4901">Model </span>
<span id="t1r_4901" class="t s5_4901">Avail- </span>
<span id="t1s_4901" class="t s5_4901">ability </span>
<span id="t1t_4901" class="t s5_4901">Shared/ </span>
<span id="t1u_4901" class="t s5_4901">Unique </span>
<span id="t1v_4901" class="t s6_4901">1 </span>
<span id="t1w_4901" class="t s5_4901">Bit Description </span>
<span id="t1x_4901" class="t s5_4901">Hex </span><span id="t1y_4901" class="t s5_4901">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
