 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LCD_CTRL
Version: Q-2019.12
Date   : Wed Jun  7 18:13:09 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ax_x_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: img_reg_39__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LCD_CTRL           tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  ax_x_reg_1_/CK (DFFHQX8)                 0.00       0.50 r
  ax_x_reg_1_/Q (DFFHQX8)                  0.29       0.79 f
  U6999/Y (INVX3)                          0.48       1.28 r
  U3877/Y (NOR2X8)                         0.23       1.51 f
  U3516/Y (CLKAND2X2)                      0.85       2.36 f
  U3678/Y (BUFX12)                         0.35       2.72 f
  U4863/Y (AOI221X1)                       0.40       3.12 r
  U4909/Y (NAND4X2)                        0.19       3.31 f
  U4183/Y (AOI22X1)                        0.26       3.57 r
  U3839/Y (OAI221X4)                       0.38       3.95 f
  U3358/Y (INVX8)                          0.12       4.07 r
  U5825/Y (INVX20)                         0.23       4.31 f
  U5046/Y (NAND2BX4)                       0.18       4.49 r
  U3357/Y (CLKAND2X8)                      0.20       4.69 r
  U3711/Y (OAI211X2)                       0.14       4.83 f
  U9187/Y (AOI31X2)                        0.26       5.09 r
  U9118/Y (AOI211X2)                       0.17       5.26 f
  U3375/Y (NOR3BX2)                        0.23       5.50 r
  U4160/Y (INVX3)                          0.10       5.59 f
  U9120/Y (AOI31X2)                        0.19       5.78 r
  U4159/Y (INVX3)                          0.11       5.90 f
  U4158/Y (BUFX16)                         0.17       6.07 f
  U9095/Y (OAI22X2)                        0.30       6.37 r
  U4069/Y (INVX3)                          0.14       6.51 f
  U5139/Y (OAI2BB2X4)                      0.16       6.67 r
  U5058/Y (OAI21X4)                        0.11       6.77 f
  U5148/Y (AOI2BB2X4)                      0.13       6.90 r
  U5076/Y (OAI221X2)                       0.15       7.05 f
  U9180/Y (OAI211X2)                       0.15       7.20 r
  U9194/Y (AO22X4)                         0.25       7.45 r
  U9193/Y (OAI21X4)                        0.11       7.56 f
  U5614/Y (CLKBUFX4)                       0.31       7.88 f
  U4913/Y (AO22X2)                         0.41       8.29 f
  U2371/Y (AOI222X2)                       0.33       8.62 r
  U4747/Y (BUFX4)                          0.19       8.81 r
  U5989/Y (CLKBUFX3)                       0.25       9.06 r
  U4995/Y (BUFX20)                         0.17       9.24 r
  U4943/Y (OAI211XL)                       0.24       9.47 f
  U4944/Y (AOI222X1)                       0.44       9.92 r
  U7795/Y (CLKINVX1)                       0.19      10.11 f
  img_reg_39__4_/D (DFFQX1)                0.00      10.11 f
  data arrival time                                  10.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  img_reg_39__4_/CK (DFFQX1)               0.00      10.40 r
  library setup time                      -0.28      10.12
  data required time                                 10.12
  -----------------------------------------------------------
  data required time                                 10.12
  data arrival time                                 -10.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
