$date
  Wed Jun 03 20:12:03 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 3 ! entrada[2:0] $end
$var reg 3 " salida[2:0] $end
$var reg 1 # l $end
$var reg 1 $ clk $end
$var reg 1 % clock_on $end
$scope module uut $end
$var reg 3 & entrada[2:0] $end
$var reg 3 ' salida[2:0] $end
$var reg 1 ( l $end
$var reg 1 ) clk $end
$upscope $end
$enddefinitions $end
#0
bUUU !
b000 "
U#
0$
1%
bUUU &
b000 '
U(
0)
#25000000
1$
1)
#50000000
0$
0)
#75000000
1$
1)
#100000000
b001 !
1#
0$
b001 &
1(
0)
#125000000
b001 "
1$
b001 '
1)
#150000000
0$
0)
#175000000
1$
1)
#200000000
b000 !
0#
0$
b000 &
0(
0)
#225000000
1$
1)
#250000000
0$
0)
#275000000
1$
1)
#300000000
b100 !
1#
0$
0%
b100 &
1(
0)
#325000000
b100 "
1$
b100 '
1)
#350000000
