# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 13:37:00  August 24, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		hack_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY hack
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:37:00  AUGUST 24, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH hack_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME hack_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id hack_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME hack_tb -section_id hack_tb
set_global_assignment -name EDA_TEST_BENCH_FILE hack_tb.v -section_id hack_tb
set_global_assignment -name VERILOG_FILE hack_tb.v
set_global_assignment -name VERILOG_FILE hack.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name VERILOG_FILE output_files/hack_tb.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_location_assignment PIN_28 -to addr[11]
set_location_assignment PIN_30 -to addr[10]
set_location_assignment PIN_31 -to addr[9]
set_location_assignment PIN_32 -to addr[8]
set_location_assignment PIN_33 -to addr[7]
set_location_assignment PIN_34 -to addr[6]
set_location_assignment PIN_38 -to addr[5]
set_location_assignment PIN_39 -to addr[4]
set_location_assignment PIN_42 -to addr[3]
set_location_assignment PIN_43 -to addr[2]
set_location_assignment PIN_44 -to addr[1]
set_location_assignment PIN_46 -to addr[0]
set_location_assignment PIN_49 -to clk
set_location_assignment PIN_50 -to in[15]
set_location_assignment PIN_51 -to in[14]
set_location_assignment PIN_52 -to in[13]
set_location_assignment PIN_53 -to in[12]
set_location_assignment PIN_54 -to in[11]
set_location_assignment PIN_55 -to in[10]
set_location_assignment PIN_58 -to in[9]
set_location_assignment PIN_59 -to in[8]
set_location_assignment PIN_60 -to in[7]
set_location_assignment PIN_64 -to in[6]
set_location_assignment PIN_65 -to in[5]
set_location_assignment PIN_66 -to in[4]
set_location_assignment PIN_67 -to in[3]
set_location_assignment PIN_68 -to in[2]
set_location_assignment PIN_69 -to in[1]
set_location_assignment PIN_70 -to in[0]
set_location_assignment PIN_71 -to load
set_location_assignment PIN_72 -to out[15]
set_location_assignment PIN_73 -to out[14]
set_location_assignment PIN_74 -to out[13]
set_location_assignment PIN_75 -to out[12]
set_location_assignment PIN_76 -to out[11]
set_location_assignment PIN_77 -to out[10]
set_location_assignment PIN_80 -to out[9]
set_location_assignment PIN_83 -to out[8]
set_location_assignment PIN_84 -to out[7]
set_location_assignment PIN_85 -to out[6]
set_location_assignment PIN_86 -to out[5]
set_location_assignment PIN_87 -to out[4]
set_location_assignment PIN_104 -to out[3]
set_location_assignment PIN_106 -to out[2]
set_location_assignment PIN_110 -to out[1]
set_location_assignment PIN_111 -to out[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top