// Seed: 1900629943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(posedge id_1) id_4)
  else $clog2(55);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd49,
    parameter id_3 = 32'd64
) (
    id_1,
    _id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  input wire _id_2;
  output wire id_1;
  wire [id_2 : id_3] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5
  );
endmodule
