Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 24 20:26:31 2020
| Host         : DESKTOP-KMIMTOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minisys_timing_summary_routed.rpt -pb minisys_timing_summary_routed.pb -rpx minisys_timing_summary_routed.rpx -warn_on_violation
| Design       : minisys
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALU_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALU_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALU_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/ALU_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: U8/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_MODE_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_MODE_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U8/NPC_MODE_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U8/reg_mux_temp_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U8/reg_mux_temp_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U8/reg_mux_temp_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/ins_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/ins_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/ins_reg[26]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/ins_reg[27]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/ins_reg[28]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/ins_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/ins_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/ins_reg[30]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: U9/ins_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/ins_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/ins_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U9/ins_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.237       -1.319                     22                  616        0.142        0.000                      0                  616        2.833        0.000                       0                  1261  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
fpga_clk           {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 3.333}        6.667           150.000         
  clkfbout_cpuclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk       -0.237       -1.319                     22                  616        0.142        0.000                      0                  616        2.833        0.000                       0                  1257  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :           22  Failing Endpoints,  Worst Slack       -0.237ns,  Total Violation       -1.319ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 U9/ins_reg[21]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red1_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.232ns (35.275%)  route 2.261ns (64.725%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.572ns = ( 0.761 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.611    -2.901    U9/clk_out1
    SLICE_X55Y103        FDRE                                         r  U9/ins_reg[21]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.419    -2.482 r  U9/ins_reg[21]_rep/Q
                         net (fo=128, routed)         1.704    -0.779    U4/Red1_reg[31]_i_3_1
    SLICE_X61Y106        LUT6 (Prop_lut6_I4_O)        0.297    -0.482 r  U4/Red1[21]_i_11/O
                         net (fo=1, routed)           0.000    -0.482    U4/Red1[21]_i_11_n_3
    SLICE_X61Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.265 r  U4/Red1_reg[21]_i_4/O
                         net (fo=1, routed)           0.557     0.292    U4/Red1_reg[21]_i_4_n_3
    SLICE_X61Y105        LUT6 (Prop_lut6_I3_O)        0.299     0.591 r  U4/Red1[21]_i_1/O
                         net (fo=1, routed)           0.000     0.591    U4/imem[21]
    SLICE_X61Y105        FDRE                                         r  U4/Red1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.496     0.761    U4/clk_out1
    SLICE_X61Y105        FDRE                                         r  U4/Red1_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.366     0.395    
                         clock uncertainty           -0.073     0.322    
    SLICE_X61Y105        FDRE (Setup_fdre_C_D)        0.032     0.354    U4/Red1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 U9/ins_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red1_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.091ns (31.622%)  route 2.359ns (68.378%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.559ns = ( 0.774 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.880ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.632    -2.880    U9/clk_out1
    SLICE_X47Y93         FDRE                                         r  U9/ins_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.424 r  U9/ins_reg[22]/Q
                         net (fo=130, routed)         1.385    -1.039    U4/Red1_reg[31]_1[12]
    SLICE_X48Y89         LUT6 (Prop_lut6_I2_O)        0.124    -0.915 r  U4/Red1[14]_i_10/O
                         net (fo=1, routed)           0.000    -0.915    U4/Red1[14]_i_10_n_3
    SLICE_X48Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.703 r  U4/Red1_reg[14]_i_4/O
                         net (fo=1, routed)           0.974     0.271    U4/Red1_reg[14]_i_4_n_3
    SLICE_X51Y94         LUT6 (Prop_lut6_I3_O)        0.299     0.570 r  U4/Red1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.570    U4/imem[14]
    SLICE_X51Y94         FDRE                                         r  U4/Red1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.508     0.774    U4/clk_out1
    SLICE_X51Y94         FDRE                                         r  U4/Red1_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.365     0.409    
                         clock uncertainty           -0.073     0.337    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.034     0.371    U4/Red1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                 -0.200    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 U4/imem_reg[23][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red1_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.096ns (32.516%)  route 2.275ns (67.484%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.571ns = ( 0.762 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.887ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.625    -2.887    U4/clk_out1
    SLICE_X57Y97         FDRE                                         r  U4/imem_reg[23][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.456    -2.431 r  U4/imem_reg[23][30]/Q
                         net (fo=2, routed)           1.461    -0.970    U4/imem_reg[23]_8[30]
    SLICE_X61Y101        LUT6 (Prop_lut6_I0_O)        0.124    -0.846 r  U4/Red1[30]_i_9/O
                         net (fo=1, routed)           0.000    -0.846    U4/Red1[30]_i_9_n_3
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.629 r  U4/Red1_reg[30]_i_3/O
                         net (fo=1, routed)           0.814     0.185    U4/Red1_reg[30]_i_3_n_3
    SLICE_X60Y100        LUT6 (Prop_lut6_I1_O)        0.299     0.484 r  U4/Red1[30]_i_1/O
                         net (fo=1, routed)           0.000     0.484    U4/imem[30]
    SLICE_X60Y100        FDRE                                         r  U4/Red1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.497     0.762    U4/clk_out1
    SLICE_X60Y100        FDRE                                         r  U4/Red1_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.445     0.318    
                         clock uncertainty           -0.073     0.245    
    SLICE_X60Y100        FDRE (Setup_fdre_C_D)        0.084     0.329    U4/Red1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 U9/ins_reg[17]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red2_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.091ns (31.678%)  route 2.353ns (68.322%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 0.758 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.611    -2.901    U9/clk_out1
    SLICE_X55Y103        FDRE                                         r  U9/ins_reg[17]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456    -2.445 r  U9/ins_reg[17]_rep/Q
                         net (fo=128, routed)         1.468    -0.978    U4/Red2_reg[31]_i_4_0
    SLICE_X58Y100        LUT6 (Prop_lut6_I2_O)        0.124    -0.854 r  U4/Red2[25]_i_7/O
                         net (fo=1, routed)           0.000    -0.854    U4/Red2[25]_i_7_n_3
    SLICE_X58Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.640 r  U4/Red2_reg[25]_i_2/O
                         net (fo=1, routed)           0.885     0.246    U4/Red2_reg[25]_i_2_n_3
    SLICE_X56Y100        LUT6 (Prop_lut6_I0_O)        0.297     0.543 r  U4/Red2[25]_i_1/O
                         net (fo=1, routed)           0.000     0.543    U4/Red2[25]_i_1_n_3
    SLICE_X56Y100        FDRE                                         r  U4/Red2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.493     0.758    U4/clk_out1
    SLICE_X56Y100        FDRE                                         r  U4/Red2_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.366     0.392    
                         clock uncertainty           -0.073     0.319    
    SLICE_X56Y100        FDRE (Setup_fdre_C_D)        0.084     0.403    U4/Red2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                 -0.139    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 U9/ins_reg[21]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red1_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 1.227ns (36.933%)  route 2.095ns (63.067%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.565ns = ( 0.768 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.611    -2.901    U9/clk_out1
    SLICE_X55Y103        FDRE                                         r  U9/ins_reg[21]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.419    -2.482 r  U9/ins_reg[21]_rep/Q
                         net (fo=128, routed)         1.289    -1.193    U4/Red1_reg[31]_i_3_1
    SLICE_X55Y98         LUT6 (Prop_lut6_I4_O)        0.297    -0.896 r  U4/Red1[27]_i_6/O
                         net (fo=1, routed)           0.000    -0.896    U4/Red1[27]_i_6_n_3
    SLICE_X55Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.684 r  U4/Red1_reg[27]_i_2/O
                         net (fo=1, routed)           0.806     0.122    U4/Red1_reg[27]_i_2_n_3
    SLICE_X52Y98         LUT6 (Prop_lut6_I0_O)        0.299     0.421 r  U4/Red1[27]_i_1/O
                         net (fo=1, routed)           0.000     0.421    U4/imem[27]
    SLICE_X52Y98         FDRE                                         r  U4/Red1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.502     0.768    U4/clk_out1
    SLICE_X52Y98         FDRE                                         r  U4/Red1_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.445     0.323    
                         clock uncertainty           -0.073     0.251    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.034     0.285    U4/Red1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 U9/ins_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red1_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.096ns (32.961%)  route 2.229ns (67.039%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.557ns = ( 0.776 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.880ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.632    -2.880    U9/clk_out1
    SLICE_X47Y93         FDRE                                         r  U9/ins_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.424 r  U9/ins_reg[22]/Q
                         net (fo=130, routed)         1.539    -0.885    U4/Red1_reg[31]_1[12]
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    -0.761 r  U4/Red1[10]_i_11/O
                         net (fo=1, routed)           0.000    -0.761    U4/Red1[10]_i_11_n_3
    SLICE_X41Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.544 r  U4/Red1_reg[10]_i_4/O
                         net (fo=1, routed)           0.690     0.146    U4/Red1_reg[10]_i_4_n_3
    SLICE_X45Y90         LUT6 (Prop_lut6_I3_O)        0.299     0.445 r  U4/Red1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.445    U4/imem[10]
    SLICE_X45Y90         FDRE                                         r  U4/Red1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.510     0.776    U4/clk_out1
    SLICE_X45Y90         FDRE                                         r  U4/Red1_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.365     0.411    
                         clock uncertainty           -0.073     0.339    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.034     0.373    U4/Red1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 U4/imem_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red2_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.116ns (33.190%)  route 2.246ns (66.810%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.572ns = ( 0.761 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.611    -2.901    U4/clk_out1
    SLICE_X52Y104        FDRE                                         r  U4/imem_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456    -2.445 r  U4/imem_reg[3][20]/Q
                         net (fo=2, routed)           1.155    -1.290    U4/imem_reg[3]_28[20]
    SLICE_X53Y102        LUT6 (Prop_lut6_I0_O)        0.124    -1.166 r  U4/Red2[20]_i_12/O
                         net (fo=1, routed)           0.000    -1.166    U4/Red2[20]_i_12_n_3
    SLICE_X53Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    -0.928 r  U4/Red2_reg[20]_i_5/O
                         net (fo=1, routed)           1.091     0.163    U4/Red2_reg[20]_i_5_n_3
    SLICE_X58Y106        LUT6 (Prop_lut6_I5_O)        0.298     0.461 r  U4/Red2[20]_i_1/O
                         net (fo=1, routed)           0.000     0.461    U4/Red2[20]_i_1_n_3
    SLICE_X58Y106        FDRE                                         r  U4/Red2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.496     0.761    U4/clk_out1
    SLICE_X58Y106        FDRE                                         r  U4/Red2_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.366     0.395    
                         clock uncertainty           -0.073     0.322    
    SLICE_X58Y106        FDRE (Setup_fdre_C_D)        0.084     0.406    U4/Red2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 U9/ins_reg[22]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red1_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 1.091ns (32.555%)  route 2.260ns (67.445%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.571ns = ( 0.762 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.611    -2.901    U9/clk_out1
    SLICE_X55Y103        FDRE                                         r  U9/ins_reg[22]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456    -2.445 r  U9/ins_reg[22]_rep/Q
                         net (fo=128, routed)         1.602    -0.844    U4/Red1_reg[31]_i_3_0
    SLICE_X61Y100        LUT6 (Prop_lut6_I2_O)        0.124    -0.720 r  U4/Red1[25]_i_6/O
                         net (fo=1, routed)           0.000    -0.720    U4/Red1[25]_i_6_n_3
    SLICE_X61Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.508 r  U4/Red1_reg[25]_i_2/O
                         net (fo=1, routed)           0.658     0.151    U4/Red1_reg[25]_i_2_n_3
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.299     0.450 r  U4/Red1[25]_i_1/O
                         net (fo=1, routed)           0.000     0.450    U4/imem[25]
    SLICE_X60Y100        FDRE                                         r  U4/Red1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.497     0.762    U4/clk_out1
    SLICE_X60Y100        FDRE                                         r  U4/Red1_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.366     0.396    
                         clock uncertainty           -0.073     0.323    
    SLICE_X60Y100        FDRE (Setup_fdre_C_D)        0.084     0.407    U4/Red1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 U9/ins_reg[21]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red1_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.227ns (37.249%)  route 2.067ns (62.751%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 0.760 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.901ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.611    -2.901    U9/clk_out1
    SLICE_X55Y103        FDRE                                         r  U9/ins_reg[21]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.419    -2.482 r  U9/ins_reg[21]_rep/Q
                         net (fo=128, routed)         1.264    -1.218    U4/Red1_reg[31]_i_3_1
    SLICE_X58Y105        LUT6 (Prop_lut6_I4_O)        0.297    -0.921 r  U4/Red1[31]_i_9/O
                         net (fo=1, routed)           0.000    -0.921    U4/Red1[31]_i_9_n_3
    SLICE_X58Y105        MUXF7 (Prop_muxf7_I1_O)      0.214    -0.707 r  U4/Red1_reg[31]_i_3/O
                         net (fo=1, routed)           0.803     0.096    U4/Red1_reg[31]_i_3_n_3
    SLICE_X59Y107        LUT6 (Prop_lut6_I1_O)        0.297     0.393 r  U4/Red1[31]_i_1/O
                         net (fo=1, routed)           0.000     0.393    U4/imem[31]
    SLICE_X59Y107        FDRE                                         r  U4/Red1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.495     0.760    U4/clk_out1
    SLICE_X59Y107        FDRE                                         r  U4/Red1_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.366     0.394    
                         clock uncertainty           -0.073     0.321    
    SLICE_X59Y107        FDRE (Setup_fdre_C_D)        0.034     0.355    U4/Red1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 U4/imem_reg[19][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U4/Red2_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.091ns (33.213%)  route 2.194ns (66.787%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.572ns = ( 0.761 - 3.333 ) 
    Source Clock Delay      (SCD):    -2.893ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.277    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -6.313 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.608    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.512 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.619    -2.893    U4/clk_out1
    SLICE_X63Y102        FDRE                                         r  U4/imem_reg[19][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.456    -2.437 r  U4/imem_reg[19][21]/Q
                         net (fo=2, routed)           1.385    -1.053    U4/imem_reg[19]_12[21]
    SLICE_X59Y104        LUT6 (Prop_lut6_I0_O)        0.124    -0.929 r  U4/Red2[21]_i_8/O
                         net (fo=1, routed)           0.000    -0.929    U4/Red2[21]_i_8_n_3
    SLICE_X59Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.717 r  U4/Red2_reg[21]_i_3/O
                         net (fo=1, routed)           0.809     0.092    U4/Red2_reg[21]_i_3_n_3
    SLICE_X61Y105        LUT6 (Prop_lut6_I1_O)        0.299     0.391 r  U4/Red2[21]_i_1/O
                         net (fo=1, routed)           0.000     0.391    U4/Red2[21]_i_1_n_3
    SLICE_X61Y105        FDRE                                         r  U4/Red2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.890     4.223 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.404    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    -2.451 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    -0.825    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.734 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        1.496     0.761    U4/clk_out1
    SLICE_X61Y105        FDRE                                         r  U4/Red2_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.366     0.395    
                         clock uncertainty           -0.073     0.322    
    SLICE_X61Y105        FDRE (Setup_fdre_C_D)        0.034     0.356    U4/Red2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                 -0.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U4/Red2_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk fall@3.333ns)
  Data Path Delay:        0.520ns  (logic 0.146ns (28.054%)  route 0.374ns (71.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns = ( 3.060 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 2.784 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.585 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.026    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.687 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.197    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.561     2.784    U4/clk_out1
    SLICE_X53Y100        FDRE                                         r  U4/Red2_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.146     2.930 r  U4/Red2_reg[18]/Q
                         net (fo=12, routed)          0.374     3.304    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     3.775 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.256    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.599 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.183 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.877     3.060    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     2.866    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     3.162    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U8/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U8/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.564    -0.547    U8/clk_out1
    SLICE_X67Y89         FDRE                                         r  U8/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  U8/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=15, routed)          0.123    -0.283    U8/curr_state[2]
    SLICE_X66Y89         LUT6 (Prop_lut6_I4_O)        0.045    -0.238 r  U8/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    U8/FSM_sequential_curr_state[0]_i_1_n_3
    SLICE_X66Y89         FDRE                                         r  U8/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.836    -0.314    U8/clk_out1
    SLICE_X66Y89         FDRE                                         r  U8/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.219    -0.534    
    SLICE_X66Y89         FDRE (Hold_fdre_C_D)         0.120    -0.414    U8/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U4/Red2_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk fall@3.333ns)
  Data Path Delay:        0.587ns  (logic 0.146ns (24.863%)  route 0.441ns (75.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns = ( 3.059 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 2.782 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.585 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.026    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.687 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.197    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.559     2.782    U4/clk_out1
    SLICE_X53Y107        FDRE                                         r  U4/Red2_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.146     2.928 r  U4/Red2_reg[22]/Q
                         net (fo=8, routed)           0.441     3.369    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     3.775 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.256    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.599 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.183 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.876     3.059    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     2.865    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     3.161    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U8/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U8/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.518%)  route 0.105ns (33.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.692    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.646 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.136    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.110 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.564    -0.547    U8/clk_out1
    SLICE_X66Y89         FDRE                                         r  U8/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  U8/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=16, routed)          0.105    -0.277    U9/curr_state[0]
    SLICE_X67Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  U9/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    U8/FSM_sequential_curr_state_reg[2]_1
    SLICE_X67Y89         FDRE                                         r  U8/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    U20                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.734 r  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.179    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.150 r  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.836    -0.314    U8/clk_out1
    SLICE_X67Y89         FDRE                                         r  U8/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.219    -0.534    
    SLICE_X67Y89         FDRE (Hold_fdre_C_D)         0.091    -0.443    U8/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U4/Red2_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk fall@3.333ns)
  Data Path Delay:        0.866ns  (logic 0.146ns (16.851%)  route 0.720ns (83.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns = ( 3.092 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 2.784 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.585 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.026    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.687 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.197    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.561     2.784    U4/clk_out1
    SLICE_X53Y100        FDRE                                         r  U4/Red2_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.146     2.930 r  U4/Red2_reg[26]/Q
                         net (fo=10, routed)          0.720     3.650    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[3]
    RAMB36_X2Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     3.775 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.256    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.599 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.183 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.908     3.092    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.131    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     3.427    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U4/Red2_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk fall@3.333ns)
  Data Path Delay:        0.839ns  (logic 0.146ns (17.409%)  route 0.693ns (82.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns = ( 3.063 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.546ns = ( 2.788 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.585 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.026    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.687 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.197    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.565     2.788    U4/clk_out1
    SLICE_X49Y97         FDRE                                         r  U4/Red2_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.146     2.934 r  U4/Red2_reg[12]/Q
                         net (fo=9, routed)           0.693     3.626    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y18         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     3.775 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.256    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.599 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.183 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.879     3.063    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.097    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     3.393    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U4/Red2_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk fall@3.333ns)
  Data Path Delay:        0.611ns  (logic 0.146ns (23.899%)  route 0.465ns (76.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns = ( 3.059 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 2.784 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.585 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.026    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.687 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.197    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.561     2.784    U4/clk_out1
    SLICE_X53Y100        FDRE                                         r  U4/Red2_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.146     2.930 r  U4/Red2_reg[19]/Q
                         net (fo=9, routed)           0.465     3.395    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     3.775 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.256    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.599 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.183 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.876     3.059    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     2.865    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     3.161    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U4/Red2_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk fall@3.333ns)
  Data Path Delay:        0.853ns  (logic 0.167ns (19.577%)  route 0.686ns (80.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns = ( 3.064 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 2.787 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.585 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.026    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.687 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.197    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.564     2.787    U4/clk_out1
    SLICE_X46Y96         FDRE                                         r  U4/Red2_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.167     2.954 r  U4/Red2_reg[9]/Q
                         net (fo=8, routed)           0.686     3.640    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     3.775 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.256    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.599 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.183 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.880     3.064    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.035     3.098    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     3.394    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U4/Red2_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk fall@3.333ns)
  Data Path Delay:        0.889ns  (logic 0.167ns (18.780%)  route 0.722ns (81.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns = ( 3.092 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 2.785 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.585 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.026    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.687 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.197    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.562     2.785    U4/clk_out1
    SLICE_X56Y100        FDRE                                         r  U4/Red2_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.167     2.952 r  U4/Red2_reg[25]/Q
                         net (fo=8, routed)           0.722     3.674    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     3.775 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.256    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.599 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.183 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.908     3.092    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.040     3.131    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.427    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U4/Red2_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@3.333ns - clk_out1_cpuclk fall@3.333ns)
  Data Path Delay:        0.631ns  (logic 0.146ns (23.153%)  route 0.485ns (76.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns = ( 3.060 - 3.333 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 2.782 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.252     3.585 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.026    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339     1.687 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510     2.197    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.223 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.559     2.782    U4/clk_out1
    SLICE_X53Y107        FDRE                                         r  U4/Red2_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.146     2.928 r  U4/Red2_reg[22]/Q
                         net (fo=8, routed)           0.485     3.412    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                      3.333     3.333 f  
    U20                                               0.000     3.333 f  fpga_clk (IN)
                         net (fo=0)                   0.000     3.333    U0/UCLK/inst/clk_in1
    U20                  IBUF (Prop_ibuf_I_O)         0.442     3.775 f  U0/UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.256    U0/UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     1.599 f  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556     2.154    U0/UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.183 f  U0/UCLK/inst/clkout1_buf/O
                         net (fo=1255, routed)        0.877     3.060    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.194     2.866    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     3.162    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U0/UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y19    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X3Y19    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y17    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y17    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y19    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y19    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y21    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X1Y21    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y13    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y13    U9/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.667       153.333    PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X39Y91    U4/imem_reg[6][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X40Y92    U4/imem_reg[6][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X64Y63    U9/ins_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y101   U4/imem_reg[0][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y101   U4/imem_reg[0][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y101   U4/imem_reg[0][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y101   U4/imem_reg[0][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X40Y92    U4/imem_reg[6][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X37Y92    U4/imem_reg[7][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X64Y63    U9/ins_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X53Y100   U4/Red2_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X56Y100   U4/Red2_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X72Y94    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X72Y94    U1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y105   U4/imem_reg[0][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y104   U4/imem_reg[7][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y104   U4/imem_reg[7][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X52Y89    U4/imem_reg[8][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X48Y103   U4/imem_reg[12][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.333       2.833      SLICE_X49Y103   U4/imem_reg[14][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U0/UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   U0/UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  U0/UCLK/inst/plle2_adv_inst/CLKFBOUT



