{
  "id": "39",
  "stream": "electronics-and-communication-engineering",
  "packet": "2022",
  "year": "2022",
  "type": "MCQ",
  "key": "D\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n51",
  "question_text": "Question 39 \n \n \nNetwork Theory\nConsider the circuit shown in the figure with input \n( )\nV t\n  in volts. The sinusoidal steady state current \n( )\nI t\nflowing through the circuit is shown graphically (where \n\ud835\udc61\n is in seconds). The circuit element \n\ud835\udc4d\n can be\n1\n\uf057\n( )\nI t\n4\nt\n\uf070\n\uf03d\n1 A\n2\nt\n( )\nI t\n( )\nsin\nV t\nt\n\uf03d\nZ\n1 A\n2\n\uf02d\n0 A\n\n(A) a capacitor of 1 F \n(B) an inductor of \n3 H\n(C) a capacitor of \n3 F\n \n(D) an inductor of 1 H",
  "answer_text": "D\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n51",
  "explanation_text": "Sol.\n \nGiven circuit and the waveform of sinusoidal steady state current \n( )\nI t\n  is shown below,\n1\n\uf057\n( )\nI t\n4\nt\n\uf070\n\uf03d\n1 A\n2\nt\n( )\nI t\n( )\nsin\nV t\nt\n\uf03d\nZ\n1 A\n2\n\uf02d\n0 A\n\n..\nMethod 1\n..\nFrom the waveform of current \n( )\nI t\n , the current is lagging with respect to supply voltage \n( ),\nV t\n  because at\n0,\nt\n \uf03d\n \n( )\nV t\n  is 0 and \n,\n4\nt\n\uf070\n\uf03d\n \n( )\nI t\n  is 0.\nHence, the circuit element \nZ\n  is inductor.\nThus, \nL\nZ\njX\n\uf03d\nPeak value of current \n1\n( )\nA\n2\nI t\n \uf03d\nPeak value of voltage \n( )\n1V\nV t\n \uf03d\nTherefore impedance of circuit, \n1\n(\n)\n2\n1\n2\nL\nR\njX\n\uf02b\n\uf03d\n\uf03d\n\uf057\n2\nL\nR\njX\n\uf02b\n\uf03d\n\uf057\n2\n2\n2\nL\nR\nX\n\uf02b\n\uf03d\n2\n1\n2\nL\nX\n\uf02b\n\uf03d\n2\n1\n2\nL\nX\n\uf02b\n\uf03d\n2\n1\nL\nX\n \uf03d\n1\nL\nX\n \uf03d\uf057\nSince, \nL\nX\nL\n\uf03d\uf077\n1\nL\n\uf077\uf03d\nHere \n1rad/sec\n\uf077\uf03d\n1H\nL\n \uf03d\nHence, the correct option is (D).\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n52\n\n\uf026\n Key Point\nFrom the given current \n( )\nI t\n  and voltage \n( )\nV t\n  waveform it is clear that,\n(\n0)\n0\nV t\n \uf03d\n\uf03d\n0\n4\nI t\n\uf070\n\uf0e6\n\uf0f6\n\uf03d\n\uf03d\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\nIt shows current \n( )\nI t\n  is lagging from voltage \n( )\nV t\n .\n..\nMethod 2\n..\nUsing sinusoidal steady state analysis :\n4\nt\n\uf070\n\uf03d\n1 A\n2\n( )\nI t\n1\n\uf057\n( )\nI t\nZ\n( )\nsin\nV t\nt\n\uf03d\n0A\nt\n1 A\n2\n\uf02d\nGiven :\n \n( )\nsin\nV t\nt\n\uf03d\n, \n1 rad/sec\n\uf077\uf03d\nFrom circuit, \n( )\nsin\n( )\n1\n1\nV t\nt\nI t\nZ\nZ\n\uf03d\n\uf03d\n\uf02b\n\uf02b\n\u2026(i)\nThe given waveform of current \n( )\nI t\n  and voltage \n( )\nV t\n  is shown below,\nAmplitude\n( )\nsin\nV t\nt\n\uf03d\n1\n( )\nsin\n4\n2\nI t\nt\n\uf070\n\uf0e6\n\uf0f6\n\uf03d\n\uf02d\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\n1\n1\n2\n9\n4\n\uf070\n3\n2\n\uf070\n7\n4\n\uf070\n2\n\uf070\n\uf070\nt\n(0, 0)\n4\n\uf070\n1\n2\n\uf070\n3\n4\n\uf070\n5\n4\n\uf070\n2\n\uf02d\n1\n\uf02d\n\nFrom above figure it is clear that current, \n1\n( )\nsin\n4\n2\nI t\nt\n\uf070\n\uf0e6\n\uf0f6\n\uf03d\n\uf02d\n\uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\n, it shows \n( )\nI t\n  lags from voltage \n( )\nV t\n  by\nan angle of \n4\n\uf070\n it mean given circuit offer lagging power factor that\u2019s why Z must be inductive reactance.\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n53\n\nThus, \nZ\nj L\n\uf03d\uf077\n so equation (i) becomes as,\nsin\n( )\n1\nt\nI t\nj L\n\uf03d\uf077\uf02b\nIf \n1 H\nL\n \uf03d\n, then and only then,\n0\nsin\nsin\n( )\n1 1\n2 45\nt\nt\nI t\nj\n\uf03d\n\uf03d\n\uf02b\n\uf0d0\n\n0\n1\n( )\nsin(\n45 )\n2\nI t\nt\n\uf03d\n\uf02d\nHence, the correct option is (D)."
}