ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	Error_Handler:
  27              	.LFB135:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "spi.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "NRF24L01.h"
  29:Core/Src/main.c **** #include "stdio.h"
  30:Core/Src/main.c **** 
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** uint8_t tx_buf[32] = {11};
  51:Core/Src/main.c **** uint8_t ack_buf[32];
  52:Core/Src/main.c **** uint8_t sta;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE END 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  80:Core/Src/main.c ****   HAL_Init();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Configure the system clock */
  87:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Initialize all configured peripherals */
  94:Core/Src/main.c ****   MX_GPIO_Init();
  95:Core/Src/main.c ****   MX_USART1_UART_Init();
  96:Core/Src/main.c ****   MX_SPI2_Init();
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** 	while(NRF24L01_Check())
 100:Core/Src/main.c **** 	{
 101:Core/Src/main.c ****     printf("Can not find NRF24L01.\r\n"); 
 102:Core/Src/main.c **** 		HAL_Delay(1000);
 103:Core/Src/main.c **** 	}
 104:Core/Src/main.c ****   printf("NRF24L01 connect sucessfully.\r\n");
 105:Core/Src/main.c ****   NRF24L01_TX_Mode();
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Infinite loop */
 110:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 111:Core/Src/main.c ****   while (1)
 112:Core/Src/main.c ****   {
 113:Core/Src/main.c ****     /* USER CODE END WHILE */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 116:Core/Src/main.c ****  
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****     sta = NRF24L01_TxPacket(tx_buf,ack_buf);
 119:Core/Src/main.c ****     if(sta == TX_OK)
 120:Core/Src/main.c ****     {
 121:Core/Src/main.c ****       printf("TX Success.\r\n");
 122:Core/Src/main.c ****     }
 123:Core/Src/main.c ****     else if(sta == RX_OK)
 124:Core/Src/main.c ****     {
 125:Core/Src/main.c ****       printf("RX_ACK_OK,ack_buf:%s.\r\n",ack_buf);
 126:Core/Src/main.c ****     }
 127:Core/Src/main.c ****     else
 128:Core/Src/main.c ****     {
 129:Core/Src/main.c ****       printf("TX Fail!\r\n");
 130:Core/Src/main.c ****     } 
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   }
 134:Core/Src/main.c ****   /* USER CODE END 3 */
 135:Core/Src/main.c **** }
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** /**
 138:Core/Src/main.c ****   * @brief System Clock Configuration
 139:Core/Src/main.c ****   * @retval None
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c **** void SystemClock_Config(void)
 142:Core/Src/main.c **** {
 143:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 144:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 4


 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 147:Core/Src/main.c ****   */
 148:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 149:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 150:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 151:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 161:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 162:Core/Src/main.c ****   {
 163:Core/Src/main.c ****     Error_Handler();
 164:Core/Src/main.c ****   }
 165:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 168:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c **** }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /* USER CODE END 4 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** /**
 185:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 186:Core/Src/main.c ****   * @retval None
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c **** void Error_Handler(void)
 189:Core/Src/main.c **** {
  29              		.loc 1 189 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 190:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 191:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 192:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 192 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 5


  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 6


  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 7


 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 140 27 view .LVU2
  40              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 142 3 view .LVU3
  42              		.syntax unified
  43              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 193:Core/Src/main.c ****   while (1)
  51              		.loc 1 193 3 discriminator 1 view .LVU4
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****   }
  52              		.loc 1 195 3 discriminator 1 view .LVU5
 193:Core/Src/main.c ****   while (1)
  53              		.loc 1 193 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE135:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 8


  64              		.fpu fpv4-sp-d16
  66              	SystemClock_Config:
  67              	.LFB134:
 142:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  68              		.loc 1 142 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 80
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72 0000 00B5     		push	{lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 4
  75              		.cfi_offset 14, -4
  76 0002 95B0     		sub	sp, sp, #84
  77              	.LCFI1:
  78              		.cfi_def_cfa_offset 88
 143:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 143 3 view .LVU8
 143:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  80              		.loc 1 143 22 is_stmt 0 view .LVU9
  81 0004 3022     		movs	r2, #48
  82 0006 0021     		movs	r1, #0
  83 0008 08A8     		add	r0, sp, #32
  84 000a FFF7FEFF 		bl	memset
  85              	.LVL0:
 144:Core/Src/main.c **** 
  86              		.loc 1 144 3 is_stmt 1 view .LVU10
 144:Core/Src/main.c **** 
  87              		.loc 1 144 22 is_stmt 0 view .LVU11
  88 000e 0023     		movs	r3, #0
  89 0010 0393     		str	r3, [sp, #12]
  90 0012 0493     		str	r3, [sp, #16]
  91 0014 0593     		str	r3, [sp, #20]
  92 0016 0693     		str	r3, [sp, #24]
  93 0018 0793     		str	r3, [sp, #28]
 148:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  94              		.loc 1 148 3 is_stmt 1 view .LVU12
  95              	.LBB6:
 148:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  96              		.loc 1 148 3 view .LVU13
  97 001a 0193     		str	r3, [sp, #4]
 148:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
  98              		.loc 1 148 3 view .LVU14
  99 001c 204A     		ldr	r2, .L9
 100 001e 116C     		ldr	r1, [r2, #64]
 101 0020 41F08051 		orr	r1, r1, #268435456
 102 0024 1164     		str	r1, [r2, #64]
 148:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 103              		.loc 1 148 3 view .LVU15
 104 0026 126C     		ldr	r2, [r2, #64]
 105 0028 02F08052 		and	r2, r2, #268435456
 106 002c 0192     		str	r2, [sp, #4]
 148:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 107              		.loc 1 148 3 view .LVU16
 108 002e 019A     		ldr	r2, [sp, #4]
 109              	.LBE6:
 148:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 110              		.loc 1 148 3 view .LVU17
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 9


 149:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 111              		.loc 1 149 3 view .LVU18
 112              	.LBB7:
 149:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 113              		.loc 1 149 3 view .LVU19
 114 0030 0293     		str	r3, [sp, #8]
 149:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 115              		.loc 1 149 3 view .LVU20
 116 0032 1C4A     		ldr	r2, .L9+4
 117 0034 1368     		ldr	r3, [r2]
 118 0036 23F44043 		bic	r3, r3, #49152
 119 003a 43F40043 		orr	r3, r3, #32768
 120 003e 1360     		str	r3, [r2]
 149:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 121              		.loc 1 149 3 view .LVU21
 122 0040 1368     		ldr	r3, [r2]
 123 0042 03F44043 		and	r3, r3, #49152
 124 0046 0293     		str	r3, [sp, #8]
 149:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 125              		.loc 1 149 3 view .LVU22
 126 0048 029B     		ldr	r3, [sp, #8]
 127              	.LBE7:
 149:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 128              		.loc 1 149 3 view .LVU23
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 129              		.loc 1 153 3 view .LVU24
 153:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 130              		.loc 1 153 36 is_stmt 0 view .LVU25
 131 004a 0123     		movs	r3, #1
 132 004c 0893     		str	r3, [sp, #32]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133              		.loc 1 154 3 is_stmt 1 view .LVU26
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 134              		.loc 1 154 30 is_stmt 0 view .LVU27
 135 004e 4FF48033 		mov	r3, #65536
 136 0052 0993     		str	r3, [sp, #36]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 137              		.loc 1 155 3 is_stmt 1 view .LVU28
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 138              		.loc 1 155 34 is_stmt 0 view .LVU29
 139 0054 0223     		movs	r3, #2
 140 0056 0E93     		str	r3, [sp, #56]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 141              		.loc 1 156 3 is_stmt 1 view .LVU30
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 142              		.loc 1 156 35 is_stmt 0 view .LVU31
 143 0058 4FF48002 		mov	r2, #4194304
 144 005c 0F92     		str	r2, [sp, #60]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 145              		.loc 1 157 3 is_stmt 1 view .LVU32
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 146              		.loc 1 157 30 is_stmt 0 view .LVU33
 147 005e 1922     		movs	r2, #25
 148 0060 1092     		str	r2, [sp, #64]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 149              		.loc 1 158 3 is_stmt 1 view .LVU34
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 10


 150              		.loc 1 158 30 is_stmt 0 view .LVU35
 151 0062 9022     		movs	r2, #144
 152 0064 1192     		str	r2, [sp, #68]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 153              		.loc 1 159 3 is_stmt 1 view .LVU36
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 154              		.loc 1 159 30 is_stmt 0 view .LVU37
 155 0066 1293     		str	r3, [sp, #72]
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 156              		.loc 1 160 3 is_stmt 1 view .LVU38
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 157              		.loc 1 160 30 is_stmt 0 view .LVU39
 158 0068 0423     		movs	r3, #4
 159 006a 1393     		str	r3, [sp, #76]
 161:Core/Src/main.c ****   {
 160              		.loc 1 161 3 is_stmt 1 view .LVU40
 161:Core/Src/main.c ****   {
 161              		.loc 1 161 7 is_stmt 0 view .LVU41
 162 006c 08A8     		add	r0, sp, #32
 163 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 164              	.LVL1:
 161:Core/Src/main.c ****   {
 165              		.loc 1 161 6 view .LVU42
 166 0072 80B9     		cbnz	r0, .L7
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 167              		.loc 1 167 3 is_stmt 1 view .LVU43
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 168              		.loc 1 167 31 is_stmt 0 view .LVU44
 169 0074 0F23     		movs	r3, #15
 170 0076 0393     		str	r3, [sp, #12]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 171              		.loc 1 169 3 is_stmt 1 view .LVU45
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 172              		.loc 1 169 34 is_stmt 0 view .LVU46
 173 0078 0221     		movs	r1, #2
 174 007a 0491     		str	r1, [sp, #16]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 175              		.loc 1 170 3 is_stmt 1 view .LVU47
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 176              		.loc 1 170 35 is_stmt 0 view .LVU48
 177 007c 0023     		movs	r3, #0
 178 007e 0593     		str	r3, [sp, #20]
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 179              		.loc 1 171 3 is_stmt 1 view .LVU49
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 180              		.loc 1 171 36 is_stmt 0 view .LVU50
 181 0080 4FF48053 		mov	r3, #4096
 182 0084 0693     		str	r3, [sp, #24]
 172:Core/Src/main.c **** 
 183              		.loc 1 172 3 is_stmt 1 view .LVU51
 172:Core/Src/main.c **** 
 184              		.loc 1 172 36 is_stmt 0 view .LVU52
 185 0086 0793     		str	r3, [sp, #28]
 174:Core/Src/main.c ****   {
 186              		.loc 1 174 3 is_stmt 1 view .LVU53
 174:Core/Src/main.c ****   {
 187              		.loc 1 174 7 is_stmt 0 view .LVU54
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 11


 188 0088 03A8     		add	r0, sp, #12
 189 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 190              	.LVL2:
 174:Core/Src/main.c ****   {
 191              		.loc 1 174 6 view .LVU55
 192 008e 20B9     		cbnz	r0, .L8
 178:Core/Src/main.c **** 
 193              		.loc 1 178 1 view .LVU56
 194 0090 15B0     		add	sp, sp, #84
 195              	.LCFI2:
 196              		.cfi_remember_state
 197              		.cfi_def_cfa_offset 4
 198              		@ sp needed
 199 0092 5DF804FB 		ldr	pc, [sp], #4
 200              	.L7:
 201              	.LCFI3:
 202              		.cfi_restore_state
 163:Core/Src/main.c ****   }
 203              		.loc 1 163 5 is_stmt 1 view .LVU57
 204 0096 FFF7FEFF 		bl	Error_Handler
 205              	.LVL3:
 206              	.L8:
 176:Core/Src/main.c ****   }
 207              		.loc 1 176 5 view .LVU58
 208 009a FFF7FEFF 		bl	Error_Handler
 209              	.LVL4:
 210              	.L10:
 211 009e 00BF     		.align	2
 212              	.L9:
 213 00a0 00380240 		.word	1073887232
 214 00a4 00700040 		.word	1073770496
 215              		.cfi_endproc
 216              	.LFE134:
 218              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 219              		.align	2
 220              	.LC0:
 221 0000 43616E20 		.ascii	"Can not find NRF24L01.\015\000"
 221      6E6F7420 
 221      66696E64 
 221      204E5246 
 221      32344C30 
 222              		.align	2
 223              	.LC1:
 224 0018 4E524632 		.ascii	"NRF24L01 connect sucessfully.\015\000"
 224      344C3031 
 224      20636F6E 
 224      6E656374 
 224      20737563 
 225 0037 00       		.align	2
 226              	.LC2:
 227 0038 54582053 		.ascii	"TX Success.\015\000"
 227      75636365 
 227      73732E0D 
 227      00
 228 0045 000000   		.align	2
 229              	.LC3:
 230 0048 52585F41 		.ascii	"RX_ACK_OK,ack_buf:%s.\015\012\000"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 12


 230      434B5F4F 
 230      4B2C6163 
 230      6B5F6275 
 230      663A2573 
 231              		.align	2
 232              	.LC4:
 233 0060 54582046 		.ascii	"TX Fail!\015\000"
 233      61696C21 
 233      0D00
 234              		.section	.text.main,"ax",%progbits
 235              		.align	1
 236              		.global	main
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 240              		.fpu fpv4-sp-d16
 242              	main:
 243              	.LFB133:
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 244              		.loc 1 72 1 view -0
 245              		.cfi_startproc
 246              		@ Volatile: function does not return.
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 08B5     		push	{r3, lr}
 250              	.LCFI4:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 3, -8
 253              		.cfi_offset 14, -4
  80:Core/Src/main.c **** 
 254              		.loc 1 80 3 view .LVU60
 255 0002 FFF7FEFF 		bl	HAL_Init
 256              	.LVL5:
  87:Core/Src/main.c **** 
 257              		.loc 1 87 3 view .LVU61
 258 0006 FFF7FEFF 		bl	SystemClock_Config
 259              	.LVL6:
  94:Core/Src/main.c ****   MX_USART1_UART_Init();
 260              		.loc 1 94 3 view .LVU62
 261 000a FFF7FEFF 		bl	MX_GPIO_Init
 262              	.LVL7:
  95:Core/Src/main.c ****   MX_SPI2_Init();
 263              		.loc 1 95 3 view .LVU63
 264 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 265              	.LVL8:
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 266              		.loc 1 96 3 view .LVU64
 267 0012 FFF7FEFF 		bl	MX_SPI2_Init
 268              	.LVL9:
  99:Core/Src/main.c **** 	{
 269              		.loc 1 99 2 view .LVU65
  99:Core/Src/main.c **** 	{
 270              		.loc 1 99 7 is_stmt 0 view .LVU66
 271 0016 06E0     		b	.L12
 272              	.L13:
 101:Core/Src/main.c **** 		HAL_Delay(1000);
 273              		.loc 1 101 5 is_stmt 1 view .LVU67
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 13


 274 0018 1348     		ldr	r0, .L20
 275 001a FFF7FEFF 		bl	puts
 276              	.LVL10:
 102:Core/Src/main.c **** 	}
 277              		.loc 1 102 3 view .LVU68
 278 001e 4FF47A70 		mov	r0, #1000
 279 0022 FFF7FEFF 		bl	HAL_Delay
 280              	.LVL11:
 281              	.L12:
  99:Core/Src/main.c **** 	{
 282              		.loc 1 99 7 view .LVU69
  99:Core/Src/main.c **** 	{
 283              		.loc 1 99 8 is_stmt 0 view .LVU70
 284 0026 FFF7FEFF 		bl	NRF24L01_Check
 285              	.LVL12:
  99:Core/Src/main.c **** 	{
 286              		.loc 1 99 7 view .LVU71
 287 002a 0028     		cmp	r0, #0
 288 002c F4D1     		bne	.L13
 104:Core/Src/main.c ****   NRF24L01_TX_Mode();
 289              		.loc 1 104 3 is_stmt 1 view .LVU72
 290 002e 0F48     		ldr	r0, .L20+4
 291 0030 FFF7FEFF 		bl	puts
 292              	.LVL13:
 105:Core/Src/main.c **** 
 293              		.loc 1 105 3 view .LVU73
 294 0034 FFF7FEFF 		bl	NRF24L01_TX_Mode
 295              	.LVL14:
 296 0038 06E0     		b	.L14
 297              	.L19:
 121:Core/Src/main.c ****     }
 298              		.loc 1 121 7 view .LVU74
 299 003a 0D48     		ldr	r0, .L20+8
 300 003c FFF7FEFF 		bl	puts
 301              	.LVL15:
 302 0040 02E0     		b	.L14
 303              	.L17:
 129:Core/Src/main.c ****     } 
 304              		.loc 1 129 7 view .LVU75
 305 0042 0C48     		ldr	r0, .L20+12
 306 0044 FFF7FEFF 		bl	puts
 307              	.LVL16:
 308              	.L14:
 111:Core/Src/main.c ****   {
 309              		.loc 1 111 3 view .LVU76
 118:Core/Src/main.c ****     if(sta == TX_OK)
 310              		.loc 1 118 5 view .LVU77
 118:Core/Src/main.c ****     if(sta == TX_OK)
 311              		.loc 1 118 11 is_stmt 0 view .LVU78
 312 0048 0B49     		ldr	r1, .L20+16
 313 004a 0C48     		ldr	r0, .L20+20
 314 004c FFF7FEFF 		bl	NRF24L01_TxPacket
 315              	.LVL17:
 118:Core/Src/main.c ****     if(sta == TX_OK)
 316              		.loc 1 118 9 view .LVU79
 317 0050 0B4B     		ldr	r3, .L20+24
 318 0052 1870     		strb	r0, [r3]
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 14


 119:Core/Src/main.c ****     {
 319              		.loc 1 119 5 is_stmt 1 view .LVU80
 119:Core/Src/main.c ****     {
 320              		.loc 1 119 7 is_stmt 0 view .LVU81
 321 0054 2028     		cmp	r0, #32
 322 0056 F0D0     		beq	.L19
 123:Core/Src/main.c ****     {
 323              		.loc 1 123 10 is_stmt 1 view .LVU82
 123:Core/Src/main.c ****     {
 324              		.loc 1 123 12 is_stmt 0 view .LVU83
 325 0058 4028     		cmp	r0, #64
 326 005a F2D1     		bne	.L17
 125:Core/Src/main.c ****     }
 327              		.loc 1 125 7 is_stmt 1 view .LVU84
 328 005c 0649     		ldr	r1, .L20+16
 329 005e 0948     		ldr	r0, .L20+28
 330 0060 FFF7FEFF 		bl	printf
 331              	.LVL18:
 332 0064 F0E7     		b	.L14
 333              	.L21:
 334 0066 00BF     		.align	2
 335              	.L20:
 336 0068 00000000 		.word	.LC0
 337 006c 18000000 		.word	.LC1
 338 0070 38000000 		.word	.LC2
 339 0074 60000000 		.word	.LC4
 340 0078 00000000 		.word	ack_buf
 341 007c 00000000 		.word	.LANCHOR0
 342 0080 00000000 		.word	sta
 343 0084 48000000 		.word	.LC3
 344              		.cfi_endproc
 345              	.LFE133:
 347              		.comm	sta,1,1
 348              		.comm	ack_buf,32,4
 349              		.global	tx_buf
 350              		.section	.data.tx_buf,"aw"
 351              		.align	2
 352              		.set	.LANCHOR0,. + 0
 355              	tx_buf:
 356 0000 0B00     		.ascii	"\013\000"
 357 0002 00000000 		.space	30
 357      00000000 
 357      00000000 
 357      00000000 
 357      00000000 
 358              		.text
 359              	.Letext0:
 360              		.file 3 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 361              		.file 4 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 362              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 363              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 364              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 365              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 366              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 367              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 368              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 369              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 15


 370              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 371              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 372              		.file 15 "Core/Inc/spi.h"
 373              		.file 16 "Core/Inc/usart.h"
 374              		.file 17 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 375              		.file 18 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 376              		.file 19 "d:\\vs_code_stm32\\9 2019-q4-major\\lib\\gcc\\arm-none-eabi\\9.2.1\\include\\stddef.h"
 377              		.file 20 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 378              		.file 21 "Core/Inc/gpio.h"
 379              		.file 22 "<built-in>"
 380              		.file 23 "Core/Inc/NRF24L01.h"
 381              		.file 24 "d:\\vs_code_stm32\\9 2019-q4-major\\arm-none-eabi\\include\\stdio.h"
ARM GAS  C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:18     .text.Error_Handler:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:66     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:213    .text.SystemClock_Config:000000a0 $d
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:219    .rodata.main.str1.4:00000000 $d
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:235    .text.main:00000000 $t
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:242    .text.main:00000000 main
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:336    .text.main:00000068 $d
                            *COM*:00000020 ack_buf
                            *COM*:00000001 sta
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:355    .data.tx_buf:00000000 tx_buf
C:\Users\Kiana\AppData\Local\Temp\ccfa8Ayv.s:351    .data.tx_buf:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_SPI2_Init
puts
HAL_Delay
NRF24L01_Check
NRF24L01_TX_Mode
NRF24L01_TxPacket
printf
