Information: Scenario func1_bst either not exists or is inactive. report_qor will skip it. (UID-1059)
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 19:54:46 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        4.2536
  Critical Path Slack:         0.1129
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.8481
  Critical Path Slack:         4.1770
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.0458
  Critical Path Slack:        -0.4522
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -1.2349
  No. of Violating Paths:      7.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            41.0000
  Critical Path Length:        5.3015
  Critical Path Slack:        -0.3457
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -2.8723
  No. of Violating Paths:     23.0000
  Worst Hold Violation:       -0.0795
  Total Hold Violation:       -3.0030
  No. of Hold Violations:    159.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.1714
  Critical Path Slack:         1.3745
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0318
  Total Hold Violation:       -0.0789
  No. of Hold Violations:      6.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31703
  Buf/Inv Cell Count:            7008
  Buf Cell Count:                2194
  Inv Cell Count:                4814
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26299
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      84528.3196
  Noncombinational Area:   46412.1604
  Buf/Inv Area:            13146.8800
  Total Buffer Area:        4611.2000
  Total Inverter Area:      8535.6800
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :    652831.5000
  Net YLength        :    557955.8125
  -----------------------------------
  Cell Area:              130940.4800
  Design Area:            130940.4800
  Net Length        :    1210787.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         34151
  Nets With Violations:            22
  Max Trans Violations:             3
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            289.2280
  -----------------------------------------
  Overall Compile Time:            290.5988
  Overall Compile Wall Clock Time: 291.6300

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.4522  TNS: 4.1073  Number of Violating Paths: 30  (with Crosstalk delta delays)
  Design  WNS: 0.4522  TNS: 4.1073  Number of Violating Paths: 30  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0795  TNS: 3.0819  Number of Violating Paths: 165  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0795  TNS: 3.0819  Number of Violating Paths: 165  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
