Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Wed Nov 21 21:15:02 2018
| Host             : zheng-PC running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : system_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.007 |
| Dynamic (W)              | 1.839 |
| Device Static (W)        | 0.167 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.9  |
| Junction Temperature (C) | 48.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.053 |        8 |       --- |             --- |
| Slice Logic              |     0.012 |    41832 |       --- |             --- |
|   LUT as Logic           |     0.010 |     8487 |     53200 |           15.95 |
|   Register               |     0.001 |    23524 |    106400 |           22.11 |
|   CARRY4                 |    <0.001 |      847 |     13300 |            6.37 |
|   F7/F8 Muxes            |    <0.001 |      348 |     53200 |            0.65 |
|   LUT as Shift Register  |    <0.001 |     2517 |     17400 |           14.47 |
|   Others                 |     0.000 |     1995 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        2 |     17400 |            0.01 |
| Signals                  |     0.018 |    32026 |       --- |             --- |
| Block RAM                |     0.006 |     29.5 |       140 |           21.07 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| DSPs                     |     0.001 |       56 |       220 |           25.45 |
| I/O                      |     0.027 |       91 |       125 |           72.80 |
| PS7                      |     1.614 |        1 |       --- |             --- |
| Static Power             |     0.167 |          |           |                 |
| Total                    |     2.007 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.111 |       0.092 |      0.019 |
| Vccaux    |       1.800 |     0.081 |       0.060 |      0.021 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.835 |       0.801 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-----------------------------------------------------------+-----------------+
| Clock               | Domain                                                    | Constraint (ns) |
+---------------------+-----------------------------------------------------------+-----------------+
| I                   | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             2.0 |
| clk_fpga_0          | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1          | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             6.7 |
| mmcm_fbclk_out      | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
| vid_io_out_clk_OBUF | system_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
+---------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                        | Power (W) |
+-------------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                              |     1.839 |
|   lcd_iic_scl_iobuf                                                                                         |     0.004 |
|   lcd_iic_sda_iobuf                                                                                         |     0.004 |
|   system_i                                                                                                  |     1.811 |
|     PinRedistribution_0                                                                                     |     0.000 |
|     ad_fft_0                                                                                                |     0.031 |
|       inst                                                                                                  |     0.031 |
|         f1                                                                                                  |     0.002 |
|           f1                                                                                                |    <0.001 |
|           f2                                                                                                |    <0.001 |
|         f2                                                                                                  |     0.029 |
|           f1                                                                                                |     0.015 |
|             f1                                                                                              |     0.014 |
|               U0                                                                                            |     0.014 |
|                 i_synth                                                                                     |     0.014 |
|                   axi_wrapper                                                                               |     0.003 |
|                     config_channel_fifo                                                                     |    <0.001 |
|                       gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                         fifo0                                                                               |    <0.001 |
|                     data_in_channel_fifo                                                                    |     0.002 |
|                       gen_non_real_time.data_in_fifo_pt1                                                    |     0.001 |
|                         fifo0                                                                               |    <0.001 |
|                     data_out_channel                                                                        |     0.001 |
|                       gen_non_real_time.fifo                                                                |     0.001 |
|                         fifo0                                                                               |     0.001 |
|                   xfft_inst                                                                                 |     0.011 |
|                     non_floating_point.arch_e.xfft_inst                                                     |     0.011 |
|                       control                                                                               |    <0.001 |
|                         addr_gen                                                                            |    <0.001 |
|                           io_addr_gen                                                                       |    <0.001 |
|                             count_delay                                                                     |    <0.001 |
|                             different_input_output_order.xk_index_max_delay                                 |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             dv_delay                                                                        |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             load_addr_valid_delay                                                           |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             xn_index_counter_addsub                                                         |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           no_cyclic_prefix.n_counter                                                        |    <0.001 |
|                             n_counter_addsub                                                                |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                           run_addr_gen                                                                      |    <0.001 |
|                             rank_counter_addsub                                                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             rotate_all.rotator                                                              |    <0.001 |
|                               fixed_pt_size.r9.rotator                                                      |    <0.001 |
|                             run_addr_delay                                                                  |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             run_addr_valid_delay                                                            |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             run_addr_valid_delay_reset                                                      |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                         block_ram_twiddle_gen.bram_twiddle_gen                                              |    <0.001 |
|                           tw0.twgen0                                                                        |    <0.001 |
|                         load_begin_delay                                                                    |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         state_machine                                                                       |    <0.001 |
|                         twiddle_im_delay                                                                    |    <0.001 |
|                         twiddle_re_delay                                                                    |    <0.001 |
|                       multichannel.multichannel_datapath[0].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[1].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[2].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[3].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[4].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[5].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[6].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|           f2                                                                                                |     0.015 |
|             f1                                                                                              |     0.014 |
|               U0                                                                                            |     0.014 |
|                 i_synth                                                                                     |     0.014 |
|                   axi_wrapper                                                                               |     0.003 |
|                     config_channel_fifo                                                                     |    <0.001 |
|                       gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                         fifo0                                                                               |    <0.001 |
|                     data_in_channel_fifo                                                                    |     0.002 |
|                       gen_non_real_time.data_in_fifo_pt1                                                    |     0.001 |
|                         fifo0                                                                               |    <0.001 |
|                     data_out_channel                                                                        |     0.001 |
|                       gen_non_real_time.fifo                                                                |     0.001 |
|                         fifo0                                                                               |     0.001 |
|                   xfft_inst                                                                                 |     0.011 |
|                     non_floating_point.arch_e.xfft_inst                                                     |     0.011 |
|                       control                                                                               |    <0.001 |
|                         addr_gen                                                                            |    <0.001 |
|                           io_addr_gen                                                                       |    <0.001 |
|                             count_delay                                                                     |    <0.001 |
|                             different_input_output_order.xk_index_max_delay                                 |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             dv_delay                                                                        |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             load_addr_valid_delay                                                           |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             xn_index_counter_addsub                                                         |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           no_cyclic_prefix.n_counter                                                        |    <0.001 |
|                             n_counter_addsub                                                                |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                           run_addr_gen                                                                      |    <0.001 |
|                             rank_counter_addsub                                                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             rotate_all.rotator                                                              |    <0.001 |
|                               fixed_pt_size.r9.rotator                                                      |    <0.001 |
|                             run_addr_delay                                                                  |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             run_addr_valid_delay                                                            |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                             run_addr_valid_delay_reset                                                      |    <0.001 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                                 i_bb_inst                                                                   |    <0.001 |
|                         block_ram_twiddle_gen.bram_twiddle_gen                                              |    <0.001 |
|                           tw0.twgen0                                                                        |    <0.001 |
|                         load_begin_delay                                                                    |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         state_machine                                                                       |    <0.001 |
|                         twiddle_im_delay                                                                    |    <0.001 |
|                         twiddle_re_delay                                                                    |    <0.001 |
|                       multichannel.multichannel_datapath[0].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[1].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[2].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[3].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[4].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[5].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|                       multichannel.multichannel_datapath[6].datapath                                        |     0.001 |
|                         bfly_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         butterfly_inst                                                                      |    <0.001 |
|                           logic_butterfly.add_i                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                           logic_butterfly.add_r                                                             |    <0.001 |
|                             adder                                                                           |    <0.001 |
|                               i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                                 no_pipelining.the_addsub                                                    |    <0.001 |
|                                   i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                                     i_q.i_simple.qreg                                                       |    <0.001 |
|                         complex_multiplier                                                                  |    <0.001 |
|                           i_cmpy                                                                            |    <0.001 |
|                             four_mult_structure.use_dsp.i_dsp                                               |    <0.001 |
|                               drive_single_outputs.resync_logic                                             |    <0.001 |
|                                 so_start_delay                                                              |    <0.001 |
|                               re_im                                                                         |    <0.001 |
|                                 use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0                |    <0.001 |
|                                 use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Brdelay0                |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im1 |    <0.001 |
|                                 use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                               so_inputs.i_mux                                                               |     0.000 |
|                               so_inputs.r_mux                                                               |     0.000 |
|                         has_rounding.rounder_imag                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         has_rounding.rounder_real                                                           |    <0.001 |
|                           gated_incrementer                                                                 |     0.000 |
|                             i_baseblox.i_baseblox_addsub                                                    |     0.000 |
|                               no_pipelining.the_addsub                                                      |     0.000 |
|                                 i_lut6.i_lut6_addsub                                                        |     0.000 |
|                           pos_fullscale_detect                                                              |     0.000 |
|                           reg_gate.delay_d_2                                                                |    <0.001 |
|                         input_delay_im                                                                      |    <0.001 |
|                         input_delay_re                                                                      |    <0.001 |
|                         memory                                                                              |    <0.001 |
|                           blk_ram.dpm_no_split.use_bram_only.mem                                            |    <0.001 |
|                         read_bottom_delay                                                                   |    <0.001 |
|                           no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                             i_bb_inst                                                                       |    <0.001 |
|                         top_data_im_delay                                                                   |    <0.001 |
|                         top_data_re_delay                                                                   |    <0.001 |
|                         write_data_im_mux                                                                   |     0.000 |
|                         write_data_re_mux                                                                   |     0.000 |
|                         xk_im_mux                                                                           |    <0.001 |
|                         xk_re_mux                                                                           |    <0.001 |
|     axi_bram_ctrl_0                                                                                         |     0.002 |
|       U0                                                                                                    |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                          |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                               |     0.002 |
|             I_RD_CHNL                                                                                       |     0.001 |
|               I_WRAP_BRST                                                                                   |    <0.001 |
|             I_WR_CHNL                                                                                       |    <0.001 |
|               BID_FIFO                                                                                      |    <0.001 |
|               I_WRAP_BRST                                                                                   |    <0.001 |
|     axi_dynclk_0                                                                                            |     0.109 |
|       U0                                                                                                    |     0.109 |
|         Inst_mmcme2_drp                                                                                     |     0.108 |
|         axi_dynclk_S00_AXI_inst                                                                             |    <0.001 |
|     axi_gpio_0                                                                                              |    <0.001 |
|       U0                                                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                |    <0.001 |
|             I_DECODER                                                                                       |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                  |    <0.001 |
|         gpio_core_1                                                                                         |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                       |    <0.001 |
|     axi_mem_intercon                                                                                        |     0.001 |
|       s00_couplers                                                                                          |     0.001 |
|         auto_pc                                                                                             |     0.001 |
|           inst                                                                                              |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                                    |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                           |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                     |    <0.001 |
|                   inst                                                                                      |    <0.001 |
|                     fifo_gen_inst                                                                           |    <0.001 |
|                       inst_fifo_gen                                                                         |    <0.001 |
|                         gconvfifo.rf                                                                        |    <0.001 |
|                           grf.rf                                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                               gr1.rfwft                                                                     |    <0.001 |
|                               grss.rsts                                                                     |    <0.001 |
|                               rpntr                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                               gwss.wsts                                                                     |    <0.001 |
|                               wpntr                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                               gdm.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                            |    <0.001 |
|                             rstblk                                                                          |    <0.001 |
|     axi_vdma_0                                                                                              |     0.016 |
|       U0                                                                                                    |     0.016 |
|         AXI_LITE_REG_INTERFACE_I                                                                            |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                     |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                        |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                           |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                            |     0.002 |
|           I_CMDSTS                                                                                          |    <0.001 |
|           I_SM                                                                                              |    <0.001 |
|           I_STS_MNGR                                                                                        |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                   |    <0.001 |
|           VIDEO_REG_I                                                                                       |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                 |     0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                                        |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                       |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                               |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO                    |    <0.001 |
|             fg_builtin_fifo_inst                                                                            |    <0.001 |
|               inst_fifo_gen                                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                                |    <0.001 |
|                   gbi.bi                                                                                    |    <0.001 |
|                     g7ser_birst.rstbt                                                                       |    <0.001 |
|                     v7_bi_fifo.fblk                                                                         |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                                          |    <0.001 |
|                         gonep.inst_prim                                                                     |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                                          |    <0.001 |
|                         gonep.inst_prim                                                                     |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                                          |    <0.001 |
|                         gonep.inst_prim                                                                     |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                                          |    <0.001 |
|                         gonep.inst_prim                                                                     |    <0.001 |
|                       gextw[5].gnll_fifo.inst_extd                                                          |    <0.001 |
|                         gonep.inst_prim                                                                     |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                            |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                   |    <0.001 |
|           I_DMA_REGISTER                                                                                    |    <0.001 |
|           LITE_READ_MUX_I                                                                                   |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                        |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                    |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                 |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                       |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                    |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                   |     0.009 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                 |     0.009 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                             |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                     |     0.005 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                                            |    <0.001 |
|               I_DATA_FIFO                                                                                   |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                 |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                         |     0.004 |
|                     inst_fifo_gen                                                                           |     0.004 |
|                       gconvfifo.rf                                                                          |     0.004 |
|                         grf.rf                                                                              |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                             gr1.rfwft                                                                       |    <0.001 |
|                             grss.gdc.dc                                                                     |    <0.001 |
|                               gsym_dc.dc                                                                    |    <0.001 |
|                             grss.rsts                                                                       |    <0.001 |
|                             rpntr                                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                             gwss.wsts                                                                       |    <0.001 |
|                             wpntr                                                                           |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                             |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                        |     0.004 |
|                               inst_blk_mem_gen                                                              |     0.004 |
|                                 gnativebmg.native_blk_mem_gen                                               |     0.004 |
|                                   valid.cstr                                                                |     0.004 |
|                                     ramloop[0].ram.r                                                        |     0.001 |
|                                       prim_noinit.ram                                                       |     0.001 |
|                                     ramloop[1].ram.r                                                        |     0.003 |
|                                       prim_noinit.ram                                                       |     0.003 |
|             I_ADDR_CNTL                                                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                                            |    <0.001 |
|             I_CMD_STATUS                                                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                                            |    <0.001 |
|               I_CMD_FIFO                                                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                                            |    <0.001 |
|             I_MSTR_PCC                                                                                      |     0.002 |
|             I_RD_DATA_CNTL                                                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                                            |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                               |    <0.001 |
|             I_RESET                                                                                         |    <0.001 |
|         I_RST_MODULE                                                                                        |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                              |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                              |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                            |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                            |    <0.001 |
|     axis_subset_converter_0                                                                                 |     0.000 |
|     blk_mem_gen_0                                                                                           |    <0.001 |
|       U0                                                                                                    |    <0.001 |
|         inst_blk_mem_gen                                                                                    |    <0.001 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                    |    <0.001 |
|             valid.cstr                                                                                      |    <0.001 |
|               ramloop[0].ram.r                                                                              |    <0.001 |
|                 prim_noinit.ram                                                                             |    <0.001 |
|               ramloop[1].ram.r                                                                              |    <0.001 |
|                 prim_noinit.ram                                                                             |    <0.001 |
|     blk_mem_gen_1                                                                                           |     0.001 |
|       U0                                                                                                    |     0.001 |
|         inst_blk_mem_gen                                                                                    |     0.001 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                    |     0.001 |
|             valid.cstr                                                                                      |     0.001 |
|               ramloop[0].ram.r                                                                              |    <0.001 |
|                 prim_noinit.ram                                                                             |    <0.001 |
|               ramloop[1].ram.r                                                                              |    <0.001 |
|                 prim_noinit.ram                                                                             |    <0.001 |
|     fft_reset1_0                                                                                            |    <0.001 |
|       inst                                                                                                  |    <0.001 |
|         f1                                                                                                  |    <0.001 |
|         f2                                                                                                  |    <0.001 |
|     proc_sys_reset_0                                                                                        |    <0.001 |
|       U0                                                                                                    |    <0.001 |
|         EXT_LPF                                                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                         |    <0.001 |
|         SEQ                                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                                       |    <0.001 |
|     proc_sys_reset_1                                                                                        |    <0.001 |
|       U0                                                                                                    |    <0.001 |
|         EXT_LPF                                                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                         |    <0.001 |
|         SEQ                                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                                       |    <0.001 |
|     processing_system7_0                                                                                    |     1.616 |
|       inst                                                                                                  |     1.616 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                                                     |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                                                     |     0.000 |
|     processing_system7_0_axi_periph                                                                         |     0.015 |
|       m00_couplers                                                                                          |     0.002 |
|         auto_pc                                                                                             |     0.002 |
|           inst                                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                            |     0.002 |
|               RD.ar_channel_0                                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                                |    <0.001 |
|                 cmd_translator_0                                                                            |    <0.001 |
|                   incr_cmd_0                                                                                |    <0.001 |
|                   wrap_cmd_0                                                                                |    <0.001 |
|               RD.r_channel_0                                                                                |    <0.001 |
|                 rd_data_fifo_0                                                                              |    <0.001 |
|                 transaction_fifo_0                                                                          |    <0.001 |
|               SI_REG                                                                                        |    <0.001 |
|                 ar_pipe                                                                                     |    <0.001 |
|                 aw_pipe                                                                                     |    <0.001 |
|                 b_pipe                                                                                      |    <0.001 |
|                 r_pipe                                                                                      |    <0.001 |
|               WR.aw_channel_0                                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                                |    <0.001 |
|                 cmd_translator_0                                                                            |    <0.001 |
|                   incr_cmd_0                                                                                |    <0.001 |
|                   wrap_cmd_0                                                                                |    <0.001 |
|               WR.b_channel_0                                                                                |    <0.001 |
|                 bid_fifo_0                                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                                |    <0.001 |
|       m01_couplers                                                                                          |     0.002 |
|         auto_pc                                                                                             |     0.002 |
|           inst                                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                            |     0.002 |
|               RD.ar_channel_0                                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                                |    <0.001 |
|                 cmd_translator_0                                                                            |    <0.001 |
|                   incr_cmd_0                                                                                |    <0.001 |
|                   wrap_cmd_0                                                                                |    <0.001 |
|               RD.r_channel_0                                                                                |    <0.001 |
|                 rd_data_fifo_0                                                                              |    <0.001 |
|                 transaction_fifo_0                                                                          |    <0.001 |
|               SI_REG                                                                                        |    <0.001 |
|                 ar_pipe                                                                                     |    <0.001 |
|                 aw_pipe                                                                                     |    <0.001 |
|                 b_pipe                                                                                      |    <0.001 |
|                 r_pipe                                                                                      |    <0.001 |
|               WR.aw_channel_0                                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                                |    <0.001 |
|                 cmd_translator_0                                                                            |    <0.001 |
|                   incr_cmd_0                                                                                |    <0.001 |
|                   wrap_cmd_0                                                                                |    <0.001 |
|               WR.b_channel_0                                                                                |    <0.001 |
|                 bid_fifo_0                                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                                |    <0.001 |
|       m02_couplers                                                                                          |     0.002 |
|         auto_pc                                                                                             |     0.002 |
|           inst                                                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                            |     0.002 |
|               RD.ar_channel_0                                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                                |    <0.001 |
|                 cmd_translator_0                                                                            |    <0.001 |
|                   incr_cmd_0                                                                                |    <0.001 |
|                   wrap_cmd_0                                                                                |    <0.001 |
|               RD.r_channel_0                                                                                |    <0.001 |
|                 rd_data_fifo_0                                                                              |    <0.001 |
|                 transaction_fifo_0                                                                          |    <0.001 |
|               SI_REG                                                                                        |    <0.001 |
|                 ar_pipe                                                                                     |    <0.001 |
|                 aw_pipe                                                                                     |    <0.001 |
|                 b_pipe                                                                                      |    <0.001 |
|                 r_pipe                                                                                      |    <0.001 |
|               WR.aw_channel_0                                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                                |    <0.001 |
|                 cmd_translator_0                                                                            |    <0.001 |
|                   incr_cmd_0                                                                                |    <0.001 |
|                   wrap_cmd_0                                                                                |    <0.001 |
|               WR.b_channel_0                                                                                |    <0.001 |
|                 bid_fifo_0                                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                                |    <0.001 |
|       m04_couplers                                                                                          |     0.003 |
|         auto_pc                                                                                             |     0.003 |
|           inst                                                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                            |     0.003 |
|               RD.ar_channel_0                                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                                |    <0.001 |
|                 cmd_translator_0                                                                            |    <0.001 |
|                   incr_cmd_0                                                                                |    <0.001 |
|                   wrap_cmd_0                                                                                |    <0.001 |
|               RD.r_channel_0                                                                                |    <0.001 |
|                 rd_data_fifo_0                                                                              |    <0.001 |
|                 transaction_fifo_0                                                                          |    <0.001 |
|               SI_REG                                                                                        |    <0.001 |
|                 ar_pipe                                                                                     |    <0.001 |
|                 aw_pipe                                                                                     |    <0.001 |
|                 b_pipe                                                                                      |    <0.001 |
|                 r_pipe                                                                                      |    <0.001 |
|               WR.aw_channel_0                                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                                |    <0.001 |
|                 cmd_translator_0                                                                            |    <0.001 |
|                   incr_cmd_0                                                                                |    <0.001 |
|                   wrap_cmd_0                                                                                |    <0.001 |
|               WR.b_channel_0                                                                                |    <0.001 |
|                 bid_fifo_0                                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                                |    <0.001 |
|       s00_couplers                                                                                          |     0.000 |
|         auto_pc                                                                                             |     0.000 |
|       xbar                                                                                                  |     0.005 |
|         inst                                                                                                |     0.005 |
|           gen_samd.crossbar_samd                                                                            |     0.005 |
|             addr_arbiter_ar                                                                                 |    <0.001 |
|             addr_arbiter_aw                                                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                |    <0.001 |
|               b_pipe                                                                                        |    <0.001 |
|               r_pipe                                                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                |    <0.001 |
|               b_pipe                                                                                        |    <0.001 |
|               r_pipe                                                                                        |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                                |    <0.001 |
|               b_pipe                                                                                        |    <0.001 |
|               r_pipe                                                                                        |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                                |    <0.001 |
|               b_pipe                                                                                        |    <0.001 |
|               r_pipe                                                                                        |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                                |    <0.001 |
|               b_pipe                                                                                        |    <0.001 |
|               r_pipe                                                                                        |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                                |    <0.001 |
|               b_pipe                                                                                        |    <0.001 |
|               r_pipe                                                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                 |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                            |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                |     0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                            |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                  |    <0.001 |
|               wrouter_aw_fifo                                                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                              |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                              |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                              |    <0.001 |
|             splitter_aw_mi                                                                                  |    <0.001 |
|     pwm_0                                                                                                   |    <0.001 |
|       inst                                                                                                  |    <0.001 |
|     r_ram_0                                                                                                 |    <0.001 |
|       inst                                                                                                  |    <0.001 |
|     reset_0                                                                                                 |    <0.001 |
|       inst                                                                                                  |    <0.001 |
|     v_axi4s_vid_out_0                                                                                       |     0.005 |
|       inst                                                                                                  |     0.005 |
|         COUPLER_INST                                                                                        |     0.005 |
|           FIFO_INST                                                                                         |     0.004 |
|             inst_fifo_gen                                                                                   |     0.004 |
|               gconvfifo.rf                                                                                  |     0.004 |
|                 grf.rf                                                                                      |     0.004 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                |     0.002 |
|                     gsync_stage[1].rd_stg_inst                                                              |    <0.001 |
|                     gsync_stage[1].wr_stg_inst                                                              |    <0.001 |
|                     gsync_stage[2].rd_stg_inst                                                              |    <0.001 |
|                     gsync_stage[2].wr_stg_inst                                                              |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                  |    <0.001 |
|                     gr1.grdc2.rdc                                                                           |    <0.001 |
|                     gr1.rfwft                                                                               |    <0.001 |
|                     gras.rsts                                                                               |    <0.001 |
|                       c0                                                                                    |    <0.001 |
|                       c1                                                                                    |    <0.001 |
|                     rpntr                                                                                   |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                  |    <0.001 |
|                     gwas.wsts                                                                               |    <0.001 |
|                       c1                                                                                    |    <0.001 |
|                       c2                                                                                    |    <0.001 |
|                     wpntr                                                                                   |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                     |     0.002 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                |     0.002 |
|                       inst_blk_mem_gen                                                                      |     0.002 |
|                         gnativebmg.native_blk_mem_gen                                                       |     0.002 |
|                           valid.cstr                                                                        |     0.002 |
|                             ramloop[0].ram.r                                                                |    <0.001 |
|                               prim_noinit.ram                                                               |    <0.001 |
|                             ramloop[1].ram.r                                                                |    <0.001 |
|                               prim_noinit.ram                                                               |    <0.001 |
|                             ramloop[2].ram.r                                                                |    <0.001 |
|                               prim_noinit.ram                                                               |    <0.001 |
|                   rstblk                                                                                    |    <0.001 |
|         FORMATTER_INST                                                                                      |    <0.001 |
|         SYNC_INST                                                                                           |    <0.001 |
|     v_tc_0                                                                                                  |     0.015 |
|       U0                                                                                                    |     0.015 |
|         U_TC_TOP                                                                                            |     0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                                            |     0.001 |
|         U_VIDEO_CTRL                                                                                        |     0.013 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                              |    <0.001 |
|               I_DECODER                                                                                     |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                                     |     0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                                     |     0.003 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                 |     0.003 |
|     w_ram_0                                                                                                 |    <0.001 |
|       inst                                                                                                  |    <0.001 |
|     xlconcat_0                                                                                              |     0.000 |
|     xlconstant_2                                                                                            |     0.000 |
+-------------------------------------------------------------------------------------------------------------+-----------+


