
Ejercicio_2_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a470  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  0800a710  0800a710  0001a710  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aca4  0800aca4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800aca4  0800aca4  0001aca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800acac  0800acac  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800acac  0800acac  0001acac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800acb0  0800acb0  0001acb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  24000000  0800acb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b78  240001e0  0800ae94  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000d58  0800ae94  00020d58  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ae77  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d47  00000000  00000000  0003b085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  0003ddd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013b0  00000000  00000000  0003f298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b342  00000000  00000000  00040648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4e7  00000000  00000000  0007b98a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00186a79  00000000  00000000  00095e71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0021c8ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006854  00000000  00000000  0021c93c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e0 	.word	0x240001e0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a6f8 	.word	0x0800a6f8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e4 	.word	0x240001e4
 80002dc:	0800a6f8 	.word	0x0800a6f8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000698:	4b3d      	ldr	r3, [pc, #244]	; (8000790 <SystemInit+0xfc>)
 800069a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800069e:	4a3c      	ldr	r2, [pc, #240]	; (8000790 <SystemInit+0xfc>)
 80006a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006a8:	4b39      	ldr	r3, [pc, #228]	; (8000790 <SystemInit+0xfc>)
 80006aa:	691b      	ldr	r3, [r3, #16]
 80006ac:	4a38      	ldr	r2, [pc, #224]	; (8000790 <SystemInit+0xfc>)
 80006ae:	f043 0310 	orr.w	r3, r3, #16
 80006b2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006b4:	4b37      	ldr	r3, [pc, #220]	; (8000794 <SystemInit+0x100>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f003 030f 	and.w	r3, r3, #15
 80006bc:	2b06      	cmp	r3, #6
 80006be:	d807      	bhi.n	80006d0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006c0:	4b34      	ldr	r3, [pc, #208]	; (8000794 <SystemInit+0x100>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f023 030f 	bic.w	r3, r3, #15
 80006c8:	4a32      	ldr	r2, [pc, #200]	; (8000794 <SystemInit+0x100>)
 80006ca:	f043 0307 	orr.w	r3, r3, #7
 80006ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006d0:	4b31      	ldr	r3, [pc, #196]	; (8000798 <SystemInit+0x104>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a30      	ldr	r2, [pc, #192]	; (8000798 <SystemInit+0x104>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006dc:	4b2e      	ldr	r3, [pc, #184]	; (8000798 <SystemInit+0x104>)
 80006de:	2200      	movs	r2, #0
 80006e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006e2:	4b2d      	ldr	r3, [pc, #180]	; (8000798 <SystemInit+0x104>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	492c      	ldr	r1, [pc, #176]	; (8000798 <SystemInit+0x104>)
 80006e8:	4b2c      	ldr	r3, [pc, #176]	; (800079c <SystemInit+0x108>)
 80006ea:	4013      	ands	r3, r2
 80006ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ee:	4b29      	ldr	r3, [pc, #164]	; (8000794 <SystemInit+0x100>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	f003 0308 	and.w	r3, r3, #8
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d007      	beq.n	800070a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006fa:	4b26      	ldr	r3, [pc, #152]	; (8000794 <SystemInit+0x100>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f023 030f 	bic.w	r3, r3, #15
 8000702:	4a24      	ldr	r2, [pc, #144]	; (8000794 <SystemInit+0x100>)
 8000704:	f043 0307 	orr.w	r3, r3, #7
 8000708:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800070a:	4b23      	ldr	r3, [pc, #140]	; (8000798 <SystemInit+0x104>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000710:	4b21      	ldr	r3, [pc, #132]	; (8000798 <SystemInit+0x104>)
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000716:	4b20      	ldr	r3, [pc, #128]	; (8000798 <SystemInit+0x104>)
 8000718:	2200      	movs	r2, #0
 800071a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800071c:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <SystemInit+0x104>)
 800071e:	4a20      	ldr	r2, [pc, #128]	; (80007a0 <SystemInit+0x10c>)
 8000720:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000722:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <SystemInit+0x104>)
 8000724:	4a1f      	ldr	r2, [pc, #124]	; (80007a4 <SystemInit+0x110>)
 8000726:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000728:	4b1b      	ldr	r3, [pc, #108]	; (8000798 <SystemInit+0x104>)
 800072a:	4a1f      	ldr	r2, [pc, #124]	; (80007a8 <SystemInit+0x114>)
 800072c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800072e:	4b1a      	ldr	r3, [pc, #104]	; (8000798 <SystemInit+0x104>)
 8000730:	2200      	movs	r2, #0
 8000732:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000734:	4b18      	ldr	r3, [pc, #96]	; (8000798 <SystemInit+0x104>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	; (80007a8 <SystemInit+0x114>)
 8000738:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <SystemInit+0x104>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000740:	4b15      	ldr	r3, [pc, #84]	; (8000798 <SystemInit+0x104>)
 8000742:	4a19      	ldr	r2, [pc, #100]	; (80007a8 <SystemInit+0x114>)
 8000744:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <SystemInit+0x104>)
 8000748:	2200      	movs	r2, #0
 800074a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800074c:	4b12      	ldr	r3, [pc, #72]	; (8000798 <SystemInit+0x104>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a11      	ldr	r2, [pc, #68]	; (8000798 <SystemInit+0x104>)
 8000752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000756:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <SystemInit+0x104>)
 800075a:	2200      	movs	r2, #0
 800075c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <SystemInit+0x118>)
 8000760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000762:	4a12      	ldr	r2, [pc, #72]	; (80007ac <SystemInit+0x118>)
 8000764:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000768:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800076a:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <SystemInit+0x11c>)
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <SystemInit+0x120>)
 8000770:	4013      	ands	r3, r2
 8000772:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000776:	d202      	bcs.n	800077e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000778:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <SystemInit+0x124>)
 800077a:	2201      	movs	r2, #1
 800077c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800077e:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <SystemInit+0x128>)
 8000780:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000784:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000786:	bf00      	nop
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	e000ed00 	.word	0xe000ed00
 8000794:	52002000 	.word	0x52002000
 8000798:	58024400 	.word	0x58024400
 800079c:	eaf6ed7f 	.word	0xeaf6ed7f
 80007a0:	02020200 	.word	0x02020200
 80007a4:	01ff0000 	.word	0x01ff0000
 80007a8:	01010280 	.word	0x01010280
 80007ac:	580000c0 	.word	0x580000c0
 80007b0:	5c001000 	.word	0x5c001000
 80007b4:	ffff0000 	.word	0xffff0000
 80007b8:	51008108 	.word	0x51008108
 80007bc:	52004000 	.word	0x52004000

080007c0 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c4;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af02      	add	r7, sp, #8
 80007c6:	4603      	mov	r3, r0
 80007c8:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	f023 030f 	bic.w	r3, r3, #15
 80007d0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	011b      	lsls	r3, r3, #4
 80007d6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	f043 030c 	orr.w	r3, r3, #12
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80007e2:	7bfb      	ldrb	r3, [r7, #15]
 80007e4:	f043 0308 	orr.w	r3, r3, #8
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80007ec:	7bbb      	ldrb	r3, [r7, #14]
 80007ee:	f043 030c 	orr.w	r3, r3, #12
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80007f6:	7bbb      	ldrb	r3, [r7, #14]
 80007f8:	f043 0308 	orr.w	r3, r3, #8
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000800:	f107 0208 	add.w	r2, r7, #8
 8000804:	2364      	movs	r3, #100	; 0x64
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2304      	movs	r3, #4
 800080a:	214e      	movs	r1, #78	; 0x4e
 800080c:	4803      	ldr	r0, [pc, #12]	; (800081c <lcd_send_cmd+0x5c>)
 800080e:	f001 ff89 	bl	8002724 <HAL_I2C_Master_Transmit>
}
 8000812:	bf00      	nop
 8000814:	3710      	adds	r7, #16
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	240001fc 	.word	0x240001fc

08000820 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af02      	add	r7, sp, #8
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	f023 030f 	bic.w	r3, r3, #15
 8000830:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	011b      	lsls	r3, r3, #4
 8000836:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000838:	7bfb      	ldrb	r3, [r7, #15]
 800083a:	f043 030d 	orr.w	r3, r3, #13
 800083e:	b2db      	uxtb	r3, r3
 8000840:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	f043 0309 	orr.w	r3, r3, #9
 8000848:	b2db      	uxtb	r3, r3
 800084a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 800084c:	7bbb      	ldrb	r3, [r7, #14]
 800084e:	f043 030d 	orr.w	r3, r3, #13
 8000852:	b2db      	uxtb	r3, r3
 8000854:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000856:	7bbb      	ldrb	r3, [r7, #14]
 8000858:	f043 0309 	orr.w	r3, r3, #9
 800085c:	b2db      	uxtb	r3, r3
 800085e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000860:	f107 0208 	add.w	r2, r7, #8
 8000864:	2364      	movs	r3, #100	; 0x64
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	2304      	movs	r3, #4
 800086a:	214e      	movs	r1, #78	; 0x4e
 800086c:	4803      	ldr	r0, [pc, #12]	; (800087c <lcd_send_data+0x5c>)
 800086e:	f001 ff59 	bl	8002724 <HAL_I2C_Master_Transmit>
}
 8000872:	bf00      	nop
 8000874:	3710      	adds	r7, #16
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	240001fc 	.word	0x240001fc

08000880 <lcd_clear>:

void lcd_clear (void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8000886:	2080      	movs	r0, #128	; 0x80
 8000888:	f7ff ff9a 	bl	80007c0 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 800088c:	2300      	movs	r3, #0
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	e005      	b.n	800089e <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8000892:	2020      	movs	r0, #32
 8000894:	f7ff ffc4 	bl	8000820 <lcd_send_data>
	for (int i=0; i<70; i++)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	3301      	adds	r3, #1
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2b45      	cmp	r3, #69	; 0x45
 80008a2:	ddf6      	ble.n	8000892 <lcd_clear+0x12>
	}
}
 80008a4:	bf00      	nop
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b082      	sub	sp, #8
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
 80008b6:	6039      	str	r1, [r7, #0]
    switch (row)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d003      	beq.n	80008c6 <lcd_put_cur+0x18>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d005      	beq.n	80008d0 <lcd_put_cur+0x22>
 80008c4:	e009      	b.n	80008da <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008cc:	603b      	str	r3, [r7, #0]
            break;
 80008ce:	e004      	b.n	80008da <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80008d6:	603b      	str	r3, [r7, #0]
            break;
 80008d8:	bf00      	nop
    }

    lcd_send_cmd (col);
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff ff6e 	bl	80007c0 <lcd_send_cmd>
}
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <lcd_init>:


void lcd_init (void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80008f0:	2032      	movs	r0, #50	; 0x32
 80008f2:	f001 fb35 	bl	8001f60 <HAL_Delay>
	lcd_send_cmd (0x30);
 80008f6:	2030      	movs	r0, #48	; 0x30
 80008f8:	f7ff ff62 	bl	80007c0 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80008fc:	2005      	movs	r0, #5
 80008fe:	f001 fb2f 	bl	8001f60 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000902:	2030      	movs	r0, #48	; 0x30
 8000904:	f7ff ff5c 	bl	80007c0 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000908:	2001      	movs	r0, #1
 800090a:	f001 fb29 	bl	8001f60 <HAL_Delay>
	lcd_send_cmd (0x30);
 800090e:	2030      	movs	r0, #48	; 0x30
 8000910:	f7ff ff56 	bl	80007c0 <lcd_send_cmd>
	HAL_Delay(10);
 8000914:	200a      	movs	r0, #10
 8000916:	f001 fb23 	bl	8001f60 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800091a:	2020      	movs	r0, #32
 800091c:	f7ff ff50 	bl	80007c0 <lcd_send_cmd>
	HAL_Delay(10);
 8000920:	200a      	movs	r0, #10
 8000922:	f001 fb1d 	bl	8001f60 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000926:	2028      	movs	r0, #40	; 0x28
 8000928:	f7ff ff4a 	bl	80007c0 <lcd_send_cmd>
	HAL_Delay(1);
 800092c:	2001      	movs	r0, #1
 800092e:	f001 fb17 	bl	8001f60 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000932:	2008      	movs	r0, #8
 8000934:	f7ff ff44 	bl	80007c0 <lcd_send_cmd>
	HAL_Delay(1);
 8000938:	2001      	movs	r0, #1
 800093a:	f001 fb11 	bl	8001f60 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800093e:	2001      	movs	r0, #1
 8000940:	f7ff ff3e 	bl	80007c0 <lcd_send_cmd>
	HAL_Delay(1);
 8000944:	2001      	movs	r0, #1
 8000946:	f001 fb0b 	bl	8001f60 <HAL_Delay>
	HAL_Delay(1);
 800094a:	2001      	movs	r0, #1
 800094c:	f001 fb08 	bl	8001f60 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000950:	2006      	movs	r0, #6
 8000952:	f7ff ff35 	bl	80007c0 <lcd_send_cmd>
	HAL_Delay(1);
 8000956:	2001      	movs	r0, #1
 8000958:	f001 fb02 	bl	8001f60 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800095c:	200c      	movs	r0, #12
 800095e:	f7ff ff2f 	bl	80007c0 <lcd_send_cmd>
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}

08000966 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800096e:	e006      	b.n	800097e <lcd_send_string+0x18>
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	1c5a      	adds	r2, r3, #1
 8000974:	607a      	str	r2, [r7, #4]
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff ff51 	bl	8000820 <lcd_send_data>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d1f4      	bne.n	8000970 <lcd_send_string+0xa>
}
 8000986:	bf00      	nop
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000996:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800099a:	60fb      	str	r3, [r7, #12]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800099c:	bf00      	nop
 800099e:	4b93      	ldr	r3, [pc, #588]	; (8000bec <main+0x25c>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d004      	beq.n	80009b4 <main+0x24>
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	1e5a      	subs	r2, r3, #1
 80009ae:	60fa      	str	r2, [r7, #12]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	dcf4      	bgt.n	800099e <main+0xe>
  if ( timeout < 0 )
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	da01      	bge.n	80009be <main+0x2e>
  {
  Error_Handler();
 80009ba:	f000 fff1 	bl	80019a0 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009be:	f001 fa3d 	bl	8001e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c2:	f000 f93d 	bl	8000c40 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80009c6:	4b89      	ldr	r3, [pc, #548]	; (8000bec <main+0x25c>)
 80009c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009cc:	4a87      	ldr	r2, [pc, #540]	; (8000bec <main+0x25c>)
 80009ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80009d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009d6:	4b85      	ldr	r3, [pc, #532]	; (8000bec <main+0x25c>)
 80009d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009e0:	607b      	str	r3, [r7, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80009e4:	2000      	movs	r0, #0
 80009e6:	f001 fddf 	bl	80025a8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80009ea:	2100      	movs	r1, #0
 80009ec:	2000      	movs	r0, #0
 80009ee:	f001 fdf5 	bl	80025dc <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80009f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009f6:	60fb      	str	r3, [r7, #12]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80009f8:	bf00      	nop
 80009fa:	4b7c      	ldr	r3, [pc, #496]	; (8000bec <main+0x25c>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d104      	bne.n	8000a10 <main+0x80>
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	1e5a      	subs	r2, r3, #1
 8000a0a:	60fa      	str	r2, [r7, #12]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	dcf4      	bgt.n	80009fa <main+0x6a>
if ( timeout < 0 )
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	da01      	bge.n	8000a1a <main+0x8a>
{
Error_Handler();
 8000a16:	f000 ffc3 	bl	80019a0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a1a:	f000 fab9 	bl	8000f90 <MX_GPIO_Init>
  MX_I2C4_Init();
 8000a1e:	f000 f989 	bl	8000d34 <MX_I2C4_Init>
  MX_TIM2_Init();
 8000a22:	f000 fa1b 	bl	8000e5c <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000a26:	f000 fa67 	bl	8000ef8 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8000a2a:	f000 f9c3 	bl	8000db4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  // Revisión de conexión del MPU6050
  HAL_StatusTypeDef status;
  status = HAL_I2C_IsDeviceReady(&hi2c4, MPU6050_ADDR, 1, 3000);
 8000a2e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000a32:	2201      	movs	r2, #1
 8000a34:	21d0      	movs	r1, #208	; 0xd0
 8000a36:	486e      	ldr	r0, [pc, #440]	; (8000bf0 <main+0x260>)
 8000a38:	f002 f996 	bl	8002d68 <HAL_I2C_IsDeviceReady>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	72fb      	strb	r3, [r7, #11]
  if (status == HAL_OK) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 8000a40:	7afb      	ldrb	r3, [r7, #11]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d105      	bne.n	8000a52 <main+0xc2>
 8000a46:	2201      	movs	r2, #1
 8000a48:	2101      	movs	r1, #1
 8000a4a:	486a      	ldr	r0, [pc, #424]	; (8000bf4 <main+0x264>)
 8000a4c:	f001 fd78 	bl	8002540 <HAL_GPIO_WritePin>
 8000a50:	e005      	b.n	8000a5e <main+0xce>
  else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 8000a52:	2201      	movs	r2, #1
 8000a54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a58:	4866      	ldr	r0, [pc, #408]	; (8000bf4 <main+0x264>)
 8000a5a:	f001 fd71 	bl	8002540 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000a5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a62:	f001 fa7d 	bl	8001f60 <HAL_Delay>

  // Prueba de comunicación UART
  uart_buf_len = sprintf(uart_buf, "MPU6050 Temp test\r\n");
 8000a66:	4964      	ldr	r1, [pc, #400]	; (8000bf8 <main+0x268>)
 8000a68:	4864      	ldr	r0, [pc, #400]	; (8000bfc <main+0x26c>)
 8000a6a:	f007 fc4b 	bl	8008304 <siprintf>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	4b63      	ldr	r3, [pc, #396]	; (8000c00 <main+0x270>)
 8000a74:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart3, &uart_buf, uart_buf_len, 100);
 8000a76:	4b62      	ldr	r3, [pc, #392]	; (8000c00 <main+0x270>)
 8000a78:	881a      	ldrh	r2, [r3, #0]
 8000a7a:	2364      	movs	r3, #100	; 0x64
 8000a7c:	495f      	ldr	r1, [pc, #380]	; (8000bfc <main+0x26c>)
 8000a7e:	4861      	ldr	r0, [pc, #388]	; (8000c04 <main+0x274>)
 8000a80:	f005 ff16 	bl	80068b0 <HAL_UART_Transmit>

  // Inicialización del MPU6050
  MPU6050_init();
 8000a84:	f000 fb2a 	bl	80010dc <MPU6050_init>

  //Inicialización de interrupciones por timer
  HAL_TIM_Base_Start(&htim1);
 8000a88:	485f      	ldr	r0, [pc, #380]	; (8000c08 <main+0x278>)
 8000a8a:	f005 f987 	bl	8005d9c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8000a8e:	485f      	ldr	r0, [pc, #380]	; (8000c0c <main+0x27c>)
 8000a90:	f005 f9f4 	bl	8005e7c <HAL_TIM_Base_Start_IT>

  // Inicialización del LCD
  lcd_init();
 8000a94:	f7ff ff2a 	bl	80008ec <lcd_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (ind == 1){
 8000a98:	4b5d      	ldr	r3, [pc, #372]	; (8000c10 <main+0x280>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d125      	bne.n	8000aec <main+0x15c>
	  			lcd_clear();
 8000aa0:	f7ff feee 	bl	8000880 <lcd_clear>
	  			lcd_put_cur(0, 0);
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	f7ff ff01 	bl	80008ae <lcd_put_cur>
	  			lcd_send_string("Selection Sort:");
 8000aac:	4859      	ldr	r0, [pc, #356]	; (8000c14 <main+0x284>)
 8000aae:	f7ff ff5a 	bl	8000966 <lcd_send_string>
	  			lcd_put_cur(1, 0);
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f7ff fefa 	bl	80008ae <lcd_put_cur>
	  			lcd_buf_len = sprintf(lcd_buf, "%.2f useg", promSelSort);
 8000aba:	4b57      	ldr	r3, [pc, #348]	; (8000c18 <main+0x288>)
 8000abc:	edd3 7a00 	vldr	s15, [r3]
 8000ac0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ac4:	ec53 2b17 	vmov	r2, r3, d7
 8000ac8:	4954      	ldr	r1, [pc, #336]	; (8000c1c <main+0x28c>)
 8000aca:	4855      	ldr	r0, [pc, #340]	; (8000c20 <main+0x290>)
 8000acc:	f007 fc1a 	bl	8008304 <siprintf>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	b21a      	sxth	r2, r3
 8000ad4:	4b53      	ldr	r3, [pc, #332]	; (8000c24 <main+0x294>)
 8000ad6:	801a      	strh	r2, [r3, #0]
	  			lcd_send_string(lcd_buf);
 8000ad8:	4851      	ldr	r0, [pc, #324]	; (8000c20 <main+0x290>)
 8000ada:	f7ff ff44 	bl	8000966 <lcd_send_string>
	  			ind++;
 8000ade:	4b4c      	ldr	r3, [pc, #304]	; (8000c10 <main+0x280>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	4b4a      	ldr	r3, [pc, #296]	; (8000c10 <main+0x280>)
 8000ae8:	701a      	strb	r2, [r3, #0]
 8000aea:	e079      	b.n	8000be0 <main+0x250>
	  		} else if (ind == 2){
 8000aec:	4b48      	ldr	r3, [pc, #288]	; (8000c10 <main+0x280>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b02      	cmp	r3, #2
 8000af2:	d125      	bne.n	8000b40 <main+0x1b0>
	  			lcd_clear();
 8000af4:	f7ff fec4 	bl	8000880 <lcd_clear>
	  			lcd_put_cur(0, 0);
 8000af8:	2100      	movs	r1, #0
 8000afa:	2000      	movs	r0, #0
 8000afc:	f7ff fed7 	bl	80008ae <lcd_put_cur>
	  			lcd_send_string("Bubble Sort:");
 8000b00:	4849      	ldr	r0, [pc, #292]	; (8000c28 <main+0x298>)
 8000b02:	f7ff ff30 	bl	8000966 <lcd_send_string>
	  			lcd_put_cur(1, 0);
 8000b06:	2100      	movs	r1, #0
 8000b08:	2001      	movs	r0, #1
 8000b0a:	f7ff fed0 	bl	80008ae <lcd_put_cur>
	  			lcd_buf_len = sprintf(lcd_buf, "%.2f useg", promBubSort);
 8000b0e:	4b47      	ldr	r3, [pc, #284]	; (8000c2c <main+0x29c>)
 8000b10:	edd3 7a00 	vldr	s15, [r3]
 8000b14:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b18:	ec53 2b17 	vmov	r2, r3, d7
 8000b1c:	493f      	ldr	r1, [pc, #252]	; (8000c1c <main+0x28c>)
 8000b1e:	4840      	ldr	r0, [pc, #256]	; (8000c20 <main+0x290>)
 8000b20:	f007 fbf0 	bl	8008304 <siprintf>
 8000b24:	4603      	mov	r3, r0
 8000b26:	b21a      	sxth	r2, r3
 8000b28:	4b3e      	ldr	r3, [pc, #248]	; (8000c24 <main+0x294>)
 8000b2a:	801a      	strh	r2, [r3, #0]
	  			lcd_send_string(lcd_buf);
 8000b2c:	483c      	ldr	r0, [pc, #240]	; (8000c20 <main+0x290>)
 8000b2e:	f7ff ff1a 	bl	8000966 <lcd_send_string>
	  			ind++;
 8000b32:	4b37      	ldr	r3, [pc, #220]	; (8000c10 <main+0x280>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	3301      	adds	r3, #1
 8000b38:	b2da      	uxtb	r2, r3
 8000b3a:	4b35      	ldr	r3, [pc, #212]	; (8000c10 <main+0x280>)
 8000b3c:	701a      	strb	r2, [r3, #0]
 8000b3e:	e04f      	b.n	8000be0 <main+0x250>
	  		} else if(ind == 3){
 8000b40:	4b33      	ldr	r3, [pc, #204]	; (8000c10 <main+0x280>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	d125      	bne.n	8000b94 <main+0x204>
	  			lcd_clear();
 8000b48:	f7ff fe9a 	bl	8000880 <lcd_clear>
	  			lcd_put_cur(0, 0);
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	2000      	movs	r0, #0
 8000b50:	f7ff fead 	bl	80008ae <lcd_put_cur>
	  			lcd_send_string("Seq. Search:");
 8000b54:	4836      	ldr	r0, [pc, #216]	; (8000c30 <main+0x2a0>)
 8000b56:	f7ff ff06 	bl	8000966 <lcd_send_string>
	  			lcd_put_cur(1, 0);
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	2001      	movs	r0, #1
 8000b5e:	f7ff fea6 	bl	80008ae <lcd_put_cur>
	  			lcd_buf_len = sprintf(lcd_buf, "%.2f useg", promSeqSearch);
 8000b62:	4b34      	ldr	r3, [pc, #208]	; (8000c34 <main+0x2a4>)
 8000b64:	edd3 7a00 	vldr	s15, [r3]
 8000b68:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b6c:	ec53 2b17 	vmov	r2, r3, d7
 8000b70:	492a      	ldr	r1, [pc, #168]	; (8000c1c <main+0x28c>)
 8000b72:	482b      	ldr	r0, [pc, #172]	; (8000c20 <main+0x290>)
 8000b74:	f007 fbc6 	bl	8008304 <siprintf>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	b21a      	sxth	r2, r3
 8000b7c:	4b29      	ldr	r3, [pc, #164]	; (8000c24 <main+0x294>)
 8000b7e:	801a      	strh	r2, [r3, #0]
	  			lcd_send_string(lcd_buf);
 8000b80:	4827      	ldr	r0, [pc, #156]	; (8000c20 <main+0x290>)
 8000b82:	f7ff fef0 	bl	8000966 <lcd_send_string>
	  			ind++;
 8000b86:	4b22      	ldr	r3, [pc, #136]	; (8000c10 <main+0x280>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4b20      	ldr	r3, [pc, #128]	; (8000c10 <main+0x280>)
 8000b90:	701a      	strb	r2, [r3, #0]
 8000b92:	e025      	b.n	8000be0 <main+0x250>
	  		} else if (ind == 4){
 8000b94:	4b1e      	ldr	r3, [pc, #120]	; (8000c10 <main+0x280>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b04      	cmp	r3, #4
 8000b9a:	d121      	bne.n	8000be0 <main+0x250>
	  			lcd_clear();
 8000b9c:	f7ff fe70 	bl	8000880 <lcd_clear>
	  			lcd_put_cur(0, 0);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f7ff fe83 	bl	80008ae <lcd_put_cur>
	  			lcd_send_string("Binary Search:");
 8000ba8:	4823      	ldr	r0, [pc, #140]	; (8000c38 <main+0x2a8>)
 8000baa:	f7ff fedc 	bl	8000966 <lcd_send_string>
	  			lcd_put_cur(1, 0);
 8000bae:	2100      	movs	r1, #0
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	f7ff fe7c 	bl	80008ae <lcd_put_cur>
	  			lcd_buf_len = sprintf(lcd_buf, "%.2f useg", promBinSearch);
 8000bb6:	4b21      	ldr	r3, [pc, #132]	; (8000c3c <main+0x2ac>)
 8000bb8:	edd3 7a00 	vldr	s15, [r3]
 8000bbc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bc0:	ec53 2b17 	vmov	r2, r3, d7
 8000bc4:	4915      	ldr	r1, [pc, #84]	; (8000c1c <main+0x28c>)
 8000bc6:	4816      	ldr	r0, [pc, #88]	; (8000c20 <main+0x290>)
 8000bc8:	f007 fb9c 	bl	8008304 <siprintf>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	b21a      	sxth	r2, r3
 8000bd0:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <main+0x294>)
 8000bd2:	801a      	strh	r2, [r3, #0]
	  			lcd_send_string(lcd_buf);
 8000bd4:	4812      	ldr	r0, [pc, #72]	; (8000c20 <main+0x290>)
 8000bd6:	f7ff fec6 	bl	8000966 <lcd_send_string>
	  			ind = 1;
 8000bda:	4b0d      	ldr	r3, [pc, #52]	; (8000c10 <main+0x280>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	701a      	strb	r2, [r3, #0]
	  		}

	  	HAL_Delay(1000);
 8000be0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000be4:	f001 f9bc 	bl	8001f60 <HAL_Delay>
	  if (ind == 1){
 8000be8:	e756      	b.n	8000a98 <main+0x108>
 8000bea:	bf00      	nop
 8000bec:	58024400 	.word	0x58024400
 8000bf0:	240001fc 	.word	0x240001fc
 8000bf4:	58020400 	.word	0x58020400
 8000bf8:	0800a710 	.word	0x0800a710
 8000bfc:	2400038c 	.word	0x2400038c
 8000c00:	240003be 	.word	0x240003be
 8000c04:	240002e0 	.word	0x240002e0
 8000c08:	24000248 	.word	0x24000248
 8000c0c:	24000294 	.word	0x24000294
 8000c10:	24000d3c 	.word	0x24000d3c
 8000c14:	0800a724 	.word	0x0800a724
 8000c18:	24000d2c 	.word	0x24000d2c
 8000c1c:	0800a734 	.word	0x0800a734
 8000c20:	24000378 	.word	0x24000378
 8000c24:	24000388 	.word	0x24000388
 8000c28:	0800a740 	.word	0x0800a740
 8000c2c:	24000d30 	.word	0x24000d30
 8000c30:	0800a750 	.word	0x0800a750
 8000c34:	24000d34 	.word	0x24000d34
 8000c38:	0800a760 	.word	0x0800a760
 8000c3c:	24000d38 	.word	0x24000d38

08000c40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b09c      	sub	sp, #112	; 0x70
 8000c44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4a:	224c      	movs	r2, #76	; 0x4c
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f006 ff0e 	bl	8007a70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c54:	1d3b      	adds	r3, r7, #4
 8000c56:	2220      	movs	r2, #32
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f006 ff08 	bl	8007a70 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c60:	2004      	movs	r0, #4
 8000c62:	f002 fcc7 	bl	80035f4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c66:	2300      	movs	r3, #0
 8000c68:	603b      	str	r3, [r7, #0]
 8000c6a:	4b30      	ldr	r3, [pc, #192]	; (8000d2c <SystemClock_Config+0xec>)
 8000c6c:	699b      	ldr	r3, [r3, #24]
 8000c6e:	4a2f      	ldr	r2, [pc, #188]	; (8000d2c <SystemClock_Config+0xec>)
 8000c70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c74:	6193      	str	r3, [r2, #24]
 8000c76:	4b2d      	ldr	r3, [pc, #180]	; (8000d2c <SystemClock_Config+0xec>)
 8000c78:	699b      	ldr	r3, [r3, #24]
 8000c7a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c7e:	603b      	str	r3, [r7, #0]
 8000c80:	4b2b      	ldr	r3, [pc, #172]	; (8000d30 <SystemClock_Config+0xf0>)
 8000c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c84:	4a2a      	ldr	r2, [pc, #168]	; (8000d30 <SystemClock_Config+0xf0>)
 8000c86:	f043 0301 	orr.w	r3, r3, #1
 8000c8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000c8c:	4b28      	ldr	r3, [pc, #160]	; (8000d30 <SystemClock_Config+0xf0>)
 8000c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c90:	f003 0301 	and.w	r3, r3, #1
 8000c94:	603b      	str	r3, [r7, #0]
 8000c96:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c98:	bf00      	nop
 8000c9a:	4b24      	ldr	r3, [pc, #144]	; (8000d2c <SystemClock_Config+0xec>)
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ca2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ca6:	d1f8      	bne.n	8000c9a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000cac:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000cbe:	2378      	movs	r3, #120	; 0x78
 8000cc0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000cce:	230c      	movs	r3, #12
 8000cd0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f002 fce2 	bl	80036a8 <HAL_RCC_OscConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000cea:	f000 fe59 	bl	80019a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cee:	233f      	movs	r3, #63	; 0x3f
 8000cf0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000cfa:	2308      	movs	r3, #8
 8000cfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000cfe:	2340      	movs	r3, #64	; 0x40
 8000d00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000d02:	2340      	movs	r3, #64	; 0x40
 8000d04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000d06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d0a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000d0c:	2340      	movs	r3, #64	; 0x40
 8000d0e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d10:	1d3b      	adds	r3, r7, #4
 8000d12:	2104      	movs	r1, #4
 8000d14:	4618      	mov	r0, r3
 8000d16:	f003 f8f5 	bl	8003f04 <HAL_RCC_ClockConfig>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000d20:	f000 fe3e 	bl	80019a0 <Error_Handler>
  }
}
 8000d24:	bf00      	nop
 8000d26:	3770      	adds	r7, #112	; 0x70
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	58024800 	.word	0x58024800
 8000d30:	58000400 	.word	0x58000400

08000d34 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000d38:	4b1b      	ldr	r3, [pc, #108]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d3a:	4a1c      	ldr	r2, [pc, #112]	; (8000dac <MX_I2C4_Init+0x78>)
 8000d3c:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x307075B1;
 8000d3e:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d40:	4a1b      	ldr	r2, [pc, #108]	; (8000db0 <MX_I2C4_Init+0x7c>)
 8000d42:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000d44:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d50:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000d56:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d62:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d68:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000d6e:	480e      	ldr	r0, [pc, #56]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d70:	f001 fc48 	bl	8002604 <HAL_I2C_Init>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000d7a:	f000 fe11 	bl	80019a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4809      	ldr	r0, [pc, #36]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d82:	f002 fb9f 	bl	80034c4 <HAL_I2CEx_ConfigAnalogFilter>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000d8c:	f000 fe08 	bl	80019a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000d90:	2100      	movs	r1, #0
 8000d92:	4805      	ldr	r0, [pc, #20]	; (8000da8 <MX_I2C4_Init+0x74>)
 8000d94:	f002 fbe1 	bl	800355a <HAL_I2CEx_ConfigDigitalFilter>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000d9e:	f000 fdff 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	240001fc 	.word	0x240001fc
 8000dac:	58001c00 	.word	0x58001c00
 8000db0:	307075b1 	.word	0x307075b1

08000db4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b088      	sub	sp, #32
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dba:	f107 0310 	add.w	r3, r7, #16
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000dd2:	4b20      	ldr	r3, [pc, #128]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000dd4:	4a20      	ldr	r2, [pc, #128]	; (8000e58 <MX_TIM1_Init+0xa4>)
 8000dd6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 240;
 8000dd8:	4b1e      	ldr	r3, [pc, #120]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000dda:	22f0      	movs	r2, #240	; 0xf0
 8000ddc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dde:	4b1d      	ldr	r3, [pc, #116]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000de6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dec:	4b19      	ldr	r3, [pc, #100]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000df2:	4b18      	ldr	r3, [pc, #96]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df8:	4b16      	ldr	r3, [pc, #88]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000dfe:	4815      	ldr	r0, [pc, #84]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000e00:	f004 ff74 	bl	8005cec <HAL_TIM_Base_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000e0a:	f000 fdc9 	bl	80019a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	4619      	mov	r1, r3
 8000e1a:	480e      	ldr	r0, [pc, #56]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000e1c:	f005 f9f4 	bl	8006208 <HAL_TIM_ConfigClockSource>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000e26:	f000 fdbb 	bl	80019a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4806      	ldr	r0, [pc, #24]	; (8000e54 <MX_TIM1_Init+0xa0>)
 8000e3c:	f005 fc3c 	bl	80066b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000e46:	f000 fdab 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000e4a:	bf00      	nop
 8000e4c:	3720      	adds	r7, #32
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	24000248 	.word	0x24000248
 8000e58:	40010000 	.word	0x40010000

08000e5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e62:	f107 0310 	add.w	r3, r7, #16
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e70:	1d3b      	adds	r3, r7, #4
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e7a:	4b1e      	ldr	r3, [pc, #120]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000e7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e80:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48000;
 8000e82:	4b1c      	ldr	r3, [pc, #112]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000e84:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000e88:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e8a:	4b1a      	ldr	r3, [pc, #104]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8000e90:	4b18      	ldr	r3, [pc, #96]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e96:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e98:	4b16      	ldr	r3, [pc, #88]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9e:	4b15      	ldr	r3, [pc, #84]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ea4:	4813      	ldr	r0, [pc, #76]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000ea6:	f004 ff21 	bl	8005cec <HAL_TIM_Base_Init>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000eb0:	f000 fd76 	bl	80019a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000eba:	f107 0310 	add.w	r3, r7, #16
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	480c      	ldr	r0, [pc, #48]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000ec2:	f005 f9a1 	bl	8006208 <HAL_TIM_ConfigClockSource>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000ecc:	f000 fd68 	bl	80019a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	4619      	mov	r1, r3
 8000edc:	4805      	ldr	r0, [pc, #20]	; (8000ef4 <MX_TIM2_Init+0x98>)
 8000ede:	f005 fbeb 	bl	80066b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000ee8:	f000 fd5a 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000eec:	bf00      	nop
 8000eee:	3720      	adds	r7, #32
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	24000294 	.word	0x24000294

08000ef8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000efc:	4b22      	ldr	r3, [pc, #136]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000efe:	4a23      	ldr	r2, [pc, #140]	; (8000f8c <MX_USART3_UART_Init+0x94>)
 8000f00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000f02:	4b21      	ldr	r3, [pc, #132]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000f0a:	4b1f      	ldr	r3, [pc, #124]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000f10:	4b1d      	ldr	r3, [pc, #116]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000f16:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f1e:	220c      	movs	r2, #12
 8000f20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f22:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f28:	4b17      	ldr	r3, [pc, #92]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f2e:	4b16      	ldr	r3, [pc, #88]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f34:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f3a:	4b13      	ldr	r3, [pc, #76]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f40:	4811      	ldr	r0, [pc, #68]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f42:	f005 fc65 	bl	8006810 <HAL_UART_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000f4c:	f000 fd28 	bl	80019a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f50:	2100      	movs	r1, #0
 8000f52:	480d      	ldr	r0, [pc, #52]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f54:	f006 fc98 	bl	8007888 <HAL_UARTEx_SetTxFifoThreshold>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000f5e:	f000 fd1f 	bl	80019a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f62:	2100      	movs	r1, #0
 8000f64:	4808      	ldr	r0, [pc, #32]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f66:	f006 fccd 	bl	8007904 <HAL_UARTEx_SetRxFifoThreshold>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000f70:	f000 fd16 	bl	80019a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000f74:	4804      	ldr	r0, [pc, #16]	; (8000f88 <MX_USART3_UART_Init+0x90>)
 8000f76:	f006 fc4e 	bl	8007816 <HAL_UARTEx_DisableFifoMode>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000f80:	f000 fd0e 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	240002e0 	.word	0x240002e0
 8000f8c:	40004800 	.word	0x40004800

08000f90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	; 0x30
 8000f94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f96:	f107 031c 	add.w	r3, r7, #28
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa6:	4b4a      	ldr	r3, [pc, #296]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fac:	4a48      	ldr	r2, [pc, #288]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000fae:	f043 0304 	orr.w	r3, r3, #4
 8000fb2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fb6:	4b46      	ldr	r3, [pc, #280]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000fb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fbc:	f003 0304 	and.w	r3, r3, #4
 8000fc0:	61bb      	str	r3, [r7, #24]
 8000fc2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fc4:	4b42      	ldr	r3, [pc, #264]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000fc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fca:	4a41      	ldr	r2, [pc, #260]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fd4:	4b3e      	ldr	r3, [pc, #248]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000fd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fde:	617b      	str	r3, [r7, #20]
 8000fe0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe2:	4b3b      	ldr	r3, [pc, #236]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000fe4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fe8:	4a39      	ldr	r2, [pc, #228]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000fea:	f043 0302 	orr.w	r3, r3, #2
 8000fee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ff2:	4b37      	ldr	r3, [pc, #220]	; (80010d0 <MX_GPIO_Init+0x140>)
 8000ff4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ff8:	f003 0302 	and.w	r3, r3, #2
 8000ffc:	613b      	str	r3, [r7, #16]
 8000ffe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001000:	4b33      	ldr	r3, [pc, #204]	; (80010d0 <MX_GPIO_Init+0x140>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001006:	4a32      	ldr	r2, [pc, #200]	; (80010d0 <MX_GPIO_Init+0x140>)
 8001008:	f043 0320 	orr.w	r3, r3, #32
 800100c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001010:	4b2f      	ldr	r3, [pc, #188]	; (80010d0 <MX_GPIO_Init+0x140>)
 8001012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001016:	f003 0320 	and.w	r3, r3, #32
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800101e:	4b2c      	ldr	r3, [pc, #176]	; (80010d0 <MX_GPIO_Init+0x140>)
 8001020:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001024:	4a2a      	ldr	r2, [pc, #168]	; (80010d0 <MX_GPIO_Init+0x140>)
 8001026:	f043 0308 	orr.w	r3, r3, #8
 800102a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800102e:	4b28      	ldr	r3, [pc, #160]	; (80010d0 <MX_GPIO_Init+0x140>)
 8001030:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001034:	f003 0308 	and.w	r3, r3, #8
 8001038:	60bb      	str	r3, [r7, #8]
 800103a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800103c:	4b24      	ldr	r3, [pc, #144]	; (80010d0 <MX_GPIO_Init+0x140>)
 800103e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001042:	4a23      	ldr	r2, [pc, #140]	; (80010d0 <MX_GPIO_Init+0x140>)
 8001044:	f043 0310 	orr.w	r3, r3, #16
 8001048:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800104c:	4b20      	ldr	r3, [pc, #128]	; (80010d0 <MX_GPIO_Init+0x140>)
 800104e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001052:	f003 0310 	and.w	r3, r3, #16
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	f244 0101 	movw	r1, #16385	; 0x4001
 8001060:	481c      	ldr	r0, [pc, #112]	; (80010d4 <MX_GPIO_Init+0x144>)
 8001062:	f001 fa6d 	bl	8002540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2102      	movs	r1, #2
 800106a:	481b      	ldr	r0, [pc, #108]	; (80010d8 <MX_GPIO_Init+0x148>)
 800106c:	f001 fa68 	bl	8002540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD1_Pin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8001070:	2301      	movs	r3, #1
 8001072:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001078:	2301      	movs	r3, #1
 800107a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800107c:	2302      	movs	r3, #2
 800107e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	4619      	mov	r1, r3
 8001086:	4813      	ldr	r0, [pc, #76]	; (80010d4 <MX_GPIO_Init+0x144>)
 8001088:	f001 f8aa 	bl	80021e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800108c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001090:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001092:	2301      	movs	r3, #1
 8001094:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001096:	2302      	movs	r3, #2
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800109a:	2302      	movs	r3, #2
 800109c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800109e:	f107 031c 	add.w	r3, r7, #28
 80010a2:	4619      	mov	r1, r3
 80010a4:	480b      	ldr	r0, [pc, #44]	; (80010d4 <MX_GPIO_Init+0x144>)
 80010a6:	f001 f89b 	bl	80021e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010aa:	2302      	movs	r3, #2
 80010ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ae:	2301      	movs	r3, #1
 80010b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010b2:	2302      	movs	r3, #2
 80010b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b6:	2302      	movs	r3, #2
 80010b8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010ba:	f107 031c 	add.w	r3, r7, #28
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	; (80010d8 <MX_GPIO_Init+0x148>)
 80010c2:	f001 f88d 	bl	80021e0 <HAL_GPIO_Init>

}
 80010c6:	bf00      	nop
 80010c8:	3730      	adds	r7, #48	; 0x30
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	58024400 	.word	0x58024400
 80010d4:	58020400 	.word	0x58020400
 80010d8:	58021000 	.word	0x58021000

080010dc <MPU6050_init>:

/* USER CODE BEGIN 4 */

void MPU6050_init(void){
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af04      	add	r7, sp, #16
	uint8_t check, data;
	HAL_I2C_Mem_Read(&hi2c4, MPU6050_ADDR, WHO_AM_I, 1, &check, 1, 3000);
 80010e2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80010e6:	9302      	str	r3, [sp, #8]
 80010e8:	2301      	movs	r3, #1
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	1dfb      	adds	r3, r7, #7
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2301      	movs	r3, #1
 80010f2:	2275      	movs	r2, #117	; 0x75
 80010f4:	21d0      	movs	r1, #208	; 0xd0
 80010f6:	4812      	ldr	r0, [pc, #72]	; (8001140 <MPU6050_init+0x64>)
 80010f8:	f001 fd1c 	bl	8002b34 <HAL_I2C_Mem_Read>

	data = 0x00;
 80010fc:	2300      	movs	r3, #0
 80010fe:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c4, MPU6050_ADDR, PWR_MGMT_1, 1, &data, 1, 3000);
 8001100:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001104:	9302      	str	r3, [sp, #8]
 8001106:	2301      	movs	r3, #1
 8001108:	9301      	str	r3, [sp, #4]
 800110a:	1dbb      	adds	r3, r7, #6
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2301      	movs	r3, #1
 8001110:	226b      	movs	r2, #107	; 0x6b
 8001112:	21d0      	movs	r1, #208	; 0xd0
 8001114:	480a      	ldr	r0, [pc, #40]	; (8001140 <MPU6050_init+0x64>)
 8001116:	f001 fbf9 	bl	800290c <HAL_I2C_Mem_Write>
	data = 0b10000111;
 800111a:	2387      	movs	r3, #135	; 0x87
 800111c:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c4, MPU6050_ADDR, SMPLRT_DIV, 1, &data, 1, 3000);
 800111e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	2301      	movs	r3, #1
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	1dbb      	adds	r3, r7, #6
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	2219      	movs	r2, #25
 8001130:	21d0      	movs	r1, #208	; 0xd0
 8001132:	4803      	ldr	r0, [pc, #12]	; (8001140 <MPU6050_init+0x64>)
 8001134:	f001 fbea 	bl	800290c <HAL_I2C_Mem_Write>

}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	240001fc 	.word	0x240001fc
 8001144:	00000000 	.word	0x00000000

08001148 <MPU6050_read_temp>:

void MPU6050_read_temp(void){
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af04      	add	r7, sp, #16
	uint8_t read_temp[2];

	HAL_I2C_Mem_Read(&hi2c4, MPU6050_ADDR, TEMP_OUT_H, 1, read_temp, 2, 3000);
 800114e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001152:	9302      	str	r3, [sp, #8]
 8001154:	2302      	movs	r3, #2
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	1d3b      	adds	r3, r7, #4
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2301      	movs	r3, #1
 800115e:	2241      	movs	r2, #65	; 0x41
 8001160:	21d0      	movs	r1, #208	; 0xd0
 8001162:	4817      	ldr	r0, [pc, #92]	; (80011c0 <MPU6050_read_temp+0x78>)
 8001164:	f001 fce6 	bl	8002b34 <HAL_I2C_Mem_Read>

	temp_read = (int16_t)(read_temp[0] << 8 | read_temp[1]);
 8001168:	793b      	ldrb	r3, [r7, #4]
 800116a:	021b      	lsls	r3, r3, #8
 800116c:	b21a      	sxth	r2, r3
 800116e:	797b      	ldrb	r3, [r7, #5]
 8001170:	b21b      	sxth	r3, r3
 8001172:	4313      	orrs	r3, r2
 8001174:	b21a      	sxth	r2, r3
 8001176:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <MPU6050_read_temp+0x7c>)
 8001178:	801a      	strh	r2, [r3, #0]

	temp = (temp_read/340.0) + 36.53;
 800117a:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <MPU6050_read_temp+0x7c>)
 800117c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001188:	ed9f 5b09 	vldr	d5, [pc, #36]	; 80011b0 <MPU6050_read_temp+0x68>
 800118c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001190:	ed9f 6b09 	vldr	d6, [pc, #36]	; 80011b8 <MPU6050_read_temp+0x70>
 8001194:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001198:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800119c:	4b0a      	ldr	r3, [pc, #40]	; (80011c8 <MPU6050_read_temp+0x80>)
 800119e:	edc3 7a00 	vstr	s15, [r3]
}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	f3af 8000 	nop.w
 80011b0:	00000000 	.word	0x00000000
 80011b4:	40754000 	.word	0x40754000
 80011b8:	0a3d70a4 	.word	0x0a3d70a4
 80011bc:	404243d7 	.word	0x404243d7
 80011c0:	240001fc 	.word	0x240001fc
 80011c4:	24000370 	.word	0x24000370
 80011c8:	24000374 	.word	0x24000374

080011cc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a33      	ldr	r2, [pc, #204]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d15e      	bne.n	800129a <HAL_TIM_PeriodElapsedCallback+0xce>
	{
		// Comprobación de interrupción
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80011dc:	2101      	movs	r1, #1
 80011de:	4832      	ldr	r0, [pc, #200]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80011e0:	f001 f9c7 	bl	8002572 <HAL_GPIO_TogglePin>

		// Lectura de datos
		MPU6050_read_temp();
 80011e4:	f7ff ffb0 	bl	8001148 <MPU6050_read_temp>
		selSort_array[count] = temp;
 80011e8:	4b30      	ldr	r3, [pc, #192]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a30      	ldr	r2, [pc, #192]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80011ee:	6812      	ldr	r2, [r2, #0]
 80011f0:	4930      	ldr	r1, [pc, #192]	; (80012b4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	440b      	add	r3, r1
 80011f6:	601a      	str	r2, [r3, #0]
		bubSort_array[count] = temp;
 80011f8:	4b2c      	ldr	r3, [pc, #176]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a2c      	ldr	r2, [pc, #176]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80011fe:	6812      	ldr	r2, [r2, #0]
 8001200:	492d      	ldr	r1, [pc, #180]	; (80012b8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	440b      	add	r3, r1
 8001206:	601a      	str	r2, [r3, #0]

		// Visualización de los datos en puerto serial y LCD
		//lcd_clear();
		lcd_put_cur(0, 0);
 8001208:	2100      	movs	r1, #0
 800120a:	2000      	movs	r0, #0
 800120c:	f7ff fb4f 	bl	80008ae <lcd_put_cur>
		lcd_buf_len = sprintf(lcd_buf, "[%u] %.2f C", count, temp);
 8001210:	4b26      	ldr	r3, [pc, #152]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a26      	ldr	r2, [pc, #152]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001216:	edd2 7a00 	vldr	s15, [r2]
 800121a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800121e:	ed8d 7b00 	vstr	d7, [sp]
 8001222:	461a      	mov	r2, r3
 8001224:	4925      	ldr	r1, [pc, #148]	; (80012bc <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001226:	4826      	ldr	r0, [pc, #152]	; (80012c0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001228:	f007 f86c 	bl	8008304 <siprintf>
 800122c:	4603      	mov	r3, r0
 800122e:	b21a      	sxth	r2, r3
 8001230:	4b24      	ldr	r3, [pc, #144]	; (80012c4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001232:	801a      	strh	r2, [r3, #0]
		lcd_send_string(lcd_buf);
 8001234:	4822      	ldr	r0, [pc, #136]	; (80012c0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001236:	f7ff fb96 	bl	8000966 <lcd_send_string>

		uart_buf_len = sprintf(uart_buf, "[%u] %.2f °C \r\n", count, temp);
 800123a:	4b1c      	ldr	r3, [pc, #112]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a1c      	ldr	r2, [pc, #112]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001240:	edd2 7a00 	vldr	s15, [r2]
 8001244:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001248:	ed8d 7b00 	vstr	d7, [sp]
 800124c:	461a      	mov	r2, r3
 800124e:	491e      	ldr	r1, [pc, #120]	; (80012c8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001250:	481e      	ldr	r0, [pc, #120]	; (80012cc <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001252:	f007 f857 	bl	8008304 <siprintf>
 8001256:	4603      	mov	r3, r0
 8001258:	b29a      	uxth	r2, r3
 800125a:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800125c:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, &uart_buf, uart_buf_len, 100);
 800125e:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001260:	881a      	ldrh	r2, [r3, #0]
 8001262:	2364      	movs	r3, #100	; 0x64
 8001264:	4919      	ldr	r1, [pc, #100]	; (80012cc <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001266:	481b      	ldr	r0, [pc, #108]	; (80012d4 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001268:	f005 fb22 	bl	80068b0 <HAL_UART_Transmit>

		count++;
 800126c:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	3301      	adds	r3, #1
 8001272:	4a0e      	ldr	r2, [pc, #56]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001274:	6013      	str	r3, [r2, #0]
		if (count == size){
 8001276:	4b0d      	ldr	r3, [pc, #52]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2264      	movs	r2, #100	; 0x64
 800127c:	4293      	cmp	r3, r2
 800127e:	d10c      	bne.n	800129a <HAL_TIM_PeriodElapsedCallback+0xce>
			count = 0;
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 8001286:	4807      	ldr	r0, [pc, #28]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001288:	f004 fe70 	bl	8005f6c <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 800128c:	2201      	movs	r2, #1
 800128e:	2101      	movs	r1, #1
 8001290:	4805      	ldr	r0, [pc, #20]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001292:	f001 f955 	bl	8002540 <HAL_GPIO_WritePin>
			algorithms();
 8001296:	f000 f93d 	bl	8001514 <algorithms>
		}
	}
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	24000294 	.word	0x24000294
 80012a8:	58020400 	.word	0x58020400
 80012ac:	240006e0 	.word	0x240006e0
 80012b0:	24000374 	.word	0x24000374
 80012b4:	240003c0 	.word	0x240003c0
 80012b8:	24000550 	.word	0x24000550
 80012bc:	0800a770 	.word	0x0800a770
 80012c0:	24000378 	.word	0x24000378
 80012c4:	24000388 	.word	0x24000388
 80012c8:	0800a77c 	.word	0x0800a77c
 80012cc:	2400038c 	.word	0x2400038c
 80012d0:	240003be 	.word	0x240003be
 80012d4:	240002e0 	.word	0x240002e0

080012d8 <swapped>:

void swapped(float *v1, float *v2){
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
    int swap = *v1;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ec:	ee17 3a90 	vmov	r3, s15
 80012f0:	60fb      	str	r3, [r7, #12]
    *v1 = *v2;
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	601a      	str	r2, [r3, #0]
    *v2 = swap;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	ee07 3a90 	vmov	s15, r3
 8001300:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	edc3 7a00 	vstr	s15, [r3]
}
 800130a:	bf00      	nop
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <selectionSort>:

void selectionSort(float *arr, int size){
 8001316:	b580      	push	{r7, lr}
 8001318:	b086      	sub	sp, #24
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
 800131e:	6039      	str	r1, [r7, #0]
    for(int i = 0; i < size-1; i++){
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	e031      	b.n	800138a <selectionSort+0x74>
        int min_idx = i;
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	613b      	str	r3, [r7, #16]
        for(int j = i + 1; j < size; j++){
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	3301      	adds	r3, #1
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	e015      	b.n	800135e <selectionSort+0x48>
            if(arr[j] < arr[min_idx]){
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	4413      	add	r3, r2
 800133a:	ed93 7a00 	vldr	s14, [r3]
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	4413      	add	r3, r2
 8001346:	edd3 7a00 	vldr	s15, [r3]
 800134a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800134e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001352:	d501      	bpl.n	8001358 <selectionSort+0x42>
                min_idx = j;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	613b      	str	r3, [r7, #16]
        for(int j = i + 1; j < size; j++){
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3301      	adds	r3, #1
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	429a      	cmp	r2, r3
 8001364:	dbe5      	blt.n	8001332 <selectionSort+0x1c>
            }
        }
        if(i != min_idx){
 8001366:	697a      	ldr	r2, [r7, #20]
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	429a      	cmp	r2, r3
 800136c:	d00a      	beq.n	8001384 <selectionSort+0x6e>
            swapped(&arr[i], &arr[min_idx]);
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	18d0      	adds	r0, r2, r3
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	4619      	mov	r1, r3
 8001380:	f7ff ffaa 	bl	80012d8 <swapped>
    for(int i = 0; i < size-1; i++){
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	3301      	adds	r3, #1
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	3b01      	subs	r3, #1
 800138e:	697a      	ldr	r2, [r7, #20]
 8001390:	429a      	cmp	r2, r3
 8001392:	dbc8      	blt.n	8001326 <selectionSort+0x10>
        }
    }
}
 8001394:	bf00      	nop
 8001396:	bf00      	nop
 8001398:	3718      	adds	r7, #24
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <bubbleSort>:

void bubbleSort(float *arr, int size){
 800139e:	b580      	push	{r7, lr}
 80013a0:	b084      	sub	sp, #16
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
 80013a6:	6039      	str	r1, [r7, #0]
    for(int i = 0; i < size-1; i++){
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	e02d      	b.n	800140a <bubbleSort+0x6c>
        for(int j = 0; j < size-1-i; j++){
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	e020      	b.n	80013f6 <bubbleSort+0x58>
            if(arr[j] > arr[j+1]){
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	4413      	add	r3, r2
 80013bc:	ed93 7a00 	vldr	s14, [r3]
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	3301      	adds	r3, #1
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	edd3 7a00 	vldr	s15, [r3]
 80013ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d6:	dd0b      	ble.n	80013f0 <bubbleSort+0x52>
                swapped(&arr[j], &arr[j+1]);
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	18d0      	adds	r0, r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	3301      	adds	r3, #1
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	4619      	mov	r1, r3
 80013ec:	f7ff ff74 	bl	80012d8 <swapped>
        for(int j = 0; j < size-1-i; j++){
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	3301      	adds	r3, #1
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	1e5a      	subs	r2, r3, #1
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	68ba      	ldr	r2, [r7, #8]
 8001400:	429a      	cmp	r2, r3
 8001402:	dbd7      	blt.n	80013b4 <bubbleSort+0x16>
    for(int i = 0; i < size-1; i++){
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	3301      	adds	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	3b01      	subs	r3, #1
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	429a      	cmp	r2, r3
 8001412:	dbcc      	blt.n	80013ae <bubbleSort+0x10>
            }
        }
    }
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <sequentialSearch>:

int sequentialSearch(float *arr, int size, float value){
 800141e:	b480      	push	{r7}
 8001420:	b087      	sub	sp, #28
 8001422:	af00      	add	r7, sp, #0
 8001424:	60f8      	str	r0, [r7, #12]
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	ed87 0a01 	vstr	s0, [r7, #4]
    if(size < 0) return -1;
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	2b00      	cmp	r3, #0
 8001430:	da02      	bge.n	8001438 <sequentialSearch+0x1a>
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
 8001436:	e01a      	b.n	800146e <sequentialSearch+0x50>
    for(int i = 0; i < size; i++){
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	e011      	b.n	8001462 <sequentialSearch+0x44>
        if(arr[i] == value){
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	68fa      	ldr	r2, [r7, #12]
 8001444:	4413      	add	r3, r2
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	ed97 7a01 	vldr	s14, [r7, #4]
 800144e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001456:	d101      	bne.n	800145c <sequentialSearch+0x3e>
            return i;
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	e008      	b.n	800146e <sequentialSearch+0x50>
    for(int i = 0; i < size; i++){
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	3301      	adds	r3, #1
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	429a      	cmp	r2, r3
 8001468:	dbe9      	blt.n	800143e <sequentialSearch+0x20>
        }
    }
    return -1;
 800146a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800146e:	4618      	mov	r0, r3
 8001470:	371c      	adds	r7, #28
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <binarySearch>:

int binarySearch(float *arr, int size, float value){
 800147a:	b480      	push	{r7}
 800147c:	b089      	sub	sp, #36	; 0x24
 800147e:	af00      	add	r7, sp, #0
 8001480:	60f8      	str	r0, [r7, #12]
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	ed87 0a01 	vstr	s0, [r7, #4]
    int min = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	61fb      	str	r3, [r7, #28]
    int max = size - 1;
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	3b01      	subs	r3, #1
 8001490:	61bb      	str	r3, [r7, #24]
    int found = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	617b      	str	r3, [r7, #20]

    while(found == 0){
 8001496:	e033      	b.n	8001500 <binarySearch+0x86>
        if (min > max){
 8001498:	69fa      	ldr	r2, [r7, #28]
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	429a      	cmp	r2, r3
 800149e:	dd02      	ble.n	80014a6 <binarySearch+0x2c>
            return -1;
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	e02f      	b.n	8001506 <binarySearch+0x8c>
        }

        int mid = (min + max)/2;
 80014a6:	69fa      	ldr	r2, [r7, #28]
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	4413      	add	r3, r2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	da00      	bge.n	80014b2 <binarySearch+0x38>
 80014b0:	3301      	adds	r3, #1
 80014b2:	105b      	asrs	r3, r3, #1
 80014b4:	613b      	str	r3, [r7, #16]
        if(arr[mid] == value){
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	4413      	add	r3, r2
 80014be:	edd3 7a00 	vldr	s15, [r3]
 80014c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80014c6:	eeb4 7a67 	vcmp.f32	s14, s15
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	d103      	bne.n	80014d8 <binarySearch+0x5e>
            found = 1;
 80014d0:	2301      	movs	r3, #1
 80014d2:	617b      	str	r3, [r7, #20]
            return mid;
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	e016      	b.n	8001506 <binarySearch+0x8c>
        } else if(arr[mid] < value){
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	4413      	add	r3, r2
 80014e0:	edd3 7a00 	vldr	s15, [r3]
 80014e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80014e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f0:	dd03      	ble.n	80014fa <binarySearch+0x80>
            min = mid + 1;
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	3301      	adds	r3, #1
 80014f6:	61fb      	str	r3, [r7, #28]
 80014f8:	e002      	b.n	8001500 <binarySearch+0x86>
        } else{
            max = mid - 1;
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	3b01      	subs	r3, #1
 80014fe:	61bb      	str	r3, [r7, #24]
    while(found == 0){
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0c8      	beq.n	8001498 <binarySearch+0x1e>
        }
    }
}
 8001506:	4618      	mov	r0, r3
 8001508:	3724      	adds	r7, #36	; 0x24
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
	...

08001514 <algorithms>:

void algorithms(void){
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af02      	add	r7, sp, #8
	for(int16_t i = 0; i < 100; i++){
 800151a:	2300      	movs	r3, #0
 800151c:	80fb      	strh	r3, [r7, #6]
 800151e:	e182      	b.n	8001826 <algorithms+0x312>
		uart_buf_len = sprintf(uart_buf, "Selection Sort\r\n");
 8001520:	49a4      	ldr	r1, [pc, #656]	; (80017b4 <algorithms+0x2a0>)
 8001522:	48a5      	ldr	r0, [pc, #660]	; (80017b8 <algorithms+0x2a4>)
 8001524:	f006 feee 	bl	8008304 <siprintf>
 8001528:	4603      	mov	r3, r0
 800152a:	b29a      	uxth	r2, r3
 800152c:	4ba3      	ldr	r3, [pc, #652]	; (80017bc <algorithms+0x2a8>)
 800152e:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001530:	4ba2      	ldr	r3, [pc, #648]	; (80017bc <algorithms+0x2a8>)
 8001532:	881a      	ldrh	r2, [r3, #0]
 8001534:	2364      	movs	r3, #100	; 0x64
 8001536:	49a0      	ldr	r1, [pc, #640]	; (80017b8 <algorithms+0x2a4>)
 8001538:	48a1      	ldr	r0, [pc, #644]	; (80017c0 <algorithms+0x2ac>)
 800153a:	f005 f9b9 	bl	80068b0 <HAL_UART_Transmit>
		timer_val = __HAL_TIM_GET_COUNTER(&htim1);
 800153e:	4ba1      	ldr	r3, [pc, #644]	; (80017c4 <algorithms+0x2b0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001544:	4aa0      	ldr	r2, [pc, #640]	; (80017c8 <algorithms+0x2b4>)
 8001546:	6013      	str	r3, [r2, #0]
		selectionSort(selSort_array, size);
 8001548:	2364      	movs	r3, #100	; 0x64
 800154a:	4619      	mov	r1, r3
 800154c:	489f      	ldr	r0, [pc, #636]	; (80017cc <algorithms+0x2b8>)
 800154e:	f7ff fee2 	bl	8001316 <selectionSort>
		timer_val = __HAL_TIM_GET_COUNTER(&htim1) - timer_val;
 8001552:	4b9c      	ldr	r3, [pc, #624]	; (80017c4 <algorithms+0x2b0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001558:	4b9b      	ldr	r3, [pc, #620]	; (80017c8 <algorithms+0x2b4>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	4a9a      	ldr	r2, [pc, #616]	; (80017c8 <algorithms+0x2b4>)
 8001560:	6013      	str	r3, [r2, #0]
		timeSelSort_us[i] = timer_val;
 8001562:	4b99      	ldr	r3, [pc, #612]	; (80017c8 <algorithms+0x2b4>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800156a:	4611      	mov	r1, r2
 800156c:	4a98      	ldr	r2, [pc, #608]	; (80017d0 <algorithms+0x2bc>)
 800156e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		promSelSort =+ timer_val;
 8001572:	4b95      	ldr	r3, [pc, #596]	; (80017c8 <algorithms+0x2b4>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	ee07 3a90 	vmov	s15, r3
 800157a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800157e:	4b95      	ldr	r3, [pc, #596]	; (80017d4 <algorithms+0x2c0>)
 8001580:	edc3 7a00 	vstr	s15, [r3]
		uart_buf_len = sprintf(uart_buf, "Tiempo transcurrido: %u us\r\n", timer_val);
 8001584:	4b90      	ldr	r3, [pc, #576]	; (80017c8 <algorithms+0x2b4>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4993      	ldr	r1, [pc, #588]	; (80017d8 <algorithms+0x2c4>)
 800158c:	488a      	ldr	r0, [pc, #552]	; (80017b8 <algorithms+0x2a4>)
 800158e:	f006 feb9 	bl	8008304 <siprintf>
 8001592:	4603      	mov	r3, r0
 8001594:	b29a      	uxth	r2, r3
 8001596:	4b89      	ldr	r3, [pc, #548]	; (80017bc <algorithms+0x2a8>)
 8001598:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 800159a:	4b88      	ldr	r3, [pc, #544]	; (80017bc <algorithms+0x2a8>)
 800159c:	881a      	ldrh	r2, [r3, #0]
 800159e:	2364      	movs	r3, #100	; 0x64
 80015a0:	4985      	ldr	r1, [pc, #532]	; (80017b8 <algorithms+0x2a4>)
 80015a2:	4887      	ldr	r0, [pc, #540]	; (80017c0 <algorithms+0x2ac>)
 80015a4:	f005 f984 	bl	80068b0 <HAL_UART_Transmit>

		uart_buf_len = sprintf(uart_buf, "Bubble Sort\r\n");
 80015a8:	498c      	ldr	r1, [pc, #560]	; (80017dc <algorithms+0x2c8>)
 80015aa:	4883      	ldr	r0, [pc, #524]	; (80017b8 <algorithms+0x2a4>)
 80015ac:	f006 feaa 	bl	8008304 <siprintf>
 80015b0:	4603      	mov	r3, r0
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	4b81      	ldr	r3, [pc, #516]	; (80017bc <algorithms+0x2a8>)
 80015b6:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 80015b8:	4b80      	ldr	r3, [pc, #512]	; (80017bc <algorithms+0x2a8>)
 80015ba:	881a      	ldrh	r2, [r3, #0]
 80015bc:	2364      	movs	r3, #100	; 0x64
 80015be:	497e      	ldr	r1, [pc, #504]	; (80017b8 <algorithms+0x2a4>)
 80015c0:	487f      	ldr	r0, [pc, #508]	; (80017c0 <algorithms+0x2ac>)
 80015c2:	f005 f975 	bl	80068b0 <HAL_UART_Transmit>
		timer_val = __HAL_TIM_GET_COUNTER(&htim1);
 80015c6:	4b7f      	ldr	r3, [pc, #508]	; (80017c4 <algorithms+0x2b0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015cc:	4a7e      	ldr	r2, [pc, #504]	; (80017c8 <algorithms+0x2b4>)
 80015ce:	6013      	str	r3, [r2, #0]
		bubbleSort(selSort_array, size);
 80015d0:	2364      	movs	r3, #100	; 0x64
 80015d2:	4619      	mov	r1, r3
 80015d4:	487d      	ldr	r0, [pc, #500]	; (80017cc <algorithms+0x2b8>)
 80015d6:	f7ff fee2 	bl	800139e <bubbleSort>
		timer_val = __HAL_TIM_GET_COUNTER(&htim1) - timer_val;
 80015da:	4b7a      	ldr	r3, [pc, #488]	; (80017c4 <algorithms+0x2b0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015e0:	4b79      	ldr	r3, [pc, #484]	; (80017c8 <algorithms+0x2b4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	4a78      	ldr	r2, [pc, #480]	; (80017c8 <algorithms+0x2b4>)
 80015e8:	6013      	str	r3, [r2, #0]
		timeBubSort_us[i] = timer_val;
 80015ea:	4b77      	ldr	r3, [pc, #476]	; (80017c8 <algorithms+0x2b4>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015f2:	4611      	mov	r1, r2
 80015f4:	4a7a      	ldr	r2, [pc, #488]	; (80017e0 <algorithms+0x2cc>)
 80015f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		promBubSort =+ timer_val;
 80015fa:	4b73      	ldr	r3, [pc, #460]	; (80017c8 <algorithms+0x2b4>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001606:	4b77      	ldr	r3, [pc, #476]	; (80017e4 <algorithms+0x2d0>)
 8001608:	edc3 7a00 	vstr	s15, [r3]
		uart_buf_len = sprintf(uart_buf, "Tiempo transcurrido: %u us\r\n", timer_val);
 800160c:	4b6e      	ldr	r3, [pc, #440]	; (80017c8 <algorithms+0x2b4>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	461a      	mov	r2, r3
 8001612:	4971      	ldr	r1, [pc, #452]	; (80017d8 <algorithms+0x2c4>)
 8001614:	4868      	ldr	r0, [pc, #416]	; (80017b8 <algorithms+0x2a4>)
 8001616:	f006 fe75 	bl	8008304 <siprintf>
 800161a:	4603      	mov	r3, r0
 800161c:	b29a      	uxth	r2, r3
 800161e:	4b67      	ldr	r3, [pc, #412]	; (80017bc <algorithms+0x2a8>)
 8001620:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001622:	4b66      	ldr	r3, [pc, #408]	; (80017bc <algorithms+0x2a8>)
 8001624:	881a      	ldrh	r2, [r3, #0]
 8001626:	2364      	movs	r3, #100	; 0x64
 8001628:	4963      	ldr	r1, [pc, #396]	; (80017b8 <algorithms+0x2a4>)
 800162a:	4865      	ldr	r0, [pc, #404]	; (80017c0 <algorithms+0x2ac>)
 800162c:	f005 f940 	bl	80068b0 <HAL_UART_Transmit>

		uart_buf_len = sprintf(uart_buf, "Sequential Search\r\n");
 8001630:	496d      	ldr	r1, [pc, #436]	; (80017e8 <algorithms+0x2d4>)
 8001632:	4861      	ldr	r0, [pc, #388]	; (80017b8 <algorithms+0x2a4>)
 8001634:	f006 fe66 	bl	8008304 <siprintf>
 8001638:	4603      	mov	r3, r0
 800163a:	b29a      	uxth	r2, r3
 800163c:	4b5f      	ldr	r3, [pc, #380]	; (80017bc <algorithms+0x2a8>)
 800163e:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001640:	4b5e      	ldr	r3, [pc, #376]	; (80017bc <algorithms+0x2a8>)
 8001642:	881a      	ldrh	r2, [r3, #0]
 8001644:	2364      	movs	r3, #100	; 0x64
 8001646:	495c      	ldr	r1, [pc, #368]	; (80017b8 <algorithms+0x2a4>)
 8001648:	485d      	ldr	r0, [pc, #372]	; (80017c0 <algorithms+0x2ac>)
 800164a:	f005 f931 	bl	80068b0 <HAL_UART_Transmit>
		timer_val = __HAL_TIM_GET_COUNTER(&htim1);
 800164e:	4b5d      	ldr	r3, [pc, #372]	; (80017c4 <algorithms+0x2b0>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001654:	4a5c      	ldr	r2, [pc, #368]	; (80017c8 <algorithms+0x2b4>)
 8001656:	6013      	str	r3, [r2, #0]
		index = sequentialSearch(selSort_array, size, selSort_array[34]);
 8001658:	2264      	movs	r2, #100	; 0x64
 800165a:	4b5c      	ldr	r3, [pc, #368]	; (80017cc <algorithms+0x2b8>)
 800165c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001660:	eeb0 0a67 	vmov.f32	s0, s15
 8001664:	4611      	mov	r1, r2
 8001666:	4859      	ldr	r0, [pc, #356]	; (80017cc <algorithms+0x2b8>)
 8001668:	f7ff fed9 	bl	800141e <sequentialSearch>
 800166c:	4603      	mov	r3, r0
 800166e:	b21a      	sxth	r2, r3
 8001670:	4b5e      	ldr	r3, [pc, #376]	; (80017ec <algorithms+0x2d8>)
 8001672:	801a      	strh	r2, [r3, #0]
		timer_val = __HAL_TIM_GET_COUNTER(&htim1) - timer_val;
 8001674:	4b53      	ldr	r3, [pc, #332]	; (80017c4 <algorithms+0x2b0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800167a:	4b53      	ldr	r3, [pc, #332]	; (80017c8 <algorithms+0x2b4>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	4a51      	ldr	r2, [pc, #324]	; (80017c8 <algorithms+0x2b4>)
 8001682:	6013      	str	r3, [r2, #0]
		timeSeqSearch_us[i] = timer_val;
 8001684:	4b50      	ldr	r3, [pc, #320]	; (80017c8 <algorithms+0x2b4>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800168c:	4611      	mov	r1, r2
 800168e:	4a58      	ldr	r2, [pc, #352]	; (80017f0 <algorithms+0x2dc>)
 8001690:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		promSeqSearch =+ timer_val;
 8001694:	4b4c      	ldr	r3, [pc, #304]	; (80017c8 <algorithms+0x2b4>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	ee07 3a90 	vmov	s15, r3
 800169c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016a0:	4b54      	ldr	r3, [pc, #336]	; (80017f4 <algorithms+0x2e0>)
 80016a2:	edc3 7a00 	vstr	s15, [r3]
		uart_buf_len = sprintf(uart_buf, "Tiempo transcurrido: %u us\r\n", timer_val);
 80016a6:	4b48      	ldr	r3, [pc, #288]	; (80017c8 <algorithms+0x2b4>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	494a      	ldr	r1, [pc, #296]	; (80017d8 <algorithms+0x2c4>)
 80016ae:	4842      	ldr	r0, [pc, #264]	; (80017b8 <algorithms+0x2a4>)
 80016b0:	f006 fe28 	bl	8008304 <siprintf>
 80016b4:	4603      	mov	r3, r0
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	4b40      	ldr	r3, [pc, #256]	; (80017bc <algorithms+0x2a8>)
 80016ba:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 80016bc:	4b3f      	ldr	r3, [pc, #252]	; (80017bc <algorithms+0x2a8>)
 80016be:	881a      	ldrh	r2, [r3, #0]
 80016c0:	2364      	movs	r3, #100	; 0x64
 80016c2:	493d      	ldr	r1, [pc, #244]	; (80017b8 <algorithms+0x2a4>)
 80016c4:	483e      	ldr	r0, [pc, #248]	; (80017c0 <algorithms+0x2ac>)
 80016c6:	f005 f8f3 	bl	80068b0 <HAL_UART_Transmit>
		uart_buf_len = sprintf(uart_buf, "Indice del valor %.2f: %u \r\n", selSort_array[34], index);
 80016ca:	4b40      	ldr	r3, [pc, #256]	; (80017cc <algorithms+0x2b8>)
 80016cc:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80016d0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016d4:	4b45      	ldr	r3, [pc, #276]	; (80017ec <algorithms+0x2d8>)
 80016d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	ec53 2b17 	vmov	r2, r3, d7
 80016e0:	4945      	ldr	r1, [pc, #276]	; (80017f8 <algorithms+0x2e4>)
 80016e2:	4835      	ldr	r0, [pc, #212]	; (80017b8 <algorithms+0x2a4>)
 80016e4:	f006 fe0e 	bl	8008304 <siprintf>
 80016e8:	4603      	mov	r3, r0
 80016ea:	b29a      	uxth	r2, r3
 80016ec:	4b33      	ldr	r3, [pc, #204]	; (80017bc <algorithms+0x2a8>)
 80016ee:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 80016f0:	4b32      	ldr	r3, [pc, #200]	; (80017bc <algorithms+0x2a8>)
 80016f2:	881a      	ldrh	r2, [r3, #0]
 80016f4:	2364      	movs	r3, #100	; 0x64
 80016f6:	4930      	ldr	r1, [pc, #192]	; (80017b8 <algorithms+0x2a4>)
 80016f8:	4831      	ldr	r0, [pc, #196]	; (80017c0 <algorithms+0x2ac>)
 80016fa:	f005 f8d9 	bl	80068b0 <HAL_UART_Transmit>

		uart_buf_len = sprintf(uart_buf, "Binary Search\r\n");
 80016fe:	493f      	ldr	r1, [pc, #252]	; (80017fc <algorithms+0x2e8>)
 8001700:	482d      	ldr	r0, [pc, #180]	; (80017b8 <algorithms+0x2a4>)
 8001702:	f006 fdff 	bl	8008304 <siprintf>
 8001706:	4603      	mov	r3, r0
 8001708:	b29a      	uxth	r2, r3
 800170a:	4b2c      	ldr	r3, [pc, #176]	; (80017bc <algorithms+0x2a8>)
 800170c:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 800170e:	4b2b      	ldr	r3, [pc, #172]	; (80017bc <algorithms+0x2a8>)
 8001710:	881a      	ldrh	r2, [r3, #0]
 8001712:	2364      	movs	r3, #100	; 0x64
 8001714:	4928      	ldr	r1, [pc, #160]	; (80017b8 <algorithms+0x2a4>)
 8001716:	482a      	ldr	r0, [pc, #168]	; (80017c0 <algorithms+0x2ac>)
 8001718:	f005 f8ca 	bl	80068b0 <HAL_UART_Transmit>
		timer_val = __HAL_TIM_GET_COUNTER(&htim1);
 800171c:	4b29      	ldr	r3, [pc, #164]	; (80017c4 <algorithms+0x2b0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001722:	4a29      	ldr	r2, [pc, #164]	; (80017c8 <algorithms+0x2b4>)
 8001724:	6013      	str	r3, [r2, #0]
		binarySearch(selSort_array, size, selSort_array[68]);
 8001726:	2264      	movs	r2, #100	; 0x64
 8001728:	4b28      	ldr	r3, [pc, #160]	; (80017cc <algorithms+0x2b8>)
 800172a:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 800172e:	eeb0 0a67 	vmov.f32	s0, s15
 8001732:	4611      	mov	r1, r2
 8001734:	4825      	ldr	r0, [pc, #148]	; (80017cc <algorithms+0x2b8>)
 8001736:	f7ff fea0 	bl	800147a <binarySearch>
		timer_val = __HAL_TIM_GET_COUNTER(&htim1) - timer_val;
 800173a:	4b22      	ldr	r3, [pc, #136]	; (80017c4 <algorithms+0x2b0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001740:	4b21      	ldr	r3, [pc, #132]	; (80017c8 <algorithms+0x2b4>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	4a20      	ldr	r2, [pc, #128]	; (80017c8 <algorithms+0x2b4>)
 8001748:	6013      	str	r3, [r2, #0]
		timeBinSearch_us[i] = timer_val;
 800174a:	4b1f      	ldr	r3, [pc, #124]	; (80017c8 <algorithms+0x2b4>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001752:	4611      	mov	r1, r2
 8001754:	4a2a      	ldr	r2, [pc, #168]	; (8001800 <algorithms+0x2ec>)
 8001756:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		promBinSearch =+ timer_val;
 800175a:	4b1b      	ldr	r3, [pc, #108]	; (80017c8 <algorithms+0x2b4>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	ee07 3a90 	vmov	s15, r3
 8001762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001766:	4b27      	ldr	r3, [pc, #156]	; (8001804 <algorithms+0x2f0>)
 8001768:	edc3 7a00 	vstr	s15, [r3]
		uart_buf_len = sprintf(uart_buf, "Tiempo transcurrido: %u us\r\n", timer_val);
 800176c:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <algorithms+0x2b4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	461a      	mov	r2, r3
 8001772:	4919      	ldr	r1, [pc, #100]	; (80017d8 <algorithms+0x2c4>)
 8001774:	4810      	ldr	r0, [pc, #64]	; (80017b8 <algorithms+0x2a4>)
 8001776:	f006 fdc5 	bl	8008304 <siprintf>
 800177a:	4603      	mov	r3, r0
 800177c:	b29a      	uxth	r2, r3
 800177e:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <algorithms+0x2a8>)
 8001780:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <algorithms+0x2a8>)
 8001784:	881a      	ldrh	r2, [r3, #0]
 8001786:	2364      	movs	r3, #100	; 0x64
 8001788:	490b      	ldr	r1, [pc, #44]	; (80017b8 <algorithms+0x2a4>)
 800178a:	480d      	ldr	r0, [pc, #52]	; (80017c0 <algorithms+0x2ac>)
 800178c:	f005 f890 	bl	80068b0 <HAL_UART_Transmit>
		uart_buf_len = sprintf(uart_buf, "Indice del valor %.2f: %u \r\n", selSort_array[34], index);
 8001790:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <algorithms+0x2b8>)
 8001792:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001796:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800179a:	4b14      	ldr	r3, [pc, #80]	; (80017ec <algorithms+0x2d8>)
 800179c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	ec53 2b17 	vmov	r2, r3, d7
 80017a6:	4914      	ldr	r1, [pc, #80]	; (80017f8 <algorithms+0x2e4>)
 80017a8:	4803      	ldr	r0, [pc, #12]	; (80017b8 <algorithms+0x2a4>)
 80017aa:	f006 fdab 	bl	8008304 <siprintf>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	e029      	b.n	8001808 <algorithms+0x2f4>
 80017b4:	0800a790 	.word	0x0800a790
 80017b8:	2400038c 	.word	0x2400038c
 80017bc:	240003be 	.word	0x240003be
 80017c0:	240002e0 	.word	0x240002e0
 80017c4:	24000248 	.word	0x24000248
 80017c8:	240006e4 	.word	0x240006e4
 80017cc:	240003c0 	.word	0x240003c0
 80017d0:	240006ec 	.word	0x240006ec
 80017d4:	24000d2c 	.word	0x24000d2c
 80017d8:	0800a7a4 	.word	0x0800a7a4
 80017dc:	0800a7c4 	.word	0x0800a7c4
 80017e0:	2400087c 	.word	0x2400087c
 80017e4:	24000d30 	.word	0x24000d30
 80017e8:	0800a7d4 	.word	0x0800a7d4
 80017ec:	240006e8 	.word	0x240006e8
 80017f0:	24000a0c 	.word	0x24000a0c
 80017f4:	24000d34 	.word	0x24000d34
 80017f8:	0800a7e8 	.word	0x0800a7e8
 80017fc:	0800a808 	.word	0x0800a808
 8001800:	24000b9c 	.word	0x24000b9c
 8001804:	24000d38 	.word	0x24000d38
 8001808:	4b20      	ldr	r3, [pc, #128]	; (800188c <algorithms+0x378>)
 800180a:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 800180c:	4b1f      	ldr	r3, [pc, #124]	; (800188c <algorithms+0x378>)
 800180e:	881a      	ldrh	r2, [r3, #0]
 8001810:	2364      	movs	r3, #100	; 0x64
 8001812:	491f      	ldr	r1, [pc, #124]	; (8001890 <algorithms+0x37c>)
 8001814:	481f      	ldr	r0, [pc, #124]	; (8001894 <algorithms+0x380>)
 8001816:	f005 f84b 	bl	80068b0 <HAL_UART_Transmit>
	for(int16_t i = 0; i < 100; i++){
 800181a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800181e:	b29b      	uxth	r3, r3
 8001820:	3301      	adds	r3, #1
 8001822:	b29b      	uxth	r3, r3
 8001824:	80fb      	strh	r3, [r7, #6]
 8001826:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800182a:	2b63      	cmp	r3, #99	; 0x63
 800182c:	f77f ae78 	ble.w	8001520 <algorithms+0xc>
	}

	promSelSort = promSelSort/100;
 8001830:	4b19      	ldr	r3, [pc, #100]	; (8001898 <algorithms+0x384>)
 8001832:	ed93 7a00 	vldr	s14, [r3]
 8001836:	eddf 6a19 	vldr	s13, [pc, #100]	; 800189c <algorithms+0x388>
 800183a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183e:	4b16      	ldr	r3, [pc, #88]	; (8001898 <algorithms+0x384>)
 8001840:	edc3 7a00 	vstr	s15, [r3]
	promBubSort = promBubSort/100;
 8001844:	4b16      	ldr	r3, [pc, #88]	; (80018a0 <algorithms+0x38c>)
 8001846:	ed93 7a00 	vldr	s14, [r3]
 800184a:	eddf 6a14 	vldr	s13, [pc, #80]	; 800189c <algorithms+0x388>
 800184e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001852:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <algorithms+0x38c>)
 8001854:	edc3 7a00 	vstr	s15, [r3]
	promSeqSearch = promSeqSearch/100;
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <algorithms+0x390>)
 800185a:	ed93 7a00 	vldr	s14, [r3]
 800185e:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800189c <algorithms+0x388>
 8001862:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001866:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <algorithms+0x390>)
 8001868:	edc3 7a00 	vstr	s15, [r3]
	promBinSearch = promBinSearch/100;
 800186c:	4b0e      	ldr	r3, [pc, #56]	; (80018a8 <algorithms+0x394>)
 800186e:	ed93 7a00 	vldr	s14, [r3]
 8001872:	eddf 6a0a 	vldr	s13, [pc, #40]	; 800189c <algorithms+0x388>
 8001876:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187a:	4b0b      	ldr	r3, [pc, #44]	; (80018a8 <algorithms+0x394>)
 800187c:	edc3 7a00 	vstr	s15, [r3]
	displayLoop();
 8001880:	f000 f814 	bl	80018ac <displayLoop>
}
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	240003be 	.word	0x240003be
 8001890:	2400038c 	.word	0x2400038c
 8001894:	240002e0 	.word	0x240002e0
 8001898:	24000d2c 	.word	0x24000d2c
 800189c:	42c80000 	.word	0x42c80000
 80018a0:	24000d30 	.word	0x24000d30
 80018a4:	24000d34 	.word	0x24000d34
 80018a8:	24000d38 	.word	0x24000d38

080018ac <displayLoop>:

void displayLoop(void){
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
	ind = 1;
 80018b0:	4b2f      	ldr	r3, [pc, #188]	; (8001970 <displayLoop+0xc4>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	701a      	strb	r2, [r3, #0]
	lcd_clear();
 80018b6:	f7fe ffe3 	bl	8000880 <lcd_clear>
	uart_buf_len = sprintf(uart_buf, "Selection Sort: %.2f useg \r\n", promSelSort);
 80018ba:	4b2e      	ldr	r3, [pc, #184]	; (8001974 <displayLoop+0xc8>)
 80018bc:	edd3 7a00 	vldr	s15, [r3]
 80018c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018c4:	ec53 2b17 	vmov	r2, r3, d7
 80018c8:	492b      	ldr	r1, [pc, #172]	; (8001978 <displayLoop+0xcc>)
 80018ca:	482c      	ldr	r0, [pc, #176]	; (800197c <displayLoop+0xd0>)
 80018cc:	f006 fd1a 	bl	8008304 <siprintf>
 80018d0:	4603      	mov	r3, r0
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	4b2a      	ldr	r3, [pc, #168]	; (8001980 <displayLoop+0xd4>)
 80018d6:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 80018d8:	4b29      	ldr	r3, [pc, #164]	; (8001980 <displayLoop+0xd4>)
 80018da:	881a      	ldrh	r2, [r3, #0]
 80018dc:	2364      	movs	r3, #100	; 0x64
 80018de:	4927      	ldr	r1, [pc, #156]	; (800197c <displayLoop+0xd0>)
 80018e0:	4828      	ldr	r0, [pc, #160]	; (8001984 <displayLoop+0xd8>)
 80018e2:	f004 ffe5 	bl	80068b0 <HAL_UART_Transmit>
	uart_buf_len = sprintf(uart_buf, "Bubble Sort: %.2f useg \r\n", promBubSort);
 80018e6:	4b28      	ldr	r3, [pc, #160]	; (8001988 <displayLoop+0xdc>)
 80018e8:	edd3 7a00 	vldr	s15, [r3]
 80018ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018f0:	ec53 2b17 	vmov	r2, r3, d7
 80018f4:	4925      	ldr	r1, [pc, #148]	; (800198c <displayLoop+0xe0>)
 80018f6:	4821      	ldr	r0, [pc, #132]	; (800197c <displayLoop+0xd0>)
 80018f8:	f006 fd04 	bl	8008304 <siprintf>
 80018fc:	4603      	mov	r3, r0
 80018fe:	b29a      	uxth	r2, r3
 8001900:	4b1f      	ldr	r3, [pc, #124]	; (8001980 <displayLoop+0xd4>)
 8001902:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001904:	4b1e      	ldr	r3, [pc, #120]	; (8001980 <displayLoop+0xd4>)
 8001906:	881a      	ldrh	r2, [r3, #0]
 8001908:	2364      	movs	r3, #100	; 0x64
 800190a:	491c      	ldr	r1, [pc, #112]	; (800197c <displayLoop+0xd0>)
 800190c:	481d      	ldr	r0, [pc, #116]	; (8001984 <displayLoop+0xd8>)
 800190e:	f004 ffcf 	bl	80068b0 <HAL_UART_Transmit>
	uart_buf_len = sprintf(uart_buf, "Sequential Search: %.2f useg \r\n", promSeqSearch);
 8001912:	4b1f      	ldr	r3, [pc, #124]	; (8001990 <displayLoop+0xe4>)
 8001914:	edd3 7a00 	vldr	s15, [r3]
 8001918:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800191c:	ec53 2b17 	vmov	r2, r3, d7
 8001920:	491c      	ldr	r1, [pc, #112]	; (8001994 <displayLoop+0xe8>)
 8001922:	4816      	ldr	r0, [pc, #88]	; (800197c <displayLoop+0xd0>)
 8001924:	f006 fcee 	bl	8008304 <siprintf>
 8001928:	4603      	mov	r3, r0
 800192a:	b29a      	uxth	r2, r3
 800192c:	4b14      	ldr	r3, [pc, #80]	; (8001980 <displayLoop+0xd4>)
 800192e:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001930:	4b13      	ldr	r3, [pc, #76]	; (8001980 <displayLoop+0xd4>)
 8001932:	881a      	ldrh	r2, [r3, #0]
 8001934:	2364      	movs	r3, #100	; 0x64
 8001936:	4911      	ldr	r1, [pc, #68]	; (800197c <displayLoop+0xd0>)
 8001938:	4812      	ldr	r0, [pc, #72]	; (8001984 <displayLoop+0xd8>)
 800193a:	f004 ffb9 	bl	80068b0 <HAL_UART_Transmit>
	uart_buf_len = sprintf(uart_buf, "BinarySearch: %.2f useg \r\n", promBinSearch);
 800193e:	4b16      	ldr	r3, [pc, #88]	; (8001998 <displayLoop+0xec>)
 8001940:	edd3 7a00 	vldr	s15, [r3]
 8001944:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001948:	ec53 2b17 	vmov	r2, r3, d7
 800194c:	4913      	ldr	r1, [pc, #76]	; (800199c <displayLoop+0xf0>)
 800194e:	480b      	ldr	r0, [pc, #44]	; (800197c <displayLoop+0xd0>)
 8001950:	f006 fcd8 	bl	8008304 <siprintf>
 8001954:	4603      	mov	r3, r0
 8001956:	b29a      	uxth	r2, r3
 8001958:	4b09      	ldr	r3, [pc, #36]	; (8001980 <displayLoop+0xd4>)
 800195a:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 800195c:	4b08      	ldr	r3, [pc, #32]	; (8001980 <displayLoop+0xd4>)
 800195e:	881a      	ldrh	r2, [r3, #0]
 8001960:	2364      	movs	r3, #100	; 0x64
 8001962:	4906      	ldr	r1, [pc, #24]	; (800197c <displayLoop+0xd0>)
 8001964:	4807      	ldr	r0, [pc, #28]	; (8001984 <displayLoop+0xd8>)
 8001966:	f004 ffa3 	bl	80068b0 <HAL_UART_Transmit>

}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	24000d3c 	.word	0x24000d3c
 8001974:	24000d2c 	.word	0x24000d2c
 8001978:	0800a818 	.word	0x0800a818
 800197c:	2400038c 	.word	0x2400038c
 8001980:	240003be 	.word	0x240003be
 8001984:	240002e0 	.word	0x240002e0
 8001988:	24000d30 	.word	0x24000d30
 800198c:	0800a838 	.word	0x0800a838
 8001990:	24000d34 	.word	0x24000d34
 8001994:	0800a854 	.word	0x0800a854
 8001998:	24000d38 	.word	0x24000d38
 800199c:	0800a874 	.word	0x0800a874

080019a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a4:	b672      	cpsid	i
}
 80019a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <Error_Handler+0x8>
	...

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <HAL_MspInit+0x30>)
 80019b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80019b8:	4a08      	ldr	r2, [pc, #32]	; (80019dc <HAL_MspInit+0x30>)
 80019ba:	f043 0302 	orr.w	r3, r3, #2
 80019be:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80019c2:	4b06      	ldr	r3, [pc, #24]	; (80019dc <HAL_MspInit+0x30>)
 80019c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	607b      	str	r3, [r7, #4]
 80019ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	58024400 	.word	0x58024400

080019e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b0b8      	sub	sp, #224	; 0xe0
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019f8:	f107 0310 	add.w	r3, r7, #16
 80019fc:	22bc      	movs	r2, #188	; 0xbc
 80019fe:	2100      	movs	r1, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f006 f835 	bl	8007a70 <memset>
  if(hi2c->Instance==I2C4)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a25      	ldr	r2, [pc, #148]	; (8001aa0 <HAL_I2C_MspInit+0xc0>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d142      	bne.n	8001a96 <HAL_I2C_MspInit+0xb6>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001a10:	2310      	movs	r3, #16
 8001a12:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a1a:	f107 0310 	add.w	r3, r7, #16
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f002 fdfc 	bl	800461c <HAL_RCCEx_PeriphCLKConfig>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001a2a:	f7ff ffb9 	bl	80019a0 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <HAL_I2C_MspInit+0xc4>)
 8001a30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a34:	4a1b      	ldr	r2, [pc, #108]	; (8001aa4 <HAL_I2C_MspInit+0xc4>)
 8001a36:	f043 0320 	orr.w	r3, r3, #32
 8001a3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a3e:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_I2C_MspInit+0xc4>)
 8001a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a44:	f003 0320 	and.w	r3, r3, #32
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PF14     ------> I2C4_SCL
    PF15     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001a4c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001a50:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a54:	2312      	movs	r3, #18
 8001a56:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a60:	2300      	movs	r3, #0
 8001a62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001a66:	2304      	movs	r3, #4
 8001a68:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a6c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a70:	4619      	mov	r1, r3
 8001a72:	480d      	ldr	r0, [pc, #52]	; (8001aa8 <HAL_I2C_MspInit+0xc8>)
 8001a74:	f000 fbb4 	bl	80021e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001a78:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <HAL_I2C_MspInit+0xc4>)
 8001a7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a7e:	4a09      	ldr	r2, [pc, #36]	; (8001aa4 <HAL_I2C_MspInit+0xc4>)
 8001a80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a84:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <HAL_I2C_MspInit+0xc4>)
 8001a8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001a96:	bf00      	nop
 8001a98:	37e0      	adds	r7, #224	; 0xe0
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	58001c00 	.word	0x58001c00
 8001aa4:	58024400 	.word	0x58024400
 8001aa8:	58021400 	.word	0x58021400

08001aac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a19      	ldr	r2, [pc, #100]	; (8001b20 <HAL_TIM_Base_MspInit+0x74>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d10f      	bne.n	8001ade <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001abe:	4b19      	ldr	r3, [pc, #100]	; (8001b24 <HAL_TIM_Base_MspInit+0x78>)
 8001ac0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001ac4:	4a17      	ldr	r2, [pc, #92]	; (8001b24 <HAL_TIM_Base_MspInit+0x78>)
 8001ac6:	f043 0301 	orr.w	r3, r3, #1
 8001aca:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001ace:	4b15      	ldr	r3, [pc, #84]	; (8001b24 <HAL_TIM_Base_MspInit+0x78>)
 8001ad0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001adc:	e01b      	b.n	8001b16 <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM2)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ae6:	d116      	bne.n	8001b16 <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <HAL_TIM_Base_MspInit+0x78>)
 8001aea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001aee:	4a0d      	ldr	r2, [pc, #52]	; (8001b24 <HAL_TIM_Base_MspInit+0x78>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001af8:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <HAL_TIM_Base_MspInit+0x78>)
 8001afa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	60bb      	str	r3, [r7, #8]
 8001b04:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2100      	movs	r1, #0
 8001b0a:	201c      	movs	r0, #28
 8001b0c:	f000 fb33 	bl	8002176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b10:	201c      	movs	r0, #28
 8001b12:	f000 fb4a 	bl	80021aa <HAL_NVIC_EnableIRQ>
}
 8001b16:	bf00      	nop
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40010000 	.word	0x40010000
 8001b24:	58024400 	.word	0x58024400

08001b28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b0b8      	sub	sp, #224	; 0xe0
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b30:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b40:	f107 0310 	add.w	r3, r7, #16
 8001b44:	22bc      	movs	r2, #188	; 0xbc
 8001b46:	2100      	movs	r1, #0
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f005 ff91 	bl	8007a70 <memset>
  if(huart->Instance==USART3)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a25      	ldr	r2, [pc, #148]	; (8001be8 <HAL_UART_MspInit+0xc0>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d142      	bne.n	8001bde <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b62:	f107 0310 	add.w	r3, r7, #16
 8001b66:	4618      	mov	r0, r3
 8001b68:	f002 fd58 	bl	800461c <HAL_RCCEx_PeriphCLKConfig>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001b72:	f7ff ff15 	bl	80019a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b76:	4b1d      	ldr	r3, [pc, #116]	; (8001bec <HAL_UART_MspInit+0xc4>)
 8001b78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b7c:	4a1b      	ldr	r2, [pc, #108]	; (8001bec <HAL_UART_MspInit+0xc4>)
 8001b7e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b82:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001b86:	4b19      	ldr	r3, [pc, #100]	; (8001bec <HAL_UART_MspInit+0xc4>)
 8001b88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001b8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b94:	4b15      	ldr	r3, [pc, #84]	; (8001bec <HAL_UART_MspInit+0xc4>)
 8001b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b9a:	4a14      	ldr	r2, [pc, #80]	; (8001bec <HAL_UART_MspInit+0xc4>)
 8001b9c:	f043 0308 	orr.w	r3, r3, #8
 8001ba0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ba4:	4b11      	ldr	r3, [pc, #68]	; (8001bec <HAL_UART_MspInit+0xc4>)
 8001ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001baa:	f003 0308 	and.w	r3, r3, #8
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001bb2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bb6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bcc:	2307      	movs	r3, #7
 8001bce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bd2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <HAL_UART_MspInit+0xc8>)
 8001bda:	f000 fb01 	bl	80021e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001bde:	bf00      	nop
 8001be0:	37e0      	adds	r7, #224	; 0xe0
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40004800 	.word	0x40004800
 8001bec:	58024400 	.word	0x58024400
 8001bf0:	58020c00 	.word	0x58020c00

08001bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bf8:	e7fe      	b.n	8001bf8 <NMI_Handler+0x4>

08001bfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bfe:	e7fe      	b.n	8001bfe <HardFault_Handler+0x4>

08001c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c04:	e7fe      	b.n	8001c04 <MemManage_Handler+0x4>

08001c06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c0a:	e7fe      	b.n	8001c0a <BusFault_Handler+0x4>

08001c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c10:	e7fe      	b.n	8001c10 <UsageFault_Handler+0x4>

08001c12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr

08001c2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c40:	f000 f96e 	bl	8001f20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c4c:	4802      	ldr	r0, [pc, #8]	; (8001c58 <TIM2_IRQHandler+0x10>)
 8001c4e:	f004 f9bc 	bl	8005fca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	24000294 	.word	0x24000294

08001c5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
	return 1;
 8001c60:	2301      	movs	r3, #1
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <_kill>:

int _kill(int pid, int sig)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c76:	f005 fed1 	bl	8007a1c <__errno>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2216      	movs	r2, #22
 8001c7e:	601a      	str	r2, [r3, #0]
	return -1;
 8001c80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <_exit>:

void _exit (int status)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c94:	f04f 31ff 	mov.w	r1, #4294967295
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f7ff ffe7 	bl	8001c6c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c9e:	e7fe      	b.n	8001c9e <_exit+0x12>

08001ca0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	e00a      	b.n	8001cc8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cb2:	f3af 8000 	nop.w
 8001cb6:	4601      	mov	r1, r0
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	60ba      	str	r2, [r7, #8]
 8001cbe:	b2ca      	uxtb	r2, r1
 8001cc0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	dbf0      	blt.n	8001cb2 <_read+0x12>
	}

return len;
 8001cd0:	687b      	ldr	r3, [r7, #4]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b086      	sub	sp, #24
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	e009      	b.n	8001d00 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	1c5a      	adds	r2, r3, #1
 8001cf0:	60ba      	str	r2, [r7, #8]
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	dbf1      	blt.n	8001cec <_write+0x12>
	}
	return len;
 8001d08:	687b      	ldr	r3, [r7, #4]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <_close>:

int _close(int file)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
	return -1;
 8001d1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
 8001d32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d3a:	605a      	str	r2, [r3, #4]
	return 0;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <_isatty>:

int _isatty(int file)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
	return 1;
 8001d52:	2301      	movs	r3, #1
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
	return 0;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3714      	adds	r7, #20
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
	...

08001d7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d84:	4a14      	ldr	r2, [pc, #80]	; (8001dd8 <_sbrk+0x5c>)
 8001d86:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <_sbrk+0x60>)
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d90:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <_sbrk+0x64>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d102      	bne.n	8001d9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d98:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <_sbrk+0x64>)
 8001d9a:	4a12      	ldr	r2, [pc, #72]	; (8001de4 <_sbrk+0x68>)
 8001d9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d9e:	4b10      	ldr	r3, [pc, #64]	; (8001de0 <_sbrk+0x64>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4413      	add	r3, r2
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d207      	bcs.n	8001dbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dac:	f005 fe36 	bl	8007a1c <__errno>
 8001db0:	4603      	mov	r3, r0
 8001db2:	220c      	movs	r2, #12
 8001db4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001db6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dba:	e009      	b.n	8001dd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dbc:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <_sbrk+0x64>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dc2:	4b07      	ldr	r3, [pc, #28]	; (8001de0 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	4a05      	ldr	r2, [pc, #20]	; (8001de0 <_sbrk+0x64>)
 8001dcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	24080000 	.word	0x24080000
 8001ddc:	00000400 	.word	0x00000400
 8001de0:	24000d40 	.word	0x24000d40
 8001de4:	24000d58 	.word	0x24000d58

08001de8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001de8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e20 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001dec:	f7fe fc52 	bl	8000694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001df0:	480c      	ldr	r0, [pc, #48]	; (8001e24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001df2:	490d      	ldr	r1, [pc, #52]	; (8001e28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001df4:	4a0d      	ldr	r2, [pc, #52]	; (8001e2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001df6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df8:	e002      	b.n	8001e00 <LoopCopyDataInit>

08001dfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dfe:	3304      	adds	r3, #4

08001e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e04:	d3f9      	bcc.n	8001dfa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e06:	4a0a      	ldr	r2, [pc, #40]	; (8001e30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e08:	4c0a      	ldr	r4, [pc, #40]	; (8001e34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e0c:	e001      	b.n	8001e12 <LoopFillZerobss>

08001e0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e10:	3204      	adds	r2, #4

08001e12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e14:	d3fb      	bcc.n	8001e0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e16:	f005 fe07 	bl	8007a28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e1a:	f7fe fdb9 	bl	8000990 <main>
  bx  lr
 8001e1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e20:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001e24:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001e28:	240001e0 	.word	0x240001e0
  ldr r2, =_sidata
 8001e2c:	0800acb4 	.word	0x0800acb4
  ldr r2, =_sbss
 8001e30:	240001e0 	.word	0x240001e0
  ldr r4, =_ebss
 8001e34:	24000d58 	.word	0x24000d58

08001e38 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e38:	e7fe      	b.n	8001e38 <ADC3_IRQHandler>
	...

08001e3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e42:	2003      	movs	r0, #3
 8001e44:	f000 f98c 	bl	8002160 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001e48:	f002 fa12 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	4b15      	ldr	r3, [pc, #84]	; (8001ea4 <HAL_Init+0x68>)
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	0a1b      	lsrs	r3, r3, #8
 8001e54:	f003 030f 	and.w	r3, r3, #15
 8001e58:	4913      	ldr	r1, [pc, #76]	; (8001ea8 <HAL_Init+0x6c>)
 8001e5a:	5ccb      	ldrb	r3, [r1, r3]
 8001e5c:	f003 031f 	and.w	r3, r3, #31
 8001e60:	fa22 f303 	lsr.w	r3, r2, r3
 8001e64:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001e66:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <HAL_Init+0x68>)
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	f003 030f 	and.w	r3, r3, #15
 8001e6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ea8 <HAL_Init+0x6c>)
 8001e70:	5cd3      	ldrb	r3, [r2, r3]
 8001e72:	f003 031f 	and.w	r3, r3, #31
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	fa22 f303 	lsr.w	r3, r2, r3
 8001e7c:	4a0b      	ldr	r2, [pc, #44]	; (8001eac <HAL_Init+0x70>)
 8001e7e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001e80:	4a0b      	ldr	r2, [pc, #44]	; (8001eb0 <HAL_Init+0x74>)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e86:	2000      	movs	r0, #0
 8001e88:	f000 f814 	bl	8001eb4 <HAL_InitTick>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e002      	b.n	8001e9c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001e96:	f7ff fd89 	bl	80019ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	58024400 	.word	0x58024400
 8001ea8:	0800a890 	.word	0x0800a890
 8001eac:	24000004 	.word	0x24000004
 8001eb0:	24000000 	.word	0x24000000

08001eb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001ebc:	4b15      	ldr	r3, [pc, #84]	; (8001f14 <HAL_InitTick+0x60>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d101      	bne.n	8001ec8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e021      	b.n	8001f0c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001ec8:	4b13      	ldr	r3, [pc, #76]	; (8001f18 <HAL_InitTick+0x64>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	4b11      	ldr	r3, [pc, #68]	; (8001f14 <HAL_InitTick+0x60>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 f971 	bl	80021c6 <HAL_SYSTICK_Config>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e00e      	b.n	8001f0c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2b0f      	cmp	r3, #15
 8001ef2:	d80a      	bhi.n	8001f0a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8001efc:	f000 f93b 	bl	8002176 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f00:	4a06      	ldr	r2, [pc, #24]	; (8001f1c <HAL_InitTick+0x68>)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f06:	2300      	movs	r3, #0
 8001f08:	e000      	b.n	8001f0c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	2400000c 	.word	0x2400000c
 8001f18:	24000000 	.word	0x24000000
 8001f1c:	24000008 	.word	0x24000008

08001f20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f24:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <HAL_IncTick+0x20>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <HAL_IncTick+0x24>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4413      	add	r3, r2
 8001f30:	4a04      	ldr	r2, [pc, #16]	; (8001f44 <HAL_IncTick+0x24>)
 8001f32:	6013      	str	r3, [r2, #0]
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	2400000c 	.word	0x2400000c
 8001f44:	24000d44 	.word	0x24000d44

08001f48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f4c:	4b03      	ldr	r3, [pc, #12]	; (8001f5c <HAL_GetTick+0x14>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	24000d44 	.word	0x24000d44

08001f60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f68:	f7ff ffee 	bl	8001f48 <HAL_GetTick>
 8001f6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f78:	d005      	beq.n	8001f86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f7a:	4b0a      	ldr	r3, [pc, #40]	; (8001fa4 <HAL_Delay+0x44>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4413      	add	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f86:	bf00      	nop
 8001f88:	f7ff ffde 	bl	8001f48 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	68fa      	ldr	r2, [r7, #12]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d8f7      	bhi.n	8001f88 <HAL_Delay+0x28>
  {
  }
}
 8001f98:	bf00      	nop
 8001f9a:	bf00      	nop
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	2400000c 	.word	0x2400000c

08001fa8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001fac:	4b03      	ldr	r3, [pc, #12]	; (8001fbc <HAL_GetREVID+0x14>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	0c1b      	lsrs	r3, r3, #16
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	5c001000 	.word	0x5c001000

08001fc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <__NVIC_SetPriorityGrouping+0x40>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fd6:	68ba      	ldr	r2, [r7, #8]
 8001fd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fdc:	4013      	ands	r3, r2
 8001fde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <__NVIC_SetPriorityGrouping+0x44>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fee:	4a04      	ldr	r2, [pc, #16]	; (8002000 <__NVIC_SetPriorityGrouping+0x40>)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	60d3      	str	r3, [r2, #12]
}
 8001ff4:	bf00      	nop
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	e000ed00 	.word	0xe000ed00
 8002004:	05fa0000 	.word	0x05fa0000

08002008 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800200c:	4b04      	ldr	r3, [pc, #16]	; (8002020 <__NVIC_GetPriorityGrouping+0x18>)
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	0a1b      	lsrs	r3, r3, #8
 8002012:	f003 0307 	and.w	r3, r3, #7
}
 8002016:	4618      	mov	r0, r3
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	e000ed00 	.word	0xe000ed00

08002024 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800202e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002032:	2b00      	cmp	r3, #0
 8002034:	db0b      	blt.n	800204e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002036:	88fb      	ldrh	r3, [r7, #6]
 8002038:	f003 021f 	and.w	r2, r3, #31
 800203c:	4907      	ldr	r1, [pc, #28]	; (800205c <__NVIC_EnableIRQ+0x38>)
 800203e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002042:	095b      	lsrs	r3, r3, #5
 8002044:	2001      	movs	r0, #1
 8002046:	fa00 f202 	lsl.w	r2, r0, r2
 800204a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	e000e100 	.word	0xe000e100

08002060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	6039      	str	r1, [r7, #0]
 800206a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800206c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002070:	2b00      	cmp	r3, #0
 8002072:	db0a      	blt.n	800208a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	b2da      	uxtb	r2, r3
 8002078:	490c      	ldr	r1, [pc, #48]	; (80020ac <__NVIC_SetPriority+0x4c>)
 800207a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800207e:	0112      	lsls	r2, r2, #4
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	440b      	add	r3, r1
 8002084:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002088:	e00a      	b.n	80020a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	b2da      	uxtb	r2, r3
 800208e:	4908      	ldr	r1, [pc, #32]	; (80020b0 <__NVIC_SetPriority+0x50>)
 8002090:	88fb      	ldrh	r3, [r7, #6]
 8002092:	f003 030f 	and.w	r3, r3, #15
 8002096:	3b04      	subs	r3, #4
 8002098:	0112      	lsls	r2, r2, #4
 800209a:	b2d2      	uxtb	r2, r2
 800209c:	440b      	add	r3, r1
 800209e:	761a      	strb	r2, [r3, #24]
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr
 80020ac:	e000e100 	.word	0xe000e100
 80020b0:	e000ed00 	.word	0xe000ed00

080020b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b089      	sub	sp, #36	; 0x24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	f1c3 0307 	rsb	r3, r3, #7
 80020ce:	2b04      	cmp	r3, #4
 80020d0:	bf28      	it	cs
 80020d2:	2304      	movcs	r3, #4
 80020d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	3304      	adds	r3, #4
 80020da:	2b06      	cmp	r3, #6
 80020dc:	d902      	bls.n	80020e4 <NVIC_EncodePriority+0x30>
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3b03      	subs	r3, #3
 80020e2:	e000      	b.n	80020e6 <NVIC_EncodePriority+0x32>
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e8:	f04f 32ff 	mov.w	r2, #4294967295
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43da      	mvns	r2, r3
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	401a      	ands	r2, r3
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	fa01 f303 	lsl.w	r3, r1, r3
 8002106:	43d9      	mvns	r1, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800210c:	4313      	orrs	r3, r2
         );
}
 800210e:	4618      	mov	r0, r3
 8002110:	3724      	adds	r7, #36	; 0x24
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
	...

0800211c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3b01      	subs	r3, #1
 8002128:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800212c:	d301      	bcc.n	8002132 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800212e:	2301      	movs	r3, #1
 8002130:	e00f      	b.n	8002152 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002132:	4a0a      	ldr	r2, [pc, #40]	; (800215c <SysTick_Config+0x40>)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3b01      	subs	r3, #1
 8002138:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800213a:	210f      	movs	r1, #15
 800213c:	f04f 30ff 	mov.w	r0, #4294967295
 8002140:	f7ff ff8e 	bl	8002060 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002144:	4b05      	ldr	r3, [pc, #20]	; (800215c <SysTick_Config+0x40>)
 8002146:	2200      	movs	r2, #0
 8002148:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800214a:	4b04      	ldr	r3, [pc, #16]	; (800215c <SysTick_Config+0x40>)
 800214c:	2207      	movs	r2, #7
 800214e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	e000e010 	.word	0xe000e010

08002160 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f7ff ff29 	bl	8001fc0 <__NVIC_SetPriorityGrouping>
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b086      	sub	sp, #24
 800217a:	af00      	add	r7, sp, #0
 800217c:	4603      	mov	r3, r0
 800217e:	60b9      	str	r1, [r7, #8]
 8002180:	607a      	str	r2, [r7, #4]
 8002182:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002184:	f7ff ff40 	bl	8002008 <__NVIC_GetPriorityGrouping>
 8002188:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	68b9      	ldr	r1, [r7, #8]
 800218e:	6978      	ldr	r0, [r7, #20]
 8002190:	f7ff ff90 	bl	80020b4 <NVIC_EncodePriority>
 8002194:	4602      	mov	r2, r0
 8002196:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800219a:	4611      	mov	r1, r2
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff ff5f 	bl	8002060 <__NVIC_SetPriority>
}
 80021a2:	bf00      	nop
 80021a4:	3718      	adds	r7, #24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b082      	sub	sp, #8
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	4603      	mov	r3, r0
 80021b2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff ff33 	bl	8002024 <__NVIC_EnableIRQ>
}
 80021be:	bf00      	nop
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b082      	sub	sp, #8
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7ff ffa4 	bl	800211c <SysTick_Config>
 80021d4:	4603      	mov	r3, r0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
	...

080021e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b089      	sub	sp, #36	; 0x24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80021ee:	4b89      	ldr	r3, [pc, #548]	; (8002414 <HAL_GPIO_Init+0x234>)
 80021f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80021f2:	e194      	b.n	800251e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	2101      	movs	r1, #1
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002200:	4013      	ands	r3, r2
 8002202:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 8186 	beq.w	8002518 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f003 0303 	and.w	r3, r3, #3
 8002214:	2b01      	cmp	r3, #1
 8002216:	d005      	beq.n	8002224 <HAL_GPIO_Init+0x44>
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 0303 	and.w	r3, r3, #3
 8002220:	2b02      	cmp	r3, #2
 8002222:	d130      	bne.n	8002286 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	2203      	movs	r2, #3
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4013      	ands	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	68da      	ldr	r2, [r3, #12]
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	4313      	orrs	r3, r2
 800224c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800225a:	2201      	movs	r2, #1
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43db      	mvns	r3, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4013      	ands	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	091b      	lsrs	r3, r3, #4
 8002270:	f003 0201 	and.w	r2, r3, #1
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4313      	orrs	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f003 0303 	and.w	r3, r3, #3
 800228e:	2b03      	cmp	r3, #3
 8002290:	d017      	beq.n	80022c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	2203      	movs	r2, #3
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	4013      	ands	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	689a      	ldr	r2, [r3, #8]
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f003 0303 	and.w	r3, r3, #3
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d123      	bne.n	8002316 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	08da      	lsrs	r2, r3, #3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	3208      	adds	r2, #8
 80022d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	220f      	movs	r2, #15
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	43db      	mvns	r3, r3
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	4013      	ands	r3, r2
 80022f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	691a      	ldr	r2, [r3, #16]
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4313      	orrs	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	08da      	lsrs	r2, r3, #3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3208      	adds	r2, #8
 8002310:	69b9      	ldr	r1, [r7, #24]
 8002312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	2203      	movs	r2, #3
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4013      	ands	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f003 0203 	and.w	r2, r3, #3
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4313      	orrs	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002352:	2b00      	cmp	r3, #0
 8002354:	f000 80e0 	beq.w	8002518 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002358:	4b2f      	ldr	r3, [pc, #188]	; (8002418 <HAL_GPIO_Init+0x238>)
 800235a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800235e:	4a2e      	ldr	r2, [pc, #184]	; (8002418 <HAL_GPIO_Init+0x238>)
 8002360:	f043 0302 	orr.w	r3, r3, #2
 8002364:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002368:	4b2b      	ldr	r3, [pc, #172]	; (8002418 <HAL_GPIO_Init+0x238>)
 800236a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002376:	4a29      	ldr	r2, [pc, #164]	; (800241c <HAL_GPIO_Init+0x23c>)
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	3302      	adds	r3, #2
 800237e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002382:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	220f      	movs	r2, #15
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43db      	mvns	r3, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4013      	ands	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a20      	ldr	r2, [pc, #128]	; (8002420 <HAL_GPIO_Init+0x240>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d052      	beq.n	8002448 <HAL_GPIO_Init+0x268>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a1f      	ldr	r2, [pc, #124]	; (8002424 <HAL_GPIO_Init+0x244>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d031      	beq.n	800240e <HAL_GPIO_Init+0x22e>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a1e      	ldr	r2, [pc, #120]	; (8002428 <HAL_GPIO_Init+0x248>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d02b      	beq.n	800240a <HAL_GPIO_Init+0x22a>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a1d      	ldr	r2, [pc, #116]	; (800242c <HAL_GPIO_Init+0x24c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d025      	beq.n	8002406 <HAL_GPIO_Init+0x226>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a1c      	ldr	r2, [pc, #112]	; (8002430 <HAL_GPIO_Init+0x250>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d01f      	beq.n	8002402 <HAL_GPIO_Init+0x222>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a1b      	ldr	r2, [pc, #108]	; (8002434 <HAL_GPIO_Init+0x254>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d019      	beq.n	80023fe <HAL_GPIO_Init+0x21e>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a1a      	ldr	r2, [pc, #104]	; (8002438 <HAL_GPIO_Init+0x258>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d013      	beq.n	80023fa <HAL_GPIO_Init+0x21a>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a19      	ldr	r2, [pc, #100]	; (800243c <HAL_GPIO_Init+0x25c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d00d      	beq.n	80023f6 <HAL_GPIO_Init+0x216>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a18      	ldr	r2, [pc, #96]	; (8002440 <HAL_GPIO_Init+0x260>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d007      	beq.n	80023f2 <HAL_GPIO_Init+0x212>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a17      	ldr	r2, [pc, #92]	; (8002444 <HAL_GPIO_Init+0x264>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d101      	bne.n	80023ee <HAL_GPIO_Init+0x20e>
 80023ea:	2309      	movs	r3, #9
 80023ec:	e02d      	b.n	800244a <HAL_GPIO_Init+0x26a>
 80023ee:	230a      	movs	r3, #10
 80023f0:	e02b      	b.n	800244a <HAL_GPIO_Init+0x26a>
 80023f2:	2308      	movs	r3, #8
 80023f4:	e029      	b.n	800244a <HAL_GPIO_Init+0x26a>
 80023f6:	2307      	movs	r3, #7
 80023f8:	e027      	b.n	800244a <HAL_GPIO_Init+0x26a>
 80023fa:	2306      	movs	r3, #6
 80023fc:	e025      	b.n	800244a <HAL_GPIO_Init+0x26a>
 80023fe:	2305      	movs	r3, #5
 8002400:	e023      	b.n	800244a <HAL_GPIO_Init+0x26a>
 8002402:	2304      	movs	r3, #4
 8002404:	e021      	b.n	800244a <HAL_GPIO_Init+0x26a>
 8002406:	2303      	movs	r3, #3
 8002408:	e01f      	b.n	800244a <HAL_GPIO_Init+0x26a>
 800240a:	2302      	movs	r3, #2
 800240c:	e01d      	b.n	800244a <HAL_GPIO_Init+0x26a>
 800240e:	2301      	movs	r3, #1
 8002410:	e01b      	b.n	800244a <HAL_GPIO_Init+0x26a>
 8002412:	bf00      	nop
 8002414:	58000080 	.word	0x58000080
 8002418:	58024400 	.word	0x58024400
 800241c:	58000400 	.word	0x58000400
 8002420:	58020000 	.word	0x58020000
 8002424:	58020400 	.word	0x58020400
 8002428:	58020800 	.word	0x58020800
 800242c:	58020c00 	.word	0x58020c00
 8002430:	58021000 	.word	0x58021000
 8002434:	58021400 	.word	0x58021400
 8002438:	58021800 	.word	0x58021800
 800243c:	58021c00 	.word	0x58021c00
 8002440:	58022000 	.word	0x58022000
 8002444:	58022400 	.word	0x58022400
 8002448:	2300      	movs	r3, #0
 800244a:	69fa      	ldr	r2, [r7, #28]
 800244c:	f002 0203 	and.w	r2, r2, #3
 8002450:	0092      	lsls	r2, r2, #2
 8002452:	4093      	lsls	r3, r2
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4313      	orrs	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800245a:	4938      	ldr	r1, [pc, #224]	; (800253c <HAL_GPIO_Init+0x35c>)
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	089b      	lsrs	r3, r3, #2
 8002460:	3302      	adds	r3, #2
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002468:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	43db      	mvns	r3, r3
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4013      	ands	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800248e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002496:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80024bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	43db      	mvns	r3, r3
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	4013      	ands	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	4313      	orrs	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	43db      	mvns	r3, r3
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	4013      	ands	r3, r2
 80024fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d003      	beq.n	8002512 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	4313      	orrs	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	3301      	adds	r3, #1
 800251c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	fa22 f303 	lsr.w	r3, r2, r3
 8002528:	2b00      	cmp	r3, #0
 800252a:	f47f ae63 	bne.w	80021f4 <HAL_GPIO_Init+0x14>
  }
}
 800252e:	bf00      	nop
 8002530:	bf00      	nop
 8002532:	3724      	adds	r7, #36	; 0x24
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	58000400 	.word	0x58000400

08002540 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	460b      	mov	r3, r1
 800254a:	807b      	strh	r3, [r7, #2]
 800254c:	4613      	mov	r3, r2
 800254e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002550:	787b      	ldrb	r3, [r7, #1]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002556:	887a      	ldrh	r2, [r7, #2]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800255c:	e003      	b.n	8002566 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800255e:	887b      	ldrh	r3, [r7, #2]
 8002560:	041a      	lsls	r2, r3, #16
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	619a      	str	r2, [r3, #24]
}
 8002566:	bf00      	nop
 8002568:	370c      	adds	r7, #12
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002572:	b480      	push	{r7}
 8002574:	b085      	sub	sp, #20
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
 800257a:	460b      	mov	r3, r1
 800257c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002584:	887a      	ldrh	r2, [r7, #2]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	4013      	ands	r3, r2
 800258a:	041a      	lsls	r2, r3, #16
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	43d9      	mvns	r1, r3
 8002590:	887b      	ldrh	r3, [r7, #2]
 8002592:	400b      	ands	r3, r1
 8002594:	431a      	orrs	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	619a      	str	r2, [r3, #24]
}
 800259a:	bf00      	nop
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
	...

080025a8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80025b0:	4a08      	ldr	r2, [pc, #32]	; (80025d4 <HAL_HSEM_FastTake+0x2c>)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3320      	adds	r3, #32
 80025b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ba:	4a07      	ldr	r2, [pc, #28]	; (80025d8 <HAL_HSEM_FastTake+0x30>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d101      	bne.n	80025c4 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	e000      	b.n	80025c6 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	58026400 	.word	0x58026400
 80025d8:	80000300 	.word	0x80000300

080025dc <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80025e6:	4906      	ldr	r1, [pc, #24]	; (8002600 <HAL_HSEM_Release+0x24>)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	58026400 	.word	0x58026400

08002604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e07f      	b.n	8002716 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff f9d8 	bl	80019e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2224      	movs	r2, #36	; 0x24
 8002634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0201 	bic.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002654:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002664:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d107      	bne.n	800267e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	e006      	b.n	800268c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800268a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	2b02      	cmp	r3, #2
 8002692:	d104      	bne.n	800269e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800269c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4b1d      	ldr	r3, [pc, #116]	; (8002720 <HAL_I2C_Init+0x11c>)
 80026aa:	430b      	orrs	r3, r1
 80026ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	691a      	ldr	r2, [r3, #16]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69d9      	ldr	r1, [r3, #28]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a1a      	ldr	r2, [r3, #32]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0201 	orr.w	r2, r2, #1
 80026f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2220      	movs	r2, #32
 8002702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	02008000 	.word	0x02008000

08002724 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b088      	sub	sp, #32
 8002728:	af02      	add	r7, sp, #8
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	607a      	str	r2, [r7, #4]
 800272e:	461a      	mov	r2, r3
 8002730:	460b      	mov	r3, r1
 8002732:	817b      	strh	r3, [r7, #10]
 8002734:	4613      	mov	r3, r2
 8002736:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800273e:	b2db      	uxtb	r3, r3
 8002740:	2b20      	cmp	r3, #32
 8002742:	f040 80da 	bne.w	80028fa <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_I2C_Master_Transmit+0x30>
 8002750:	2302      	movs	r3, #2
 8002752:	e0d3      	b.n	80028fc <HAL_I2C_Master_Transmit+0x1d8>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800275c:	f7ff fbf4 	bl	8001f48 <HAL_GetTick>
 8002760:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	2319      	movs	r3, #25
 8002768:	2201      	movs	r2, #1
 800276a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f000 fcce 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e0be      	b.n	80028fc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2221      	movs	r2, #33	; 0x21
 8002782:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2210      	movs	r2, #16
 800278a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	893a      	ldrh	r2, [r7, #8]
 800279e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2bff      	cmp	r3, #255	; 0xff
 80027ae:	d90e      	bls.n	80027ce <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	22ff      	movs	r2, #255	; 0xff
 80027b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	8979      	ldrh	r1, [r7, #10]
 80027be:	4b51      	ldr	r3, [pc, #324]	; (8002904 <HAL_I2C_Master_Transmit+0x1e0>)
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f000 fe4a 	bl	8003460 <I2C_TransferConfig>
 80027cc:	e06c      	b.n	80028a8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	8979      	ldrh	r1, [r7, #10]
 80027e0:	4b48      	ldr	r3, [pc, #288]	; (8002904 <HAL_I2C_Master_Transmit+0x1e0>)
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 fe39 	bl	8003460 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80027ee:	e05b      	b.n	80028a8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	6a39      	ldr	r1, [r7, #32]
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f000 fccb 	bl	8003190 <I2C_WaitOnTXISFlagUntilTimeout>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e07b      	b.n	80028fc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002808:	781a      	ldrb	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002814:	1c5a      	adds	r2, r3, #1
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800281e:	b29b      	uxth	r3, r3
 8002820:	3b01      	subs	r3, #1
 8002822:	b29a      	uxth	r2, r3
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800282c:	3b01      	subs	r3, #1
 800282e:	b29a      	uxth	r2, r3
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002838:	b29b      	uxth	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d034      	beq.n	80028a8 <HAL_I2C_Master_Transmit+0x184>
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002842:	2b00      	cmp	r3, #0
 8002844:	d130      	bne.n	80028a8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	6a3b      	ldr	r3, [r7, #32]
 800284c:	2200      	movs	r2, #0
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	68f8      	ldr	r0, [r7, #12]
 8002852:	f000 fc5d 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e04d      	b.n	80028fc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002864:	b29b      	uxth	r3, r3
 8002866:	2bff      	cmp	r3, #255	; 0xff
 8002868:	d90e      	bls.n	8002888 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	22ff      	movs	r2, #255	; 0xff
 800286e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002874:	b2da      	uxtb	r2, r3
 8002876:	8979      	ldrh	r1, [r7, #10]
 8002878:	2300      	movs	r3, #0
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f000 fded 	bl	8003460 <I2C_TransferConfig>
 8002886:	e00f      	b.n	80028a8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800288c:	b29a      	uxth	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002896:	b2da      	uxtb	r2, r3
 8002898:	8979      	ldrh	r1, [r7, #10]
 800289a:	2300      	movs	r3, #0
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fddc 	bl	8003460 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d19e      	bne.n	80027f0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	6a39      	ldr	r1, [r7, #32]
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 fcaa 	bl	8003210 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e01a      	b.n	80028fc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2220      	movs	r2, #32
 80028cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6859      	ldr	r1, [r3, #4]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <HAL_I2C_Master_Transmit+0x1e4>)
 80028da:	400b      	ands	r3, r1
 80028dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2220      	movs	r2, #32
 80028e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	e000      	b.n	80028fc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80028fa:	2302      	movs	r3, #2
  }
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	80002000 	.word	0x80002000
 8002908:	fe00e800 	.word	0xfe00e800

0800290c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af02      	add	r7, sp, #8
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	4608      	mov	r0, r1
 8002916:	4611      	mov	r1, r2
 8002918:	461a      	mov	r2, r3
 800291a:	4603      	mov	r3, r0
 800291c:	817b      	strh	r3, [r7, #10]
 800291e:	460b      	mov	r3, r1
 8002920:	813b      	strh	r3, [r7, #8]
 8002922:	4613      	mov	r3, r2
 8002924:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800292c:	b2db      	uxtb	r3, r3
 800292e:	2b20      	cmp	r3, #32
 8002930:	f040 80f9 	bne.w	8002b26 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002934:	6a3b      	ldr	r3, [r7, #32]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d002      	beq.n	8002940 <HAL_I2C_Mem_Write+0x34>
 800293a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800293c:	2b00      	cmp	r3, #0
 800293e:	d105      	bne.n	800294c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002946:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e0ed      	b.n	8002b28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002952:	2b01      	cmp	r3, #1
 8002954:	d101      	bne.n	800295a <HAL_I2C_Mem_Write+0x4e>
 8002956:	2302      	movs	r3, #2
 8002958:	e0e6      	b.n	8002b28 <HAL_I2C_Mem_Write+0x21c>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002962:	f7ff faf1 	bl	8001f48 <HAL_GetTick>
 8002966:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	2319      	movs	r3, #25
 800296e:	2201      	movs	r2, #1
 8002970:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002974:	68f8      	ldr	r0, [r7, #12]
 8002976:	f000 fbcb 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0d1      	b.n	8002b28 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2221      	movs	r2, #33	; 0x21
 8002988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2240      	movs	r2, #64	; 0x40
 8002990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2200      	movs	r2, #0
 8002998:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6a3a      	ldr	r2, [r7, #32]
 800299e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80029a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80029ac:	88f8      	ldrh	r0, [r7, #6]
 80029ae:	893a      	ldrh	r2, [r7, #8]
 80029b0:	8979      	ldrh	r1, [r7, #10]
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	9301      	str	r3, [sp, #4]
 80029b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b8:	9300      	str	r3, [sp, #0]
 80029ba:	4603      	mov	r3, r0
 80029bc:	68f8      	ldr	r0, [r7, #12]
 80029be:	f000 fadb 	bl	8002f78 <I2C_RequestMemoryWrite>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e0a9      	b.n	8002b28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029d8:	b29b      	uxth	r3, r3
 80029da:	2bff      	cmp	r3, #255	; 0xff
 80029dc:	d90e      	bls.n	80029fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	22ff      	movs	r2, #255	; 0xff
 80029e2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	8979      	ldrh	r1, [r7, #10]
 80029ec:	2300      	movs	r3, #0
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f000 fd33 	bl	8003460 <I2C_TransferConfig>
 80029fa:	e00f      	b.n	8002a1c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a0a:	b2da      	uxtb	r2, r3
 8002a0c:	8979      	ldrh	r1, [r7, #10]
 8002a0e:	2300      	movs	r3, #0
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a16:	68f8      	ldr	r0, [r7, #12]
 8002a18:	f000 fd22 	bl	8003460 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f000 fbb5 	bl	8003190 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e07b      	b.n	8002b28 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	781a      	ldrb	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d034      	beq.n	8002ad4 <HAL_I2C_Mem_Write+0x1c8>
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d130      	bne.n	8002ad4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a78:	2200      	movs	r2, #0
 8002a7a:	2180      	movs	r1, #128	; 0x80
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f000 fb47 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e04d      	b.n	8002b28 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	2bff      	cmp	r3, #255	; 0xff
 8002a94:	d90e      	bls.n	8002ab4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	22ff      	movs	r2, #255	; 0xff
 8002a9a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	8979      	ldrh	r1, [r7, #10]
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 fcd7 	bl	8003460 <I2C_TransferConfig>
 8002ab2:	e00f      	b.n	8002ad4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	8979      	ldrh	r1, [r7, #10]
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 fcc6 	bl	8003460 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d19e      	bne.n	8002a1c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f000 fb94 	bl	8003210 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e01a      	b.n	8002b28 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2220      	movs	r2, #32
 8002af8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6859      	ldr	r1, [r3, #4]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	4b0a      	ldr	r3, [pc, #40]	; (8002b30 <HAL_I2C_Mem_Write+0x224>)
 8002b06:	400b      	ands	r3, r1
 8002b08:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b22:	2300      	movs	r3, #0
 8002b24:	e000      	b.n	8002b28 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002b26:	2302      	movs	r3, #2
  }
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3718      	adds	r7, #24
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	fe00e800 	.word	0xfe00e800

08002b34 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b088      	sub	sp, #32
 8002b38:	af02      	add	r7, sp, #8
 8002b3a:	60f8      	str	r0, [r7, #12]
 8002b3c:	4608      	mov	r0, r1
 8002b3e:	4611      	mov	r1, r2
 8002b40:	461a      	mov	r2, r3
 8002b42:	4603      	mov	r3, r0
 8002b44:	817b      	strh	r3, [r7, #10]
 8002b46:	460b      	mov	r3, r1
 8002b48:	813b      	strh	r3, [r7, #8]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b20      	cmp	r3, #32
 8002b58:	f040 80fd 	bne.w	8002d56 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b5c:	6a3b      	ldr	r3, [r7, #32]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d002      	beq.n	8002b68 <HAL_I2C_Mem_Read+0x34>
 8002b62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d105      	bne.n	8002b74 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b6e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e0f1      	b.n	8002d58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_I2C_Mem_Read+0x4e>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e0ea      	b.n	8002d58 <HAL_I2C_Mem_Read+0x224>
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b8a:	f7ff f9dd 	bl	8001f48 <HAL_GetTick>
 8002b8e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	2319      	movs	r3, #25
 8002b96:	2201      	movs	r2, #1
 8002b98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 fab7 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0d5      	b.n	8002d58 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2222      	movs	r2, #34	; 0x22
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2240      	movs	r2, #64	; 0x40
 8002bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6a3a      	ldr	r2, [r7, #32]
 8002bc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002bcc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bd4:	88f8      	ldrh	r0, [r7, #6]
 8002bd6:	893a      	ldrh	r2, [r7, #8]
 8002bd8:	8979      	ldrh	r1, [r7, #10]
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	9301      	str	r3, [sp, #4]
 8002bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002be0:	9300      	str	r3, [sp, #0]
 8002be2:	4603      	mov	r3, r0
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f000 fa1b 	bl	8003020 <I2C_RequestMemoryRead>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d005      	beq.n	8002bfc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e0ad      	b.n	8002d58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	2bff      	cmp	r3, #255	; 0xff
 8002c04:	d90e      	bls.n	8002c24 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	22ff      	movs	r2, #255	; 0xff
 8002c0a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c10:	b2da      	uxtb	r2, r3
 8002c12:	8979      	ldrh	r1, [r7, #10]
 8002c14:	4b52      	ldr	r3, [pc, #328]	; (8002d60 <HAL_I2C_Mem_Read+0x22c>)
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c1c:	68f8      	ldr	r0, [r7, #12]
 8002c1e:	f000 fc1f 	bl	8003460 <I2C_TransferConfig>
 8002c22:	e00f      	b.n	8002c44 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	8979      	ldrh	r1, [r7, #10]
 8002c36:	4b4a      	ldr	r3, [pc, #296]	; (8002d60 <HAL_I2C_Mem_Read+0x22c>)
 8002c38:	9300      	str	r3, [sp, #0]
 8002c3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 fc0e 	bl	8003460 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2104      	movs	r1, #4
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	f000 fa5e 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e07c      	b.n	8002d58 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c68:	b2d2      	uxtb	r2, r2
 8002c6a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c70:	1c5a      	adds	r2, r3, #1
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d034      	beq.n	8002d04 <HAL_I2C_Mem_Read+0x1d0>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d130      	bne.n	8002d04 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca8:	2200      	movs	r2, #0
 8002caa:	2180      	movs	r1, #128	; 0x80
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 fa2f 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e04d      	b.n	8002d58 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	2bff      	cmp	r3, #255	; 0xff
 8002cc4:	d90e      	bls.n	8002ce4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	22ff      	movs	r2, #255	; 0xff
 8002cca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd0:	b2da      	uxtb	r2, r3
 8002cd2:	8979      	ldrh	r1, [r7, #10]
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f000 fbbf 	bl	8003460 <I2C_TransferConfig>
 8002ce2:	e00f      	b.n	8002d04 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cf2:	b2da      	uxtb	r2, r3
 8002cf4:	8979      	ldrh	r1, [r7, #10]
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 fbae 	bl	8003460 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d19a      	bne.n	8002c44 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d0e:	697a      	ldr	r2, [r7, #20]
 8002d10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 fa7c 	bl	8003210 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e01a      	b.n	8002d58 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2220      	movs	r2, #32
 8002d28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6859      	ldr	r1, [r3, #4]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	4b0b      	ldr	r3, [pc, #44]	; (8002d64 <HAL_I2C_Mem_Read+0x230>)
 8002d36:	400b      	ands	r3, r1
 8002d38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2220      	movs	r2, #32
 8002d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	e000      	b.n	8002d58 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002d56:	2302      	movs	r3, #2
  }
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3718      	adds	r7, #24
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	80002400 	.word	0x80002400
 8002d64:	fe00e800 	.word	0xfe00e800

08002d68 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b08a      	sub	sp, #40	; 0x28
 8002d6c:	af02      	add	r7, sp, #8
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	607a      	str	r2, [r7, #4]
 8002d72:	603b      	str	r3, [r7, #0]
 8002d74:	460b      	mov	r3, r1
 8002d76:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b20      	cmp	r3, #32
 8002d86:	f040 80ef 	bne.w	8002f68 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d98:	d101      	bne.n	8002d9e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	e0e5      	b.n	8002f6a <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <HAL_I2C_IsDeviceReady+0x44>
 8002da8:	2302      	movs	r3, #2
 8002daa:	e0de      	b.n	8002f6a <HAL_I2C_IsDeviceReady+0x202>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2224      	movs	r2, #36	; 0x24
 8002db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d105      	bne.n	8002dd6 <HAL_I2C_IsDeviceReady+0x6e>
 8002dca:	897b      	ldrh	r3, [r7, #10]
 8002dcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002dd0:	4b68      	ldr	r3, [pc, #416]	; (8002f74 <HAL_I2C_IsDeviceReady+0x20c>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	e004      	b.n	8002de0 <HAL_I2C_IsDeviceReady+0x78>
 8002dd6:	897b      	ldrh	r3, [r7, #10]
 8002dd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ddc:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002de6:	f7ff f8af 	bl	8001f48 <HAL_GetTick>
 8002dea:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	f003 0320 	and.w	r3, r3, #32
 8002df6:	2b20      	cmp	r3, #32
 8002df8:	bf0c      	ite	eq
 8002dfa:	2301      	moveq	r3, #1
 8002dfc:	2300      	movne	r3, #0
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	2b10      	cmp	r3, #16
 8002e0e:	bf0c      	ite	eq
 8002e10:	2301      	moveq	r3, #1
 8002e12:	2300      	movne	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002e18:	e034      	b.n	8002e84 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e20:	d01a      	beq.n	8002e58 <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e22:	f7ff f891 	bl	8001f48 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d302      	bcc.n	8002e38 <HAL_I2C_IsDeviceReady+0xd0>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10f      	bne.n	8002e58 <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e44:	f043 0220 	orr.w	r2, r3, #32
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e088      	b.n	8002f6a <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	f003 0320 	and.w	r3, r3, #32
 8002e62:	2b20      	cmp	r3, #32
 8002e64:	bf0c      	ite	eq
 8002e66:	2301      	moveq	r3, #1
 8002e68:	2300      	movne	r3, #0
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f003 0310 	and.w	r3, r3, #16
 8002e78:	2b10      	cmp	r3, #16
 8002e7a:	bf0c      	ite	eq
 8002e7c:	2301      	moveq	r3, #1
 8002e7e:	2300      	movne	r3, #0
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002e84:	7ffb      	ldrb	r3, [r7, #31]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d102      	bne.n	8002e90 <HAL_I2C_IsDeviceReady+0x128>
 8002e8a:	7fbb      	ldrb	r3, [r7, #30]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0c4      	beq.n	8002e1a <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	f003 0310 	and.w	r3, r3, #16
 8002e9a:	2b10      	cmp	r3, #16
 8002e9c:	d01a      	beq.n	8002ed4 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2120      	movs	r1, #32
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f000 f931 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e058      	b.n	8002f6a <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e04a      	b.n	8002f6a <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	2200      	movs	r2, #0
 8002edc:	2120      	movs	r1, #32
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 f916 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e03d      	b.n	8002f6a <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2210      	movs	r2, #16
 8002ef4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2220      	movs	r2, #32
 8002efc:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d118      	bne.n	8002f38 <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685a      	ldr	r2, [r3, #4]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f14:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	2120      	movs	r1, #32
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 f8f5 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e01c      	b.n	8002f6a <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2220      	movs	r2, #32
 8002f36:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	f63f af3d 	bhi.w	8002dc2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f54:	f043 0220 	orr.w	r2, r3, #32
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e000      	b.n	8002f6a <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8002f68:	2302      	movs	r3, #2
  }
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3720      	adds	r7, #32
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	02002000 	.word	0x02002000

08002f78 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af02      	add	r7, sp, #8
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	4608      	mov	r0, r1
 8002f82:	4611      	mov	r1, r2
 8002f84:	461a      	mov	r2, r3
 8002f86:	4603      	mov	r3, r0
 8002f88:	817b      	strh	r3, [r7, #10]
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	813b      	strh	r3, [r7, #8]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002f92:	88fb      	ldrh	r3, [r7, #6]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	8979      	ldrh	r1, [r7, #10]
 8002f98:	4b20      	ldr	r3, [pc, #128]	; (800301c <I2C_RequestMemoryWrite+0xa4>)
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 fa5d 	bl	8003460 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	69b9      	ldr	r1, [r7, #24]
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 f8f0 	bl	8003190 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e02c      	b.n	8003014 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fba:	88fb      	ldrh	r3, [r7, #6]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d105      	bne.n	8002fcc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fc0:	893b      	ldrh	r3, [r7, #8]
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	629a      	str	r2, [r3, #40]	; 0x28
 8002fca:	e015      	b.n	8002ff8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fcc:	893b      	ldrh	r3, [r7, #8]
 8002fce:	0a1b      	lsrs	r3, r3, #8
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fda:	69fa      	ldr	r2, [r7, #28]
 8002fdc:	69b9      	ldr	r1, [r7, #24]
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 f8d6 	bl	8003190 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e012      	b.n	8003014 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fee:	893b      	ldrh	r3, [r7, #8]
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	2200      	movs	r2, #0
 8003000:	2180      	movs	r1, #128	; 0x80
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 f884 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e000      	b.n	8003014 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	80002000 	.word	0x80002000

08003020 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af02      	add	r7, sp, #8
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	4608      	mov	r0, r1
 800302a:	4611      	mov	r1, r2
 800302c:	461a      	mov	r2, r3
 800302e:	4603      	mov	r3, r0
 8003030:	817b      	strh	r3, [r7, #10]
 8003032:	460b      	mov	r3, r1
 8003034:	813b      	strh	r3, [r7, #8]
 8003036:	4613      	mov	r3, r2
 8003038:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	b2da      	uxtb	r2, r3
 800303e:	8979      	ldrh	r1, [r7, #10]
 8003040:	4b20      	ldr	r3, [pc, #128]	; (80030c4 <I2C_RequestMemoryRead+0xa4>)
 8003042:	9300      	str	r3, [sp, #0]
 8003044:	2300      	movs	r3, #0
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f000 fa0a 	bl	8003460 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800304c:	69fa      	ldr	r2, [r7, #28]
 800304e:	69b9      	ldr	r1, [r7, #24]
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f000 f89d 	bl	8003190 <I2C_WaitOnTXISFlagUntilTimeout>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e02c      	b.n	80030ba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003060:	88fb      	ldrh	r3, [r7, #6]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d105      	bne.n	8003072 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003066:	893b      	ldrh	r3, [r7, #8]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	629a      	str	r2, [r3, #40]	; 0x28
 8003070:	e015      	b.n	800309e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003072:	893b      	ldrh	r3, [r7, #8]
 8003074:	0a1b      	lsrs	r3, r3, #8
 8003076:	b29b      	uxth	r3, r3
 8003078:	b2da      	uxtb	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003080:	69fa      	ldr	r2, [r7, #28]
 8003082:	69b9      	ldr	r1, [r7, #24]
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 f883 	bl	8003190 <I2C_WaitOnTXISFlagUntilTimeout>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e012      	b.n	80030ba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003094:	893b      	ldrh	r3, [r7, #8]
 8003096:	b2da      	uxtb	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	2200      	movs	r2, #0
 80030a6:	2140      	movs	r1, #64	; 0x40
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f000 f831 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e000      	b.n	80030ba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	80002000 	.word	0x80002000

080030c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d103      	bne.n	80030e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2200      	movs	r2, #0
 80030e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d007      	beq.n	8003104 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	699a      	ldr	r2, [r3, #24]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0201 	orr.w	r2, r2, #1
 8003102:	619a      	str	r2, [r3, #24]
  }
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	603b      	str	r3, [r7, #0]
 800311c:	4613      	mov	r3, r2
 800311e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003120:	e022      	b.n	8003168 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003128:	d01e      	beq.n	8003168 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800312a:	f7fe ff0d 	bl	8001f48 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	683a      	ldr	r2, [r7, #0]
 8003136:	429a      	cmp	r2, r3
 8003138:	d302      	bcc.n	8003140 <I2C_WaitOnFlagUntilTimeout+0x30>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d113      	bne.n	8003168 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003144:	f043 0220 	orr.w	r2, r3, #32
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2220      	movs	r2, #32
 8003150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e00f      	b.n	8003188 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	699a      	ldr	r2, [r3, #24]
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	4013      	ands	r3, r2
 8003172:	68ba      	ldr	r2, [r7, #8]
 8003174:	429a      	cmp	r2, r3
 8003176:	bf0c      	ite	eq
 8003178:	2301      	moveq	r3, #1
 800317a:	2300      	movne	r3, #0
 800317c:	b2db      	uxtb	r3, r3
 800317e:	461a      	mov	r2, r3
 8003180:	79fb      	ldrb	r3, [r7, #7]
 8003182:	429a      	cmp	r2, r3
 8003184:	d0cd      	beq.n	8003122 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800319c:	e02c      	b.n	80031f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	68b9      	ldr	r1, [r7, #8]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f870 	bl	8003288 <I2C_IsErrorOccurred>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e02a      	b.n	8003208 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b8:	d01e      	beq.n	80031f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ba:	f7fe fec5 	bl	8001f48 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d302      	bcc.n	80031d0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d113      	bne.n	80031f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d4:	f043 0220 	orr.w	r2, r3, #32
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e007      	b.n	8003208 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b02      	cmp	r3, #2
 8003204:	d1cb      	bne.n	800319e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003206:	2300      	movs	r3, #0
}
 8003208:	4618      	mov	r0, r3
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800321c:	e028      	b.n	8003270 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	68b9      	ldr	r1, [r7, #8]
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 f830 	bl	8003288 <I2C_IsErrorOccurred>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e026      	b.n	8003280 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003232:	f7fe fe89 	bl	8001f48 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	429a      	cmp	r2, r3
 8003240:	d302      	bcc.n	8003248 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d113      	bne.n	8003270 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324c:	f043 0220 	orr.w	r2, r3, #32
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2220      	movs	r2, #32
 8003258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e007      	b.n	8003280 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	f003 0320 	and.w	r3, r3, #32
 800327a:	2b20      	cmp	r3, #32
 800327c:	d1cf      	bne.n	800321e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800327e:	2300      	movs	r3, #0
}
 8003280:	4618      	mov	r0, r3
 8003282:	3710      	adds	r7, #16
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b08a      	sub	sp, #40	; 0x28
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003294:	2300      	movs	r3, #0
 8003296:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	f003 0310 	and.w	r3, r3, #16
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d075      	beq.n	80033a0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2210      	movs	r2, #16
 80032ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80032bc:	e056      	b.n	800336c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c4:	d052      	beq.n	800336c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032c6:	f7fe fe3f 	bl	8001f48 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	68ba      	ldr	r2, [r7, #8]
 80032d2:	429a      	cmp	r2, r3
 80032d4:	d302      	bcc.n	80032dc <I2C_IsErrorOccurred+0x54>
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d147      	bne.n	800336c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032fe:	d12e      	bne.n	800335e <I2C_IsErrorOccurred+0xd6>
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003306:	d02a      	beq.n	800335e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003308:	7cfb      	ldrb	r3, [r7, #19]
 800330a:	2b20      	cmp	r3, #32
 800330c:	d027      	beq.n	800335e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800331c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800331e:	f7fe fe13 	bl	8001f48 <HAL_GetTick>
 8003322:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003324:	e01b      	b.n	800335e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003326:	f7fe fe0f 	bl	8001f48 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b19      	cmp	r3, #25
 8003332:	d914      	bls.n	800335e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003338:	f043 0220 	orr.w	r2, r3, #32
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2220      	movs	r2, #32
 8003344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	f003 0320 	and.w	r3, r3, #32
 8003368:	2b20      	cmp	r3, #32
 800336a:	d1dc      	bne.n	8003326 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	f003 0320 	and.w	r3, r3, #32
 8003376:	2b20      	cmp	r3, #32
 8003378:	d003      	beq.n	8003382 <I2C_IsErrorOccurred+0xfa>
 800337a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800337e:	2b00      	cmp	r3, #0
 8003380:	d09d      	beq.n	80032be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003382:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003386:	2b00      	cmp	r3, #0
 8003388:	d103      	bne.n	8003392 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2220      	movs	r2, #32
 8003390:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003392:	6a3b      	ldr	r3, [r7, #32]
 8003394:	f043 0304 	orr.w	r3, r3, #4
 8003398:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00b      	beq.n	80033ca <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	f043 0301 	orr.w	r3, r3, #1
 80033b8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00b      	beq.n	80033ec <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80033d4:	6a3b      	ldr	r3, [r7, #32]
 80033d6:	f043 0308 	orr.w	r3, r3, #8
 80033da:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00b      	beq.n	800340e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80033f6:	6a3b      	ldr	r3, [r7, #32]
 80033f8:	f043 0302 	orr.w	r3, r3, #2
 80033fc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003406:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800340e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003412:	2b00      	cmp	r3, #0
 8003414:	d01c      	beq.n	8003450 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f7ff fe56 	bl	80030c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6859      	ldr	r1, [r3, #4]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	4b0d      	ldr	r3, [pc, #52]	; (800345c <I2C_IsErrorOccurred+0x1d4>)
 8003428:	400b      	ands	r3, r1
 800342a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003430:	6a3b      	ldr	r3, [r7, #32]
 8003432:	431a      	orrs	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2220      	movs	r2, #32
 800343c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003450:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003454:	4618      	mov	r0, r3
 8003456:	3728      	adds	r7, #40	; 0x28
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	fe00e800 	.word	0xfe00e800

08003460 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003460:	b480      	push	{r7}
 8003462:	b087      	sub	sp, #28
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	607b      	str	r3, [r7, #4]
 800346a:	460b      	mov	r3, r1
 800346c:	817b      	strh	r3, [r7, #10]
 800346e:	4613      	mov	r3, r2
 8003470:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003472:	897b      	ldrh	r3, [r7, #10]
 8003474:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003478:	7a7b      	ldrb	r3, [r7, #9]
 800347a:	041b      	lsls	r3, r3, #16
 800347c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003480:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	4313      	orrs	r3, r2
 800348a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800348e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	6a3b      	ldr	r3, [r7, #32]
 8003498:	0d5b      	lsrs	r3, r3, #21
 800349a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800349e:	4b08      	ldr	r3, [pc, #32]	; (80034c0 <I2C_TransferConfig+0x60>)
 80034a0:	430b      	orrs	r3, r1
 80034a2:	43db      	mvns	r3, r3
 80034a4:	ea02 0103 	and.w	r1, r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	697a      	ldr	r2, [r7, #20]
 80034ae:	430a      	orrs	r2, r1
 80034b0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80034b2:	bf00      	nop
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	03ff63ff 	.word	0x03ff63ff

080034c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b20      	cmp	r3, #32
 80034d8:	d138      	bne.n	800354c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d101      	bne.n	80034e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034e4:	2302      	movs	r3, #2
 80034e6:	e032      	b.n	800354e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2224      	movs	r2, #36	; 0x24
 80034f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0201 	bic.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003516:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6819      	ldr	r1, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2220      	movs	r2, #32
 800353c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003548:	2300      	movs	r3, #0
 800354a:	e000      	b.n	800354e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800354c:	2302      	movs	r3, #2
  }
}
 800354e:	4618      	mov	r0, r3
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800355a:	b480      	push	{r7}
 800355c:	b085      	sub	sp, #20
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
 8003562:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b20      	cmp	r3, #32
 800356e:	d139      	bne.n	80035e4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003576:	2b01      	cmp	r3, #1
 8003578:	d101      	bne.n	800357e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800357a:	2302      	movs	r3, #2
 800357c:	e033      	b.n	80035e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2224      	movs	r2, #36	; 0x24
 800358a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0201 	bic.w	r2, r2, #1
 800359c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80035ac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	021b      	lsls	r3, r3, #8
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f042 0201 	orr.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2220      	movs	r2, #32
 80035d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80035e0:	2300      	movs	r3, #0
 80035e2:	e000      	b.n	80035e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035e4:	2302      	movs	r3, #2
  }
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3714      	adds	r7, #20
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
	...

080035f4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80035fc:	4b29      	ldr	r3, [pc, #164]	; (80036a4 <HAL_PWREx_ConfigSupply+0xb0>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f003 0307 	and.w	r3, r3, #7
 8003604:	2b06      	cmp	r3, #6
 8003606:	d00a      	beq.n	800361e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003608:	4b26      	ldr	r3, [pc, #152]	; (80036a4 <HAL_PWREx_ConfigSupply+0xb0>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	429a      	cmp	r2, r3
 8003614:	d001      	beq.n	800361a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e040      	b.n	800369c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800361a:	2300      	movs	r3, #0
 800361c:	e03e      	b.n	800369c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800361e:	4b21      	ldr	r3, [pc, #132]	; (80036a4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003626:	491f      	ldr	r1, [pc, #124]	; (80036a4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4313      	orrs	r3, r2
 800362c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800362e:	f7fe fc8b 	bl	8001f48 <HAL_GetTick>
 8003632:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003634:	e009      	b.n	800364a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003636:	f7fe fc87 	bl	8001f48 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003644:	d901      	bls.n	800364a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e028      	b.n	800369c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800364a:	4b16      	ldr	r3, [pc, #88]	; (80036a4 <HAL_PWREx_ConfigSupply+0xb0>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003652:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003656:	d1ee      	bne.n	8003636 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2b1e      	cmp	r3, #30
 800365c:	d008      	beq.n	8003670 <HAL_PWREx_ConfigSupply+0x7c>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b2e      	cmp	r3, #46	; 0x2e
 8003662:	d005      	beq.n	8003670 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b1d      	cmp	r3, #29
 8003668:	d002      	beq.n	8003670 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b2d      	cmp	r3, #45	; 0x2d
 800366e:	d114      	bne.n	800369a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003670:	f7fe fc6a 	bl	8001f48 <HAL_GetTick>
 8003674:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003676:	e009      	b.n	800368c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003678:	f7fe fc66 	bl	8001f48 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003686:	d901      	bls.n	800368c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e007      	b.n	800369c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800368c:	4b05      	ldr	r3, [pc, #20]	; (80036a4 <HAL_PWREx_ConfigSupply+0xb0>)
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003698:	d1ee      	bne.n	8003678 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	58024800 	.word	0x58024800

080036a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08c      	sub	sp, #48	; 0x30
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d102      	bne.n	80036bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	f000 bc1d 	b.w	8003ef6 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	f000 8087 	beq.w	80037d8 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036ca:	4b99      	ldr	r3, [pc, #612]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80036d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80036d4:	4b96      	ldr	r3, [pc, #600]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80036d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d8:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80036da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036dc:	2b10      	cmp	r3, #16
 80036de:	d007      	beq.n	80036f0 <HAL_RCC_OscConfig+0x48>
 80036e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e2:	2b18      	cmp	r3, #24
 80036e4:	d110      	bne.n	8003708 <HAL_RCC_OscConfig+0x60>
 80036e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e8:	f003 0303 	and.w	r3, r3, #3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d10b      	bne.n	8003708 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f0:	4b8f      	ldr	r3, [pc, #572]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d06c      	beq.n	80037d6 <HAL_RCC_OscConfig+0x12e>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d168      	bne.n	80037d6 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e3f6      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003710:	d106      	bne.n	8003720 <HAL_RCC_OscConfig+0x78>
 8003712:	4b87      	ldr	r3, [pc, #540]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a86      	ldr	r2, [pc, #536]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003718:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800371c:	6013      	str	r3, [r2, #0]
 800371e:	e02e      	b.n	800377e <HAL_RCC_OscConfig+0xd6>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10c      	bne.n	8003742 <HAL_RCC_OscConfig+0x9a>
 8003728:	4b81      	ldr	r3, [pc, #516]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a80      	ldr	r2, [pc, #512]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800372e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003732:	6013      	str	r3, [r2, #0]
 8003734:	4b7e      	ldr	r3, [pc, #504]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a7d      	ldr	r2, [pc, #500]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800373a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800373e:	6013      	str	r3, [r2, #0]
 8003740:	e01d      	b.n	800377e <HAL_RCC_OscConfig+0xd6>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800374a:	d10c      	bne.n	8003766 <HAL_RCC_OscConfig+0xbe>
 800374c:	4b78      	ldr	r3, [pc, #480]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a77      	ldr	r2, [pc, #476]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003752:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	4b75      	ldr	r3, [pc, #468]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a74      	ldr	r2, [pc, #464]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800375e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003762:	6013      	str	r3, [r2, #0]
 8003764:	e00b      	b.n	800377e <HAL_RCC_OscConfig+0xd6>
 8003766:	4b72      	ldr	r3, [pc, #456]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a71      	ldr	r2, [pc, #452]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800376c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	4b6f      	ldr	r3, [pc, #444]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a6e      	ldr	r2, [pc, #440]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003778:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800377c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d013      	beq.n	80037ae <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003786:	f7fe fbdf 	bl	8001f48 <HAL_GetTick>
 800378a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800378c:	e008      	b.n	80037a0 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800378e:	f7fe fbdb 	bl	8001f48 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b64      	cmp	r3, #100	; 0x64
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e3aa      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80037a0:	4b63      	ldr	r3, [pc, #396]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0f0      	beq.n	800378e <HAL_RCC_OscConfig+0xe6>
 80037ac:	e014      	b.n	80037d8 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ae:	f7fe fbcb 	bl	8001f48 <HAL_GetTick>
 80037b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80037b4:	e008      	b.n	80037c8 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037b6:	f7fe fbc7 	bl	8001f48 <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	2b64      	cmp	r3, #100	; 0x64
 80037c2:	d901      	bls.n	80037c8 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80037c4:	2303      	movs	r3, #3
 80037c6:	e396      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80037c8:	4b59      	ldr	r3, [pc, #356]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1f0      	bne.n	80037b6 <HAL_RCC_OscConfig+0x10e>
 80037d4:	e000      	b.n	80037d8 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 80cb 	beq.w	800397c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037e6:	4b52      	ldr	r3, [pc, #328]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037ee:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80037f0:	4b4f      	ldr	r3, [pc, #316]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80037f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f4:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d007      	beq.n	800380c <HAL_RCC_OscConfig+0x164>
 80037fc:	6a3b      	ldr	r3, [r7, #32]
 80037fe:	2b18      	cmp	r3, #24
 8003800:	d156      	bne.n	80038b0 <HAL_RCC_OscConfig+0x208>
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	f003 0303 	and.w	r3, r3, #3
 8003808:	2b00      	cmp	r3, #0
 800380a:	d151      	bne.n	80038b0 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800380c:	4b48      	ldr	r3, [pc, #288]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <HAL_RCC_OscConfig+0x17c>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e368      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003824:	4b42      	ldr	r3, [pc, #264]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f023 0219 	bic.w	r2, r3, #25
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	493f      	ldr	r1, [pc, #252]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003832:	4313      	orrs	r3, r2
 8003834:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003836:	f7fe fb87 	bl	8001f48 <HAL_GetTick>
 800383a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800383c:	e008      	b.n	8003850 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800383e:	f7fe fb83 	bl	8001f48 <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	2b02      	cmp	r3, #2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e352      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003850:	4b37      	ldr	r3, [pc, #220]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0304 	and.w	r3, r3, #4
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0f0      	beq.n	800383e <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800385c:	f7fe fba4 	bl	8001fa8 <HAL_GetREVID>
 8003860:	4603      	mov	r3, r0
 8003862:	f241 0203 	movw	r2, #4099	; 0x1003
 8003866:	4293      	cmp	r3, r2
 8003868:	d817      	bhi.n	800389a <HAL_RCC_OscConfig+0x1f2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	2b40      	cmp	r3, #64	; 0x40
 8003870:	d108      	bne.n	8003884 <HAL_RCC_OscConfig+0x1dc>
 8003872:	4b2f      	ldr	r3, [pc, #188]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800387a:	4a2d      	ldr	r2, [pc, #180]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800387c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003880:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003882:	e07b      	b.n	800397c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003884:	4b2a      	ldr	r3, [pc, #168]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	031b      	lsls	r3, r3, #12
 8003892:	4927      	ldr	r1, [pc, #156]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003894:	4313      	orrs	r3, r2
 8003896:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003898:	e070      	b.n	800397c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800389a:	4b25      	ldr	r3, [pc, #148]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	061b      	lsls	r3, r3, #24
 80038a8:	4921      	ldr	r1, [pc, #132]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038ae:	e065      	b.n	800397c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d048      	beq.n	800394a <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80038b8:	4b1d      	ldr	r3, [pc, #116]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f023 0219 	bic.w	r2, r3, #25
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	491a      	ldr	r1, [pc, #104]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ca:	f7fe fb3d 	bl	8001f48 <HAL_GetTick>
 80038ce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038d2:	f7fe fb39 	bl	8001f48 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e308      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80038e4:	4b12      	ldr	r3, [pc, #72]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0304 	and.w	r3, r3, #4
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0f0      	beq.n	80038d2 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f0:	f7fe fb5a 	bl	8001fa8 <HAL_GetREVID>
 80038f4:	4603      	mov	r3, r0
 80038f6:	f241 0203 	movw	r2, #4099	; 0x1003
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d81a      	bhi.n	8003934 <HAL_RCC_OscConfig+0x28c>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	2b40      	cmp	r3, #64	; 0x40
 8003904:	d108      	bne.n	8003918 <HAL_RCC_OscConfig+0x270>
 8003906:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800390e:	4a08      	ldr	r2, [pc, #32]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003914:	6053      	str	r3, [r2, #4]
 8003916:	e031      	b.n	800397c <HAL_RCC_OscConfig+0x2d4>
 8003918:	4b05      	ldr	r3, [pc, #20]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	031b      	lsls	r3, r3, #12
 8003926:	4902      	ldr	r1, [pc, #8]	; (8003930 <HAL_RCC_OscConfig+0x288>)
 8003928:	4313      	orrs	r3, r2
 800392a:	604b      	str	r3, [r1, #4]
 800392c:	e026      	b.n	800397c <HAL_RCC_OscConfig+0x2d4>
 800392e:	bf00      	nop
 8003930:	58024400 	.word	0x58024400
 8003934:	4b9a      	ldr	r3, [pc, #616]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	691b      	ldr	r3, [r3, #16]
 8003940:	061b      	lsls	r3, r3, #24
 8003942:	4997      	ldr	r1, [pc, #604]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003944:	4313      	orrs	r3, r2
 8003946:	604b      	str	r3, [r1, #4]
 8003948:	e018      	b.n	800397c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800394a:	4b95      	ldr	r3, [pc, #596]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a94      	ldr	r2, [pc, #592]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003950:	f023 0301 	bic.w	r3, r3, #1
 8003954:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003956:	f7fe faf7 	bl	8001f48 <HAL_GetTick>
 800395a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800395c:	e008      	b.n	8003970 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800395e:	f7fe faf3 	bl	8001f48 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e2c2      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003970:	4b8b      	ldr	r3, [pc, #556]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1f0      	bne.n	800395e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0310 	and.w	r3, r3, #16
 8003984:	2b00      	cmp	r3, #0
 8003986:	f000 80a9 	beq.w	8003adc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800398a:	4b85      	ldr	r3, [pc, #532]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003992:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003994:	4b82      	ldr	r3, [pc, #520]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003998:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	2b08      	cmp	r3, #8
 800399e:	d007      	beq.n	80039b0 <HAL_RCC_OscConfig+0x308>
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	2b18      	cmp	r3, #24
 80039a4:	d13a      	bne.n	8003a1c <HAL_RCC_OscConfig+0x374>
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	f003 0303 	and.w	r3, r3, #3
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d135      	bne.n	8003a1c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80039b0:	4b7b      	ldr	r3, [pc, #492]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d005      	beq.n	80039c8 <HAL_RCC_OscConfig+0x320>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	69db      	ldr	r3, [r3, #28]
 80039c0:	2b80      	cmp	r3, #128	; 0x80
 80039c2:	d001      	beq.n	80039c8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e296      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80039c8:	f7fe faee 	bl	8001fa8 <HAL_GetREVID>
 80039cc:	4603      	mov	r3, r0
 80039ce:	f241 0203 	movw	r2, #4099	; 0x1003
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d817      	bhi.n	8003a06 <HAL_RCC_OscConfig+0x35e>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	2b20      	cmp	r3, #32
 80039dc:	d108      	bne.n	80039f0 <HAL_RCC_OscConfig+0x348>
 80039de:	4b70      	ldr	r3, [pc, #448]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80039e6:	4a6e      	ldr	r2, [pc, #440]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 80039e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80039ec:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80039ee:	e075      	b.n	8003adc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80039f0:	4b6b      	ldr	r3, [pc, #428]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	069b      	lsls	r3, r3, #26
 80039fe:	4968      	ldr	r1, [pc, #416]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003a04:	e06a      	b.n	8003adc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003a06:	4b66      	ldr	r3, [pc, #408]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	061b      	lsls	r3, r3, #24
 8003a14:	4962      	ldr	r1, [pc, #392]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003a1a:	e05f      	b.n	8003adc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d042      	beq.n	8003aaa <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003a24:	4b5e      	ldr	r3, [pc, #376]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a5d      	ldr	r2, [pc, #372]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a30:	f7fe fa8a 	bl	8001f48 <HAL_GetTick>
 8003a34:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003a38:	f7fe fa86 	bl	8001f48 <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e255      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003a4a:	4b55      	ldr	r3, [pc, #340]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003a56:	f7fe faa7 	bl	8001fa8 <HAL_GetREVID>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	f241 0203 	movw	r2, #4099	; 0x1003
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d817      	bhi.n	8003a94 <HAL_RCC_OscConfig+0x3ec>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a1b      	ldr	r3, [r3, #32]
 8003a68:	2b20      	cmp	r3, #32
 8003a6a:	d108      	bne.n	8003a7e <HAL_RCC_OscConfig+0x3d6>
 8003a6c:	4b4c      	ldr	r3, [pc, #304]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003a74:	4a4a      	ldr	r2, [pc, #296]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003a7a:	6053      	str	r3, [r2, #4]
 8003a7c:	e02e      	b.n	8003adc <HAL_RCC_OscConfig+0x434>
 8003a7e:	4b48      	ldr	r3, [pc, #288]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	069b      	lsls	r3, r3, #26
 8003a8c:	4944      	ldr	r1, [pc, #272]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	604b      	str	r3, [r1, #4]
 8003a92:	e023      	b.n	8003adc <HAL_RCC_OscConfig+0x434>
 8003a94:	4b42      	ldr	r3, [pc, #264]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	061b      	lsls	r3, r3, #24
 8003aa2:	493f      	ldr	r1, [pc, #252]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	60cb      	str	r3, [r1, #12]
 8003aa8:	e018      	b.n	8003adc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003aaa:	4b3d      	ldr	r3, [pc, #244]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a3c      	ldr	r2, [pc, #240]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003ab0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ab4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab6:	f7fe fa47 	bl	8001f48 <HAL_GetTick>
 8003aba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003abe:	f7fe fa43 	bl	8001f48 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e212      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ad0:	4b33      	ldr	r3, [pc, #204]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f0      	bne.n	8003abe <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0308 	and.w	r3, r3, #8
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d036      	beq.n	8003b56 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d019      	beq.n	8003b24 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003af0:	4b2b      	ldr	r3, [pc, #172]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003af2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003af4:	4a2a      	ldr	r2, [pc, #168]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afc:	f7fe fa24 	bl	8001f48 <HAL_GetTick>
 8003b00:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b02:	e008      	b.n	8003b16 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b04:	f7fe fa20 	bl	8001f48 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e1ef      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003b16:	4b22      	ldr	r3, [pc, #136]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003b18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0f0      	beq.n	8003b04 <HAL_RCC_OscConfig+0x45c>
 8003b22:	e018      	b.n	8003b56 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b24:	4b1e      	ldr	r3, [pc, #120]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003b26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b28:	4a1d      	ldr	r2, [pc, #116]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003b2a:	f023 0301 	bic.w	r3, r3, #1
 8003b2e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b30:	f7fe fa0a 	bl	8001f48 <HAL_GetTick>
 8003b34:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b38:	f7fe fa06 	bl	8001f48 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e1d5      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003b4a:	4b15      	ldr	r3, [pc, #84]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1f0      	bne.n	8003b38 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0320 	and.w	r3, r3, #32
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d039      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d01c      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b6a:	4b0d      	ldr	r3, [pc, #52]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a0c      	ldr	r2, [pc, #48]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003b70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b74:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003b76:	f7fe f9e7 	bl	8001f48 <HAL_GetTick>
 8003b7a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003b7c:	e008      	b.n	8003b90 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003b7e:	f7fe f9e3 	bl	8001f48 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e1b2      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003b90:	4b03      	ldr	r3, [pc, #12]	; (8003ba0 <HAL_RCC_OscConfig+0x4f8>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d0f0      	beq.n	8003b7e <HAL_RCC_OscConfig+0x4d6>
 8003b9c:	e01b      	b.n	8003bd6 <HAL_RCC_OscConfig+0x52e>
 8003b9e:	bf00      	nop
 8003ba0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ba4:	4b9b      	ldr	r3, [pc, #620]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a9a      	ldr	r2, [pc, #616]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003baa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003bb0:	f7fe f9ca 	bl	8001f48 <HAL_GetTick>
 8003bb4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003bb6:	e008      	b.n	8003bca <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003bb8:	f7fe f9c6 	bl	8001f48 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d901      	bls.n	8003bca <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e195      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003bca:	4b92      	ldr	r3, [pc, #584]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d1f0      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0304 	and.w	r3, r3, #4
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	f000 8081 	beq.w	8003ce6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003be4:	4b8c      	ldr	r3, [pc, #560]	; (8003e18 <HAL_RCC_OscConfig+0x770>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a8b      	ldr	r2, [pc, #556]	; (8003e18 <HAL_RCC_OscConfig+0x770>)
 8003bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bf0:	f7fe f9aa 	bl	8001f48 <HAL_GetTick>
 8003bf4:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003bf8:	f7fe f9a6 	bl	8001f48 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b64      	cmp	r3, #100	; 0x64
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e175      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c0a:	4b83      	ldr	r3, [pc, #524]	; (8003e18 <HAL_RCC_OscConfig+0x770>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d106      	bne.n	8003c2c <HAL_RCC_OscConfig+0x584>
 8003c1e:	4b7d      	ldr	r3, [pc, #500]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c22:	4a7c      	ldr	r2, [pc, #496]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c24:	f043 0301 	orr.w	r3, r3, #1
 8003c28:	6713      	str	r3, [r2, #112]	; 0x70
 8003c2a:	e02d      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d10c      	bne.n	8003c4e <HAL_RCC_OscConfig+0x5a6>
 8003c34:	4b77      	ldr	r3, [pc, #476]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c38:	4a76      	ldr	r2, [pc, #472]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c3a:	f023 0301 	bic.w	r3, r3, #1
 8003c3e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c40:	4b74      	ldr	r3, [pc, #464]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c44:	4a73      	ldr	r2, [pc, #460]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c46:	f023 0304 	bic.w	r3, r3, #4
 8003c4a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c4c:	e01c      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	2b05      	cmp	r3, #5
 8003c54:	d10c      	bne.n	8003c70 <HAL_RCC_OscConfig+0x5c8>
 8003c56:	4b6f      	ldr	r3, [pc, #444]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c5a:	4a6e      	ldr	r2, [pc, #440]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c5c:	f043 0304 	orr.w	r3, r3, #4
 8003c60:	6713      	str	r3, [r2, #112]	; 0x70
 8003c62:	4b6c      	ldr	r3, [pc, #432]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c66:	4a6b      	ldr	r2, [pc, #428]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c68:	f043 0301 	orr.w	r3, r3, #1
 8003c6c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c6e:	e00b      	b.n	8003c88 <HAL_RCC_OscConfig+0x5e0>
 8003c70:	4b68      	ldr	r3, [pc, #416]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c74:	4a67      	ldr	r2, [pc, #412]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c76:	f023 0301 	bic.w	r3, r3, #1
 8003c7a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c7c:	4b65      	ldr	r3, [pc, #404]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c80:	4a64      	ldr	r2, [pc, #400]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003c82:	f023 0304 	bic.w	r3, r3, #4
 8003c86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d015      	beq.n	8003cbc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c90:	f7fe f95a 	bl	8001f48 <HAL_GetTick>
 8003c94:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c96:	e00a      	b.n	8003cae <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c98:	f7fe f956 	bl	8001f48 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e123      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cae:	4b59      	ldr	r3, [pc, #356]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d0ee      	beq.n	8003c98 <HAL_RCC_OscConfig+0x5f0>
 8003cba:	e014      	b.n	8003ce6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cbc:	f7fe f944 	bl	8001f48 <HAL_GetTick>
 8003cc0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003cc2:	e00a      	b.n	8003cda <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cc4:	f7fe f940 	bl	8001f48 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e10d      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003cda:	4b4e      	ldr	r3, [pc, #312]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1ee      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 8102 	beq.w	8003ef4 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003cf0:	4b48      	ldr	r3, [pc, #288]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003cf8:	2b18      	cmp	r3, #24
 8003cfa:	f000 80bd 	beq.w	8003e78 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	f040 809e 	bne.w	8003e44 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d08:	4b42      	ldr	r3, [pc, #264]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a41      	ldr	r2, [pc, #260]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d14:	f7fe f918 	bl	8001f48 <HAL_GetTick>
 8003d18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d1c:	f7fe f914 	bl	8001f48 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e0e3      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003d2e:	4b39      	ldr	r3, [pc, #228]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d3a:	4b36      	ldr	r3, [pc, #216]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d3e:	4b37      	ldr	r3, [pc, #220]	; (8003e1c <HAL_RCC_OscConfig+0x774>)
 8003d40:	4013      	ands	r3, r2
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003d4a:	0112      	lsls	r2, r2, #4
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	4931      	ldr	r1, [pc, #196]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	628b      	str	r3, [r1, #40]	; 0x28
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d62:	3b01      	subs	r3, #1
 8003d64:	025b      	lsls	r3, r3, #9
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	041b      	lsls	r3, r3, #16
 8003d72:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003d76:	431a      	orrs	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	061b      	lsls	r3, r3, #24
 8003d80:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003d84:	4923      	ldr	r1, [pc, #140]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8003d8a:	4b22      	ldr	r3, [pc, #136]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8e:	4a21      	ldr	r2, [pc, #132]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d90:	f023 0301 	bic.w	r3, r3, #1
 8003d94:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003d96:	4b1f      	ldr	r3, [pc, #124]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003d98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d9a:	4b21      	ldr	r3, [pc, #132]	; (8003e20 <HAL_RCC_OscConfig+0x778>)
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003da2:	00d2      	lsls	r2, r2, #3
 8003da4:	491b      	ldr	r1, [pc, #108]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003daa:	4b1a      	ldr	r3, [pc, #104]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dae:	f023 020c 	bic.w	r2, r3, #12
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	4917      	ldr	r1, [pc, #92]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003dbc:	4b15      	ldr	r3, [pc, #84]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc0:	f023 0202 	bic.w	r2, r3, #2
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc8:	4912      	ldr	r1, [pc, #72]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003dce:	4b11      	ldr	r3, [pc, #68]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd2:	4a10      	ldr	r2, [pc, #64]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dd8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dda:	4b0e      	ldr	r3, [pc, #56]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dde:	4a0d      	ldr	r2, [pc, #52]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003de4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003de6:	4b0b      	ldr	r3, [pc, #44]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	4a0a      	ldr	r2, [pc, #40]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003df0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8003df2:	4b08      	ldr	r3, [pc, #32]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df6:	4a07      	ldr	r2, [pc, #28]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003df8:	f043 0301 	orr.w	r3, r3, #1
 8003dfc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dfe:	4b05      	ldr	r3, [pc, #20]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a04      	ldr	r2, [pc, #16]	; (8003e14 <HAL_RCC_OscConfig+0x76c>)
 8003e04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e0a:	f7fe f89d 	bl	8001f48 <HAL_GetTick>
 8003e0e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e10:	e011      	b.n	8003e36 <HAL_RCC_OscConfig+0x78e>
 8003e12:	bf00      	nop
 8003e14:	58024400 	.word	0x58024400
 8003e18:	58024800 	.word	0x58024800
 8003e1c:	fffffc0c 	.word	0xfffffc0c
 8003e20:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e24:	f7fe f890 	bl	8001f48 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e05f      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e36:	4b32      	ldr	r3, [pc, #200]	; (8003f00 <HAL_RCC_OscConfig+0x858>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0f0      	beq.n	8003e24 <HAL_RCC_OscConfig+0x77c>
 8003e42:	e057      	b.n	8003ef4 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e44:	4b2e      	ldr	r3, [pc, #184]	; (8003f00 <HAL_RCC_OscConfig+0x858>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a2d      	ldr	r2, [pc, #180]	; (8003f00 <HAL_RCC_OscConfig+0x858>)
 8003e4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e50:	f7fe f87a 	bl	8001f48 <HAL_GetTick>
 8003e54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e58:	f7fe f876 	bl	8001f48 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e045      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003e6a:	4b25      	ldr	r3, [pc, #148]	; (8003f00 <HAL_RCC_OscConfig+0x858>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1f0      	bne.n	8003e58 <HAL_RCC_OscConfig+0x7b0>
 8003e76:	e03d      	b.n	8003ef4 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003e78:	4b21      	ldr	r3, [pc, #132]	; (8003f00 <HAL_RCC_OscConfig+0x858>)
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003e7e:	4b20      	ldr	r3, [pc, #128]	; (8003f00 <HAL_RCC_OscConfig+0x858>)
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d031      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f003 0203 	and.w	r2, r3, #3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d12a      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	091b      	lsrs	r3, r3, #4
 8003e9e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d122      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d11a      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	0a5b      	lsrs	r3, r3, #9
 8003ebe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ec6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d111      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	0c1b      	lsrs	r3, r3, #16
 8003ed0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d108      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	0e1b      	lsrs	r3, r3, #24
 8003ee2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eea:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d001      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3730      	adds	r7, #48	; 0x30
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	58024400 	.word	0x58024400

08003f04 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e19c      	b.n	8004252 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f18:	4b8a      	ldr	r3, [pc, #552]	; (8004144 <HAL_RCC_ClockConfig+0x240>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 030f 	and.w	r3, r3, #15
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d910      	bls.n	8003f48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f26:	4b87      	ldr	r3, [pc, #540]	; (8004144 <HAL_RCC_ClockConfig+0x240>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 020f 	bic.w	r2, r3, #15
 8003f2e:	4985      	ldr	r1, [pc, #532]	; (8004144 <HAL_RCC_ClockConfig+0x240>)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f36:	4b83      	ldr	r3, [pc, #524]	; (8004144 <HAL_RCC_ClockConfig+0x240>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 030f 	and.w	r3, r3, #15
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d001      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e184      	b.n	8004252 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0304 	and.w	r3, r3, #4
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d010      	beq.n	8003f76 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	691a      	ldr	r2, [r3, #16]
 8003f58:	4b7b      	ldr	r3, [pc, #492]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d908      	bls.n	8003f76 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003f64:	4b78      	ldr	r3, [pc, #480]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	4975      	ldr	r1, [pc, #468]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0308 	and.w	r3, r3, #8
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d010      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	695a      	ldr	r2, [r3, #20]
 8003f86:	4b70      	ldr	r3, [pc, #448]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d908      	bls.n	8003fa4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003f92:	4b6d      	ldr	r3, [pc, #436]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	496a      	ldr	r1, [pc, #424]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0310 	and.w	r3, r3, #16
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d010      	beq.n	8003fd2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699a      	ldr	r2, [r3, #24]
 8003fb4:	4b64      	ldr	r3, [pc, #400]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003fb6:	69db      	ldr	r3, [r3, #28]
 8003fb8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d908      	bls.n	8003fd2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003fc0:	4b61      	ldr	r3, [pc, #388]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	495e      	ldr	r1, [pc, #376]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0320 	and.w	r3, r3, #32
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d010      	beq.n	8004000 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	69da      	ldr	r2, [r3, #28]
 8003fe2:	4b59      	ldr	r3, [pc, #356]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d908      	bls.n	8004000 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003fee:	4b56      	ldr	r3, [pc, #344]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003ff0:	6a1b      	ldr	r3, [r3, #32]
 8003ff2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	4953      	ldr	r1, [pc, #332]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0302 	and.w	r3, r3, #2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d010      	beq.n	800402e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68da      	ldr	r2, [r3, #12]
 8004010:	4b4d      	ldr	r3, [pc, #308]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	f003 030f 	and.w	r3, r3, #15
 8004018:	429a      	cmp	r2, r3
 800401a:	d908      	bls.n	800402e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800401c:	4b4a      	ldr	r3, [pc, #296]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	f023 020f 	bic.w	r2, r3, #15
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	4947      	ldr	r1, [pc, #284]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 800402a:	4313      	orrs	r3, r2
 800402c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d055      	beq.n	80040e6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800403a:	4b43      	ldr	r3, [pc, #268]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	4940      	ldr	r1, [pc, #256]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8004048:	4313      	orrs	r3, r2
 800404a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b02      	cmp	r3, #2
 8004052:	d107      	bne.n	8004064 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004054:	4b3c      	ldr	r3, [pc, #240]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d121      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e0f6      	b.n	8004252 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b03      	cmp	r3, #3
 800406a:	d107      	bne.n	800407c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800406c:	4b36      	ldr	r3, [pc, #216]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d115      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e0ea      	b.n	8004252 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d107      	bne.n	8004094 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004084:	4b30      	ldr	r3, [pc, #192]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408c:	2b00      	cmp	r3, #0
 800408e:	d109      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e0de      	b.n	8004252 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004094:	4b2c      	ldr	r3, [pc, #176]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e0d6      	b.n	8004252 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80040a4:	4b28      	ldr	r3, [pc, #160]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	f023 0207 	bic.w	r2, r3, #7
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	4925      	ldr	r1, [pc, #148]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b6:	f7fd ff47 	bl	8001f48 <HAL_GetTick>
 80040ba:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040bc:	e00a      	b.n	80040d4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040be:	f7fd ff43 	bl	8001f48 <HAL_GetTick>
 80040c2:	4602      	mov	r2, r0
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e0be      	b.n	8004252 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d4:	4b1c      	ldr	r3, [pc, #112]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d1eb      	bne.n	80040be <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d010      	beq.n	8004114 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	68da      	ldr	r2, [r3, #12]
 80040f6:	4b14      	ldr	r3, [pc, #80]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	f003 030f 	and.w	r3, r3, #15
 80040fe:	429a      	cmp	r2, r3
 8004100:	d208      	bcs.n	8004114 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004102:	4b11      	ldr	r3, [pc, #68]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	f023 020f 	bic.w	r2, r3, #15
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	490e      	ldr	r1, [pc, #56]	; (8004148 <HAL_RCC_ClockConfig+0x244>)
 8004110:	4313      	orrs	r3, r2
 8004112:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004114:	4b0b      	ldr	r3, [pc, #44]	; (8004144 <HAL_RCC_ClockConfig+0x240>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 030f 	and.w	r3, r3, #15
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d214      	bcs.n	800414c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004122:	4b08      	ldr	r3, [pc, #32]	; (8004144 <HAL_RCC_ClockConfig+0x240>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f023 020f 	bic.w	r2, r3, #15
 800412a:	4906      	ldr	r1, [pc, #24]	; (8004144 <HAL_RCC_ClockConfig+0x240>)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	4313      	orrs	r3, r2
 8004130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004132:	4b04      	ldr	r3, [pc, #16]	; (8004144 <HAL_RCC_ClockConfig+0x240>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 030f 	and.w	r3, r3, #15
 800413a:	683a      	ldr	r2, [r7, #0]
 800413c:	429a      	cmp	r2, r3
 800413e:	d005      	beq.n	800414c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e086      	b.n	8004252 <HAL_RCC_ClockConfig+0x34e>
 8004144:	52002000 	.word	0x52002000
 8004148:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0304 	and.w	r3, r3, #4
 8004154:	2b00      	cmp	r3, #0
 8004156:	d010      	beq.n	800417a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691a      	ldr	r2, [r3, #16]
 800415c:	4b3f      	ldr	r3, [pc, #252]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004164:	429a      	cmp	r2, r3
 8004166:	d208      	bcs.n	800417a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004168:	4b3c      	ldr	r3, [pc, #240]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	4939      	ldr	r1, [pc, #228]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 8004176:	4313      	orrs	r3, r2
 8004178:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d010      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	695a      	ldr	r2, [r3, #20]
 800418a:	4b34      	ldr	r3, [pc, #208]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 800418c:	69db      	ldr	r3, [r3, #28]
 800418e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004192:	429a      	cmp	r2, r3
 8004194:	d208      	bcs.n	80041a8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004196:	4b31      	ldr	r3, [pc, #196]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	492e      	ldr	r1, [pc, #184]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0310 	and.w	r3, r3, #16
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d010      	beq.n	80041d6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	699a      	ldr	r2, [r3, #24]
 80041b8:	4b28      	ldr	r3, [pc, #160]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d208      	bcs.n	80041d6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80041c4:	4b25      	ldr	r3, [pc, #148]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 80041c6:	69db      	ldr	r3, [r3, #28]
 80041c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	4922      	ldr	r1, [pc, #136]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d010      	beq.n	8004204 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	69da      	ldr	r2, [r3, #28]
 80041e6:	4b1d      	ldr	r3, [pc, #116]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d208      	bcs.n	8004204 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80041f2:	4b1a      	ldr	r3, [pc, #104]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69db      	ldr	r3, [r3, #28]
 80041fe:	4917      	ldr	r1, [pc, #92]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 8004200:	4313      	orrs	r3, r2
 8004202:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004204:	f000 f834 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 8004208:	4602      	mov	r2, r0
 800420a:	4b14      	ldr	r3, [pc, #80]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	0a1b      	lsrs	r3, r3, #8
 8004210:	f003 030f 	and.w	r3, r3, #15
 8004214:	4912      	ldr	r1, [pc, #72]	; (8004260 <HAL_RCC_ClockConfig+0x35c>)
 8004216:	5ccb      	ldrb	r3, [r1, r3]
 8004218:	f003 031f 	and.w	r3, r3, #31
 800421c:	fa22 f303 	lsr.w	r3, r2, r3
 8004220:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004222:	4b0e      	ldr	r3, [pc, #56]	; (800425c <HAL_RCC_ClockConfig+0x358>)
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	4a0d      	ldr	r2, [pc, #52]	; (8004260 <HAL_RCC_ClockConfig+0x35c>)
 800422c:	5cd3      	ldrb	r3, [r2, r3]
 800422e:	f003 031f 	and.w	r3, r3, #31
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	fa22 f303 	lsr.w	r3, r2, r3
 8004238:	4a0a      	ldr	r2, [pc, #40]	; (8004264 <HAL_RCC_ClockConfig+0x360>)
 800423a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800423c:	4a0a      	ldr	r2, [pc, #40]	; (8004268 <HAL_RCC_ClockConfig+0x364>)
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004242:	4b0a      	ldr	r3, [pc, #40]	; (800426c <HAL_RCC_ClockConfig+0x368>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4618      	mov	r0, r3
 8004248:	f7fd fe34 	bl	8001eb4 <HAL_InitTick>
 800424c:	4603      	mov	r3, r0
 800424e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004250:	7bfb      	ldrb	r3, [r7, #15]
}
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	58024400 	.word	0x58024400
 8004260:	0800a890 	.word	0x0800a890
 8004264:	24000004 	.word	0x24000004
 8004268:	24000000 	.word	0x24000000
 800426c:	24000008 	.word	0x24000008

08004270 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004270:	b480      	push	{r7}
 8004272:	b089      	sub	sp, #36	; 0x24
 8004274:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004276:	4bb3      	ldr	r3, [pc, #716]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800427e:	2b18      	cmp	r3, #24
 8004280:	f200 8155 	bhi.w	800452e <HAL_RCC_GetSysClockFreq+0x2be>
 8004284:	a201      	add	r2, pc, #4	; (adr r2, 800428c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800428a:	bf00      	nop
 800428c:	080042f1 	.word	0x080042f1
 8004290:	0800452f 	.word	0x0800452f
 8004294:	0800452f 	.word	0x0800452f
 8004298:	0800452f 	.word	0x0800452f
 800429c:	0800452f 	.word	0x0800452f
 80042a0:	0800452f 	.word	0x0800452f
 80042a4:	0800452f 	.word	0x0800452f
 80042a8:	0800452f 	.word	0x0800452f
 80042ac:	08004317 	.word	0x08004317
 80042b0:	0800452f 	.word	0x0800452f
 80042b4:	0800452f 	.word	0x0800452f
 80042b8:	0800452f 	.word	0x0800452f
 80042bc:	0800452f 	.word	0x0800452f
 80042c0:	0800452f 	.word	0x0800452f
 80042c4:	0800452f 	.word	0x0800452f
 80042c8:	0800452f 	.word	0x0800452f
 80042cc:	0800431d 	.word	0x0800431d
 80042d0:	0800452f 	.word	0x0800452f
 80042d4:	0800452f 	.word	0x0800452f
 80042d8:	0800452f 	.word	0x0800452f
 80042dc:	0800452f 	.word	0x0800452f
 80042e0:	0800452f 	.word	0x0800452f
 80042e4:	0800452f 	.word	0x0800452f
 80042e8:	0800452f 	.word	0x0800452f
 80042ec:	08004323 	.word	0x08004323
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042f0:	4b94      	ldr	r3, [pc, #592]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0320 	and.w	r3, r3, #32
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d009      	beq.n	8004310 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80042fc:	4b91      	ldr	r3, [pc, #580]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	08db      	lsrs	r3, r3, #3
 8004302:	f003 0303 	and.w	r3, r3, #3
 8004306:	4a90      	ldr	r2, [pc, #576]	; (8004548 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
 800430c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800430e:	e111      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004310:	4b8d      	ldr	r3, [pc, #564]	; (8004548 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004312:	61bb      	str	r3, [r7, #24]
    break;
 8004314:	e10e      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004316:	4b8d      	ldr	r3, [pc, #564]	; (800454c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004318:	61bb      	str	r3, [r7, #24]
    break;
 800431a:	e10b      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800431c:	4b8c      	ldr	r3, [pc, #560]	; (8004550 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800431e:	61bb      	str	r3, [r7, #24]
    break;
 8004320:	e108      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004322:	4b88      	ldr	r3, [pc, #544]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800432c:	4b85      	ldr	r3, [pc, #532]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800432e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004330:	091b      	lsrs	r3, r3, #4
 8004332:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004336:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004338:	4b82      	ldr	r3, [pc, #520]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800433a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004342:	4b80      	ldr	r3, [pc, #512]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004346:	08db      	lsrs	r3, r3, #3
 8004348:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800434c:	68fa      	ldr	r2, [r7, #12]
 800434e:	fb02 f303 	mul.w	r3, r2, r3
 8004352:	ee07 3a90 	vmov	s15, r3
 8004356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800435a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 80e1 	beq.w	8004528 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	2b02      	cmp	r3, #2
 800436a:	f000 8083 	beq.w	8004474 <HAL_RCC_GetSysClockFreq+0x204>
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2b02      	cmp	r3, #2
 8004372:	f200 80a1 	bhi.w	80044b8 <HAL_RCC_GetSysClockFreq+0x248>
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d003      	beq.n	8004384 <HAL_RCC_GetSysClockFreq+0x114>
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d056      	beq.n	8004430 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004382:	e099      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004384:	4b6f      	ldr	r3, [pc, #444]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0320 	and.w	r3, r3, #32
 800438c:	2b00      	cmp	r3, #0
 800438e:	d02d      	beq.n	80043ec <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004390:	4b6c      	ldr	r3, [pc, #432]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	08db      	lsrs	r3, r3, #3
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	4a6b      	ldr	r2, [pc, #428]	; (8004548 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800439c:	fa22 f303 	lsr.w	r3, r2, r3
 80043a0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	ee07 3a90 	vmov	s15, r3
 80043a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	ee07 3a90 	vmov	s15, r3
 80043b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043ba:	4b62      	ldr	r3, [pc, #392]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80043bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043c2:	ee07 3a90 	vmov	s15, r3
 80043c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80043ce:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004554 <HAL_RCC_GetSysClockFreq+0x2e4>
 80043d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80043de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043e6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80043ea:	e087      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	ee07 3a90 	vmov	s15, r3
 80043f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043f6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004558 <HAL_RCC_GetSysClockFreq+0x2e8>
 80043fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043fe:	4b51      	ldr	r3, [pc, #324]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004406:	ee07 3a90 	vmov	s15, r3
 800440a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800440e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004412:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004554 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800441a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800441e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800442a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800442e:	e065      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	ee07 3a90 	vmov	s15, r3
 8004436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800443a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800455c <HAL_RCC_GetSysClockFreq+0x2ec>
 800443e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004442:	4b40      	ldr	r3, [pc, #256]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800444a:	ee07 3a90 	vmov	s15, r3
 800444e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004452:	ed97 6a02 	vldr	s12, [r7, #8]
 8004456:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004554 <HAL_RCC_GetSysClockFreq+0x2e4>
 800445a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800445e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004462:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800446a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800446e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004472:	e043      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	ee07 3a90 	vmov	s15, r3
 800447a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800447e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004560 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004486:	4b2f      	ldr	r3, [pc, #188]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800448a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800448e:	ee07 3a90 	vmov	s15, r3
 8004492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004496:	ed97 6a02 	vldr	s12, [r7, #8]
 800449a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004554 <HAL_RCC_GetSysClockFreq+0x2e4>
 800449e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80044b6:	e021      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	ee07 3a90 	vmov	s15, r3
 80044be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044c2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800455c <HAL_RCC_GetSysClockFreq+0x2ec>
 80044c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044ca:	4b1e      	ldr	r3, [pc, #120]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044d2:	ee07 3a90 	vmov	s15, r3
 80044d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044da:	ed97 6a02 	vldr	s12, [r7, #8]
 80044de:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004554 <HAL_RCC_GetSysClockFreq+0x2e4>
 80044e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80044fa:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80044fc:	4b11      	ldr	r3, [pc, #68]	; (8004544 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004500:	0a5b      	lsrs	r3, r3, #9
 8004502:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004506:	3301      	adds	r3, #1
 8004508:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	ee07 3a90 	vmov	s15, r3
 8004510:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004514:	edd7 6a07 	vldr	s13, [r7, #28]
 8004518:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800451c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004520:	ee17 3a90 	vmov	r3, s15
 8004524:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004526:	e005      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8004528:	2300      	movs	r3, #0
 800452a:	61bb      	str	r3, [r7, #24]
    break;
 800452c:	e002      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800452e:	4b07      	ldr	r3, [pc, #28]	; (800454c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004530:	61bb      	str	r3, [r7, #24]
    break;
 8004532:	bf00      	nop
  }

  return sysclockfreq;
 8004534:	69bb      	ldr	r3, [r7, #24]
}
 8004536:	4618      	mov	r0, r3
 8004538:	3724      	adds	r7, #36	; 0x24
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	58024400 	.word	0x58024400
 8004548:	03d09000 	.word	0x03d09000
 800454c:	003d0900 	.word	0x003d0900
 8004550:	007a1200 	.word	0x007a1200
 8004554:	46000000 	.word	0x46000000
 8004558:	4c742400 	.word	0x4c742400
 800455c:	4a742400 	.word	0x4a742400
 8004560:	4af42400 	.word	0x4af42400

08004564 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800456a:	f7ff fe81 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 800456e:	4602      	mov	r2, r0
 8004570:	4b10      	ldr	r3, [pc, #64]	; (80045b4 <HAL_RCC_GetHCLKFreq+0x50>)
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	0a1b      	lsrs	r3, r3, #8
 8004576:	f003 030f 	and.w	r3, r3, #15
 800457a:	490f      	ldr	r1, [pc, #60]	; (80045b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800457c:	5ccb      	ldrb	r3, [r1, r3]
 800457e:	f003 031f 	and.w	r3, r3, #31
 8004582:	fa22 f303 	lsr.w	r3, r2, r3
 8004586:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004588:	4b0a      	ldr	r3, [pc, #40]	; (80045b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	f003 030f 	and.w	r3, r3, #15
 8004590:	4a09      	ldr	r2, [pc, #36]	; (80045b8 <HAL_RCC_GetHCLKFreq+0x54>)
 8004592:	5cd3      	ldrb	r3, [r2, r3]
 8004594:	f003 031f 	and.w	r3, r3, #31
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	fa22 f303 	lsr.w	r3, r2, r3
 800459e:	4a07      	ldr	r2, [pc, #28]	; (80045bc <HAL_RCC_GetHCLKFreq+0x58>)
 80045a0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80045a2:	4a07      	ldr	r2, [pc, #28]	; (80045c0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80045a8:	4b04      	ldr	r3, [pc, #16]	; (80045bc <HAL_RCC_GetHCLKFreq+0x58>)
 80045aa:	681b      	ldr	r3, [r3, #0]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	58024400 	.word	0x58024400
 80045b8:	0800a890 	.word	0x0800a890
 80045bc:	24000004 	.word	0x24000004
 80045c0:	24000000 	.word	0x24000000

080045c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80045c8:	f7ff ffcc 	bl	8004564 <HAL_RCC_GetHCLKFreq>
 80045cc:	4602      	mov	r2, r0
 80045ce:	4b06      	ldr	r3, [pc, #24]	; (80045e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	091b      	lsrs	r3, r3, #4
 80045d4:	f003 0307 	and.w	r3, r3, #7
 80045d8:	4904      	ldr	r1, [pc, #16]	; (80045ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80045da:	5ccb      	ldrb	r3, [r1, r3]
 80045dc:	f003 031f 	and.w	r3, r3, #31
 80045e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	58024400 	.word	0x58024400
 80045ec:	0800a890 	.word	0x0800a890

080045f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80045f4:	f7ff ffb6 	bl	8004564 <HAL_RCC_GetHCLKFreq>
 80045f8:	4602      	mov	r2, r0
 80045fa:	4b06      	ldr	r3, [pc, #24]	; (8004614 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	0a1b      	lsrs	r3, r3, #8
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	4904      	ldr	r1, [pc, #16]	; (8004618 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004606:	5ccb      	ldrb	r3, [r1, r3]
 8004608:	f003 031f 	and.w	r3, r3, #31
 800460c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004610:	4618      	mov	r0, r3
 8004612:	bd80      	pop	{r7, pc}
 8004614:	58024400 	.word	0x58024400
 8004618:	0800a890 	.word	0x0800a890

0800461c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004624:	2300      	movs	r3, #0
 8004626:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004628:	2300      	movs	r3, #0
 800462a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d03f      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800463c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004640:	d02a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004642:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004646:	d824      	bhi.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004648:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800464c:	d018      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800464e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004652:	d81e      	bhi.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004654:	2b00      	cmp	r3, #0
 8004656:	d003      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004658:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800465c:	d007      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x52>
 800465e:	e018      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004660:	4ba3      	ldr	r3, [pc, #652]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	4aa2      	ldr	r2, [pc, #648]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004666:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800466a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800466c:	e015      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	3304      	adds	r3, #4
 8004672:	2102      	movs	r1, #2
 8004674:	4618      	mov	r0, r3
 8004676:	f001 f9d5 	bl	8005a24 <RCCEx_PLL2_Config>
 800467a:	4603      	mov	r3, r0
 800467c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800467e:	e00c      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3324      	adds	r3, #36	; 0x24
 8004684:	2102      	movs	r1, #2
 8004686:	4618      	mov	r0, r3
 8004688:	f001 fa7e 	bl	8005b88 <RCCEx_PLL3_Config>
 800468c:	4603      	mov	r3, r0
 800468e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004690:	e003      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	75fb      	strb	r3, [r7, #23]
      break;
 8004696:	e000      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004698:	bf00      	nop
    }

    if(ret == HAL_OK)
 800469a:	7dfb      	ldrb	r3, [r7, #23]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d109      	bne.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80046a0:	4b93      	ldr	r3, [pc, #588]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80046a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046ac:	4990      	ldr	r1, [pc, #576]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	650b      	str	r3, [r1, #80]	; 0x50
 80046b2:	e001      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b4:	7dfb      	ldrb	r3, [r7, #23]
 80046b6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d03d      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c8:	2b04      	cmp	r3, #4
 80046ca:	d826      	bhi.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80046cc:	a201      	add	r2, pc, #4	; (adr r2, 80046d4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80046ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d2:	bf00      	nop
 80046d4:	080046e9 	.word	0x080046e9
 80046d8:	080046f7 	.word	0x080046f7
 80046dc:	08004709 	.word	0x08004709
 80046e0:	08004721 	.word	0x08004721
 80046e4:	08004721 	.word	0x08004721
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046e8:	4b81      	ldr	r3, [pc, #516]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80046ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ec:	4a80      	ldr	r2, [pc, #512]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80046ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80046f4:	e015      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	3304      	adds	r3, #4
 80046fa:	2100      	movs	r1, #0
 80046fc:	4618      	mov	r0, r3
 80046fe:	f001 f991 	bl	8005a24 <RCCEx_PLL2_Config>
 8004702:	4603      	mov	r3, r0
 8004704:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004706:	e00c      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	3324      	adds	r3, #36	; 0x24
 800470c:	2100      	movs	r1, #0
 800470e:	4618      	mov	r0, r3
 8004710:	f001 fa3a 	bl	8005b88 <RCCEx_PLL3_Config>
 8004714:	4603      	mov	r3, r0
 8004716:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004718:	e003      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	75fb      	strb	r3, [r7, #23]
      break;
 800471e:	e000      	b.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004720:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004722:	7dfb      	ldrb	r3, [r7, #23]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d109      	bne.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004728:	4b71      	ldr	r3, [pc, #452]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800472a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800472c:	f023 0207 	bic.w	r2, r3, #7
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004734:	496e      	ldr	r1, [pc, #440]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004736:	4313      	orrs	r3, r2
 8004738:	650b      	str	r3, [r1, #80]	; 0x50
 800473a:	e001      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473c:	7dfb      	ldrb	r3, [r7, #23]
 800473e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004748:	2b00      	cmp	r3, #0
 800474a:	d042      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004750:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004754:	d02b      	beq.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x192>
 8004756:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800475a:	d825      	bhi.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800475c:	2bc0      	cmp	r3, #192	; 0xc0
 800475e:	d028      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004760:	2bc0      	cmp	r3, #192	; 0xc0
 8004762:	d821      	bhi.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004764:	2b80      	cmp	r3, #128	; 0x80
 8004766:	d016      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8004768:	2b80      	cmp	r3, #128	; 0x80
 800476a:	d81d      	bhi.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800476c:	2b00      	cmp	r3, #0
 800476e:	d002      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004770:	2b40      	cmp	r3, #64	; 0x40
 8004772:	d007      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004774:	e018      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004776:	4b5e      	ldr	r3, [pc, #376]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477a:	4a5d      	ldr	r2, [pc, #372]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800477c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004780:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004782:	e017      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3304      	adds	r3, #4
 8004788:	2100      	movs	r1, #0
 800478a:	4618      	mov	r0, r3
 800478c:	f001 f94a 	bl	8005a24 <RCCEx_PLL2_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004794:	e00e      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	3324      	adds	r3, #36	; 0x24
 800479a:	2100      	movs	r1, #0
 800479c:	4618      	mov	r0, r3
 800479e:	f001 f9f3 	bl	8005b88 <RCCEx_PLL3_Config>
 80047a2:	4603      	mov	r3, r0
 80047a4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80047a6:	e005      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	75fb      	strb	r3, [r7, #23]
      break;
 80047ac:	e002      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80047ae:	bf00      	nop
 80047b0:	e000      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80047b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047b4:	7dfb      	ldrb	r3, [r7, #23]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d109      	bne.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80047ba:	4b4d      	ldr	r3, [pc, #308]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80047bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047be:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c6:	494a      	ldr	r1, [pc, #296]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	650b      	str	r3, [r1, #80]	; 0x50
 80047cc:	e001      	b.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ce:	7dfb      	ldrb	r3, [r7, #23]
 80047d0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d049      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80047e4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80047e8:	d030      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x230>
 80047ea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80047ee:	d82a      	bhi.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80047f0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80047f4:	d02c      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80047f6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80047fa:	d824      	bhi.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80047fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004800:	d018      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004802:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004806:	d81e      	bhi.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800480c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004810:	d007      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004812:	e018      	b.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004814:	4b36      	ldr	r3, [pc, #216]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004818:	4a35      	ldr	r2, [pc, #212]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800481a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800481e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004820:	e017      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	3304      	adds	r3, #4
 8004826:	2100      	movs	r1, #0
 8004828:	4618      	mov	r0, r3
 800482a:	f001 f8fb 	bl	8005a24 <RCCEx_PLL2_Config>
 800482e:	4603      	mov	r3, r0
 8004830:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004832:	e00e      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	3324      	adds	r3, #36	; 0x24
 8004838:	2100      	movs	r1, #0
 800483a:	4618      	mov	r0, r3
 800483c:	f001 f9a4 	bl	8005b88 <RCCEx_PLL3_Config>
 8004840:	4603      	mov	r3, r0
 8004842:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004844:	e005      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	75fb      	strb	r3, [r7, #23]
      break;
 800484a:	e002      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800484c:	bf00      	nop
 800484e:	e000      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004850:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004852:	7dfb      	ldrb	r3, [r7, #23]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10a      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004858:	4b25      	ldr	r3, [pc, #148]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800485a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004866:	4922      	ldr	r1, [pc, #136]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004868:	4313      	orrs	r3, r2
 800486a:	658b      	str	r3, [r1, #88]	; 0x58
 800486c:	e001      	b.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800486e:	7dfb      	ldrb	r3, [r7, #23]
 8004870:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800487a:	2b00      	cmp	r3, #0
 800487c:	d04b      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004884:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004888:	d030      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800488a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800488e:	d82a      	bhi.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004890:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004894:	d02e      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8004896:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800489a:	d824      	bhi.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800489c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048a0:	d018      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80048a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80048a6:	d81e      	bhi.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80048ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048b0:	d007      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80048b2:	e018      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048b4:	4b0e      	ldr	r3, [pc, #56]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80048b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b8:	4a0d      	ldr	r2, [pc, #52]	; (80048f0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80048ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048be:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80048c0:	e019      	b.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3304      	adds	r3, #4
 80048c6:	2100      	movs	r1, #0
 80048c8:	4618      	mov	r0, r3
 80048ca:	f001 f8ab 	bl	8005a24 <RCCEx_PLL2_Config>
 80048ce:	4603      	mov	r3, r0
 80048d0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80048d2:	e010      	b.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3324      	adds	r3, #36	; 0x24
 80048d8:	2100      	movs	r1, #0
 80048da:	4618      	mov	r0, r3
 80048dc:	f001 f954 	bl	8005b88 <RCCEx_PLL3_Config>
 80048e0:	4603      	mov	r3, r0
 80048e2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80048e4:	e007      	b.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	75fb      	strb	r3, [r7, #23]
      break;
 80048ea:	e004      	b.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80048ec:	bf00      	nop
 80048ee:	e002      	b.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80048f0:	58024400 	.word	0x58024400
      break;
 80048f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048f6:	7dfb      	ldrb	r3, [r7, #23]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10a      	bne.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80048fc:	4b99      	ldr	r3, [pc, #612]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80048fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004900:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800490a:	4996      	ldr	r1, [pc, #600]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800490c:	4313      	orrs	r3, r2
 800490e:	658b      	str	r3, [r1, #88]	; 0x58
 8004910:	e001      	b.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004912:	7dfb      	ldrb	r3, [r7, #23]
 8004914:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d032      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004926:	2b30      	cmp	r3, #48	; 0x30
 8004928:	d01c      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800492a:	2b30      	cmp	r3, #48	; 0x30
 800492c:	d817      	bhi.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x342>
 800492e:	2b20      	cmp	r3, #32
 8004930:	d00c      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0x330>
 8004932:	2b20      	cmp	r3, #32
 8004934:	d813      	bhi.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8004936:	2b00      	cmp	r3, #0
 8004938:	d016      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800493a:	2b10      	cmp	r3, #16
 800493c:	d10f      	bne.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800493e:	4b89      	ldr	r3, [pc, #548]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004942:	4a88      	ldr	r2, [pc, #544]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004948:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800494a:	e00e      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	3304      	adds	r3, #4
 8004950:	2102      	movs	r1, #2
 8004952:	4618      	mov	r0, r3
 8004954:	f001 f866 	bl	8005a24 <RCCEx_PLL2_Config>
 8004958:	4603      	mov	r3, r0
 800495a:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800495c:	e005      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	75fb      	strb	r3, [r7, #23]
      break;
 8004962:	e002      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8004964:	bf00      	nop
 8004966:	e000      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8004968:	bf00      	nop
    }

    if(ret == HAL_OK)
 800496a:	7dfb      	ldrb	r3, [r7, #23]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d109      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004970:	4b7c      	ldr	r3, [pc, #496]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004974:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800497c:	4979      	ldr	r1, [pc, #484]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800497e:	4313      	orrs	r3, r2
 8004980:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004982:	e001      	b.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004984:	7dfb      	ldrb	r3, [r7, #23]
 8004986:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d047      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004998:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800499c:	d030      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800499e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049a2:	d82a      	bhi.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80049a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80049a8:	d02c      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80049aa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80049ae:	d824      	bhi.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80049b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049b4:	d018      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80049b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049ba:	d81e      	bhi.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80049c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049c4:	d007      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80049c6:	e018      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049c8:	4b66      	ldr	r3, [pc, #408]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80049ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049cc:	4a65      	ldr	r2, [pc, #404]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80049ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049d2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80049d4:	e017      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3304      	adds	r3, #4
 80049da:	2100      	movs	r1, #0
 80049dc:	4618      	mov	r0, r3
 80049de:	f001 f821 	bl	8005a24 <RCCEx_PLL2_Config>
 80049e2:	4603      	mov	r3, r0
 80049e4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80049e6:	e00e      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	3324      	adds	r3, #36	; 0x24
 80049ec:	2100      	movs	r1, #0
 80049ee:	4618      	mov	r0, r3
 80049f0:	f001 f8ca 	bl	8005b88 <RCCEx_PLL3_Config>
 80049f4:	4603      	mov	r3, r0
 80049f6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80049f8:	e005      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	75fb      	strb	r3, [r7, #23]
      break;
 80049fe:	e002      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8004a00:	bf00      	nop
 8004a02:	e000      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8004a04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a06:	7dfb      	ldrb	r3, [r7, #23]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d109      	bne.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004a0c:	4b55      	ldr	r3, [pc, #340]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004a0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a10:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a18:	4952      	ldr	r1, [pc, #328]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	650b      	str	r3, [r1, #80]	; 0x50
 8004a1e:	e001      	b.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a20:	7dfb      	ldrb	r3, [r7, #23]
 8004a22:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d049      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a38:	d02e      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004a3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a3e:	d828      	bhi.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004a40:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004a44:	d02a      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x480>
 8004a46:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004a4a:	d822      	bhi.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004a4c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004a50:	d026      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8004a52:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004a56:	d81c      	bhi.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004a58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a5c:	d010      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8004a5e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a62:	d816      	bhi.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d01d      	beq.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8004a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a6c:	d111      	bne.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	3304      	adds	r3, #4
 8004a72:	2101      	movs	r1, #1
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 ffd5 	bl	8005a24 <RCCEx_PLL2_Config>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004a7e:	e012      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	3324      	adds	r3, #36	; 0x24
 8004a84:	2101      	movs	r1, #1
 8004a86:	4618      	mov	r0, r3
 8004a88:	f001 f87e 	bl	8005b88 <RCCEx_PLL3_Config>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004a90:	e009      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	75fb      	strb	r3, [r7, #23]
      break;
 8004a96:	e006      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004a98:	bf00      	nop
 8004a9a:	e004      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004a9c:	bf00      	nop
 8004a9e:	e002      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004aa0:	bf00      	nop
 8004aa2:	e000      	b.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004aa4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004aa6:	7dfb      	ldrb	r3, [r7, #23]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d109      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004aac:	4b2d      	ldr	r3, [pc, #180]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004aae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ab8:	492a      	ldr	r1, [pc, #168]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	650b      	str	r3, [r1, #80]	; 0x50
 8004abe:	e001      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac0:	7dfb      	ldrb	r3, [r7, #23]
 8004ac2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d04d      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ada:	d02e      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8004adc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004ae0:	d828      	bhi.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ae6:	d02a      	beq.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x522>
 8004ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004aec:	d822      	bhi.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004aee:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004af2:	d026      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8004af4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004af8:	d81c      	bhi.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004afa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004afe:	d010      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004b00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b04:	d816      	bhi.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d01d      	beq.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8004b0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b0e:	d111      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	3304      	adds	r3, #4
 8004b14:	2101      	movs	r1, #1
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 ff84 	bl	8005a24 <RCCEx_PLL2_Config>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004b20:	e012      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	3324      	adds	r3, #36	; 0x24
 8004b26:	2101      	movs	r1, #1
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f001 f82d 	bl	8005b88 <RCCEx_PLL3_Config>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004b32:	e009      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	75fb      	strb	r3, [r7, #23]
      break;
 8004b38:	e006      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004b3a:	bf00      	nop
 8004b3c:	e004      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004b3e:	bf00      	nop
 8004b40:	e002      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004b42:	bf00      	nop
 8004b44:	e000      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004b46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b48:	7dfb      	ldrb	r3, [r7, #23]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10c      	bne.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004b4e:	4b05      	ldr	r3, [pc, #20]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b52:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004b5c:	4901      	ldr	r1, [pc, #4]	; (8004b64 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	658b      	str	r3, [r1, #88]	; 0x58
 8004b62:	e003      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8004b64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b68:	7dfb      	ldrb	r3, [r7, #23]
 8004b6a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d02f      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b80:	d00e      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8004b82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b86:	d814      	bhi.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d015      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8004b8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b90:	d10f      	bne.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b92:	4baf      	ldr	r3, [pc, #700]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b96:	4aae      	ldr	r2, [pc, #696]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b9c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004b9e:	e00c      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	3304      	adds	r3, #4
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f000 ff3c 	bl	8005a24 <RCCEx_PLL2_Config>
 8004bac:	4603      	mov	r3, r0
 8004bae:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004bb0:	e003      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	75fb      	strb	r3, [r7, #23]
      break;
 8004bb6:	e000      	b.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8004bb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004bba:	7dfb      	ldrb	r3, [r7, #23]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d109      	bne.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004bc0:	4ba3      	ldr	r3, [pc, #652]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004bc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bc4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bcc:	49a0      	ldr	r1, [pc, #640]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	650b      	str	r3, [r1, #80]	; 0x50
 8004bd2:	e001      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bd4:	7dfb      	ldrb	r3, [r7, #23]
 8004bd6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d032      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be8:	2b03      	cmp	r3, #3
 8004bea:	d81b      	bhi.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8004bec:	a201      	add	r2, pc, #4	; (adr r2, 8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8004bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf2:	bf00      	nop
 8004bf4:	08004c2b 	.word	0x08004c2b
 8004bf8:	08004c05 	.word	0x08004c05
 8004bfc:	08004c13 	.word	0x08004c13
 8004c00:	08004c2b 	.word	0x08004c2b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c04:	4b92      	ldr	r3, [pc, #584]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c08:	4a91      	ldr	r2, [pc, #580]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004c0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c0e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004c10:	e00c      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	3304      	adds	r3, #4
 8004c16:	2102      	movs	r1, #2
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f000 ff03 	bl	8005a24 <RCCEx_PLL2_Config>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004c22:	e003      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	75fb      	strb	r3, [r7, #23]
      break;
 8004c28:	e000      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8004c2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c2c:	7dfb      	ldrb	r3, [r7, #23]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d109      	bne.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004c32:	4b87      	ldr	r3, [pc, #540]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c36:	f023 0203 	bic.w	r2, r3, #3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3e:	4984      	ldr	r1, [pc, #528]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004c44:	e001      	b.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c46:	7dfb      	ldrb	r3, [r7, #23]
 8004c48:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	f000 8086 	beq.w	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c58:	4b7e      	ldr	r3, [pc, #504]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a7d      	ldr	r2, [pc, #500]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c62:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c64:	f7fd f970 	bl	8001f48 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c6a:	e009      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c6c:	f7fd f96c 	bl	8001f48 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	; 0x64
 8004c78:	d902      	bls.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	75fb      	strb	r3, [r7, #23]
        break;
 8004c7e:	e005      	b.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c80:	4b74      	ldr	r3, [pc, #464]	; (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d0ef      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8004c8c:	7dfb      	ldrb	r3, [r7, #23]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d166      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004c92:	4b6f      	ldr	r3, [pc, #444]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004c94:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004c9c:	4053      	eors	r3, r2
 8004c9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d013      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ca6:	4b6a      	ldr	r3, [pc, #424]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004caa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cae:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cb0:	4b67      	ldr	r3, [pc, #412]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb4:	4a66      	ldr	r2, [pc, #408]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004cb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cba:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cbc:	4b64      	ldr	r3, [pc, #400]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc0:	4a63      	ldr	r2, [pc, #396]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004cc8:	4a61      	ldr	r2, [pc, #388]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cd8:	d115      	bne.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cda:	f7fd f935 	bl	8001f48 <HAL_GetTick>
 8004cde:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ce0:	e00b      	b.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce2:	f7fd f931 	bl	8001f48 <HAL_GetTick>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	1ad3      	subs	r3, r2, r3
 8004cec:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d902      	bls.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	75fb      	strb	r3, [r7, #23]
            break;
 8004cf8:	e005      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004cfa:	4b55      	ldr	r3, [pc, #340]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cfe:	f003 0302 	and.w	r3, r3, #2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d0ed      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8004d06:	7dfb      	ldrb	r3, [r7, #23]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d126      	bne.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004d12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d1a:	d10d      	bne.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8004d1c:	4b4c      	ldr	r3, [pc, #304]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004d2a:	0919      	lsrs	r1, r3, #4
 8004d2c:	4b4a      	ldr	r3, [pc, #296]	; (8004e58 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8004d2e:	400b      	ands	r3, r1
 8004d30:	4947      	ldr	r1, [pc, #284]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	610b      	str	r3, [r1, #16]
 8004d36:	e005      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8004d38:	4b45      	ldr	r3, [pc, #276]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	4a44      	ldr	r2, [pc, #272]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004d3e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004d42:	6113      	str	r3, [r2, #16]
 8004d44:	4b42      	ldr	r3, [pc, #264]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004d46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004d4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d52:	493f      	ldr	r1, [pc, #252]	; (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	670b      	str	r3, [r1, #112]	; 0x70
 8004d58:	e004      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d5a:	7dfb      	ldrb	r3, [r7, #23]
 8004d5c:	75bb      	strb	r3, [r7, #22]
 8004d5e:	e001      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d60:	7dfb      	ldrb	r3, [r7, #23]
 8004d62:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0301 	and.w	r3, r3, #1
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 8085 	beq.w	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d76:	2b28      	cmp	r3, #40	; 0x28
 8004d78:	d866      	bhi.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8004d7a:	a201      	add	r2, pc, #4	; (adr r2, 8004d80 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8004d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d80:	08004e5d 	.word	0x08004e5d
 8004d84:	08004e49 	.word	0x08004e49
 8004d88:	08004e49 	.word	0x08004e49
 8004d8c:	08004e49 	.word	0x08004e49
 8004d90:	08004e49 	.word	0x08004e49
 8004d94:	08004e49 	.word	0x08004e49
 8004d98:	08004e49 	.word	0x08004e49
 8004d9c:	08004e49 	.word	0x08004e49
 8004da0:	08004e25 	.word	0x08004e25
 8004da4:	08004e49 	.word	0x08004e49
 8004da8:	08004e49 	.word	0x08004e49
 8004dac:	08004e49 	.word	0x08004e49
 8004db0:	08004e49 	.word	0x08004e49
 8004db4:	08004e49 	.word	0x08004e49
 8004db8:	08004e49 	.word	0x08004e49
 8004dbc:	08004e49 	.word	0x08004e49
 8004dc0:	08004e37 	.word	0x08004e37
 8004dc4:	08004e49 	.word	0x08004e49
 8004dc8:	08004e49 	.word	0x08004e49
 8004dcc:	08004e49 	.word	0x08004e49
 8004dd0:	08004e49 	.word	0x08004e49
 8004dd4:	08004e49 	.word	0x08004e49
 8004dd8:	08004e49 	.word	0x08004e49
 8004ddc:	08004e49 	.word	0x08004e49
 8004de0:	08004e5d 	.word	0x08004e5d
 8004de4:	08004e49 	.word	0x08004e49
 8004de8:	08004e49 	.word	0x08004e49
 8004dec:	08004e49 	.word	0x08004e49
 8004df0:	08004e49 	.word	0x08004e49
 8004df4:	08004e49 	.word	0x08004e49
 8004df8:	08004e49 	.word	0x08004e49
 8004dfc:	08004e49 	.word	0x08004e49
 8004e00:	08004e5d 	.word	0x08004e5d
 8004e04:	08004e49 	.word	0x08004e49
 8004e08:	08004e49 	.word	0x08004e49
 8004e0c:	08004e49 	.word	0x08004e49
 8004e10:	08004e49 	.word	0x08004e49
 8004e14:	08004e49 	.word	0x08004e49
 8004e18:	08004e49 	.word	0x08004e49
 8004e1c:	08004e49 	.word	0x08004e49
 8004e20:	08004e5d 	.word	0x08004e5d
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	3304      	adds	r3, #4
 8004e28:	2101      	movs	r1, #1
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 fdfa 	bl	8005a24 <RCCEx_PLL2_Config>
 8004e30:	4603      	mov	r3, r0
 8004e32:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004e34:	e013      	b.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	3324      	adds	r3, #36	; 0x24
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f000 fea3 	bl	8005b88 <RCCEx_PLL3_Config>
 8004e42:	4603      	mov	r3, r0
 8004e44:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004e46:	e00a      	b.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	75fb      	strb	r3, [r7, #23]
      break;
 8004e4c:	e007      	b.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004e4e:	bf00      	nop
 8004e50:	58024400 	.word	0x58024400
 8004e54:	58024800 	.word	0x58024800
 8004e58:	00ffffcf 	.word	0x00ffffcf
      break;
 8004e5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e5e:	7dfb      	ldrb	r3, [r7, #23]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d109      	bne.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004e64:	4b96      	ldr	r3, [pc, #600]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e68:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e70:	4993      	ldr	r1, [pc, #588]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	654b      	str	r3, [r1, #84]	; 0x54
 8004e76:	e001      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e78:	7dfb      	ldrb	r3, [r7, #23]
 8004e7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d038      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e8c:	2b05      	cmp	r3, #5
 8004e8e:	d821      	bhi.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8004e90:	a201      	add	r2, pc, #4	; (adr r2, 8004e98 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8004e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e96:	bf00      	nop
 8004e98:	08004edb 	.word	0x08004edb
 8004e9c:	08004eb1 	.word	0x08004eb1
 8004ea0:	08004ec3 	.word	0x08004ec3
 8004ea4:	08004edb 	.word	0x08004edb
 8004ea8:	08004edb 	.word	0x08004edb
 8004eac:	08004edb 	.word	0x08004edb
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	3304      	adds	r3, #4
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 fdb4 	bl	8005a24 <RCCEx_PLL2_Config>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004ec0:	e00c      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	3324      	adds	r3, #36	; 0x24
 8004ec6:	2101      	movs	r1, #1
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f000 fe5d 	bl	8005b88 <RCCEx_PLL3_Config>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004ed2:	e003      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	75fb      	strb	r3, [r7, #23]
      break;
 8004ed8:	e000      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8004eda:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004edc:	7dfb      	ldrb	r3, [r7, #23]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d109      	bne.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004ee2:	4b77      	ldr	r3, [pc, #476]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee6:	f023 0207 	bic.w	r2, r3, #7
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eee:	4974      	ldr	r1, [pc, #464]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	654b      	str	r3, [r1, #84]	; 0x54
 8004ef4:	e001      	b.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef6:	7dfb      	ldrb	r3, [r7, #23]
 8004ef8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0304 	and.w	r3, r3, #4
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d03a      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f0c:	2b05      	cmp	r3, #5
 8004f0e:	d821      	bhi.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8004f10:	a201      	add	r2, pc, #4	; (adr r2, 8004f18 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8004f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f16:	bf00      	nop
 8004f18:	08004f5b 	.word	0x08004f5b
 8004f1c:	08004f31 	.word	0x08004f31
 8004f20:	08004f43 	.word	0x08004f43
 8004f24:	08004f5b 	.word	0x08004f5b
 8004f28:	08004f5b 	.word	0x08004f5b
 8004f2c:	08004f5b 	.word	0x08004f5b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	3304      	adds	r3, #4
 8004f34:	2101      	movs	r1, #1
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fd74 	bl	8005a24 <RCCEx_PLL2_Config>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004f40:	e00c      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	3324      	adds	r3, #36	; 0x24
 8004f46:	2101      	movs	r1, #1
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f000 fe1d 	bl	8005b88 <RCCEx_PLL3_Config>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004f52:	e003      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	75fb      	strb	r3, [r7, #23]
      break;
 8004f58:	e000      	b.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8004f5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f5c:	7dfb      	ldrb	r3, [r7, #23]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10a      	bne.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f62:	4b57      	ldr	r3, [pc, #348]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f66:	f023 0207 	bic.w	r2, r3, #7
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f70:	4953      	ldr	r1, [pc, #332]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	658b      	str	r3, [r1, #88]	; 0x58
 8004f76:	e001      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f78:	7dfb      	ldrb	r3, [r7, #23]
 8004f7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0320 	and.w	r3, r3, #32
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d04b      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f92:	d02e      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8004f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f98:	d828      	bhi.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8004f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f9e:	d02a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8004fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa4:	d822      	bhi.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8004fa6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004faa:	d026      	beq.n	8004ffa <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8004fac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004fb0:	d81c      	bhi.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8004fb2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fb6:	d010      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8004fb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fbc:	d816      	bhi.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d01d      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8004fc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004fc6:	d111      	bne.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	3304      	adds	r3, #4
 8004fcc:	2100      	movs	r1, #0
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 fd28 	bl	8005a24 <RCCEx_PLL2_Config>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004fd8:	e012      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	3324      	adds	r3, #36	; 0x24
 8004fde:	2102      	movs	r1, #2
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f000 fdd1 	bl	8005b88 <RCCEx_PLL3_Config>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8004fea:	e009      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	75fb      	strb	r3, [r7, #23]
      break;
 8004ff0:	e006      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004ff2:	bf00      	nop
 8004ff4:	e004      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004ff6:	bf00      	nop
 8004ff8:	e002      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004ffa:	bf00      	nop
 8004ffc:	e000      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8004ffe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005000:	7dfb      	ldrb	r3, [r7, #23]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10a      	bne.n	800501c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005006:	4b2e      	ldr	r3, [pc, #184]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800500a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005014:	492a      	ldr	r1, [pc, #168]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005016:	4313      	orrs	r3, r2
 8005018:	654b      	str	r3, [r1, #84]	; 0x54
 800501a:	e001      	b.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800501c:	7dfb      	ldrb	r3, [r7, #23]
 800501e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005028:	2b00      	cmp	r3, #0
 800502a:	d04d      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005032:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005036:	d02e      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8005038:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800503c:	d828      	bhi.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800503e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005042:	d02a      	beq.n	800509a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005048:	d822      	bhi.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800504a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800504e:	d026      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8005050:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005054:	d81c      	bhi.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005056:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800505a:	d010      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0xa62>
 800505c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005060:	d816      	bhi.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005062:	2b00      	cmp	r3, #0
 8005064:	d01d      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8005066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800506a:	d111      	bne.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3304      	adds	r3, #4
 8005070:	2100      	movs	r1, #0
 8005072:	4618      	mov	r0, r3
 8005074:	f000 fcd6 	bl	8005a24 <RCCEx_PLL2_Config>
 8005078:	4603      	mov	r3, r0
 800507a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800507c:	e012      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	3324      	adds	r3, #36	; 0x24
 8005082:	2102      	movs	r1, #2
 8005084:	4618      	mov	r0, r3
 8005086:	f000 fd7f 	bl	8005b88 <RCCEx_PLL3_Config>
 800508a:	4603      	mov	r3, r0
 800508c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800508e:	e009      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	75fb      	strb	r3, [r7, #23]
      break;
 8005094:	e006      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8005096:	bf00      	nop
 8005098:	e004      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800509a:	bf00      	nop
 800509c:	e002      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800509e:	bf00      	nop
 80050a0:	e000      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80050a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050a4:	7dfb      	ldrb	r3, [r7, #23]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d10c      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050aa:	4b05      	ldr	r3, [pc, #20]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80050ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ae:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80050b8:	4901      	ldr	r1, [pc, #4]	; (80050c0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	658b      	str	r3, [r1, #88]	; 0x58
 80050be:	e003      	b.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80050c0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c4:	7dfb      	ldrb	r3, [r7, #23]
 80050c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d04b      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050da:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80050de:	d02e      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80050e0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80050e4:	d828      	bhi.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80050e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050ea:	d02a      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80050ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050f0:	d822      	bhi.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80050f2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80050f6:	d026      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 80050f8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80050fc:	d81c      	bhi.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80050fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005102:	d010      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8005104:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005108:	d816      	bhi.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d01d      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800510e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005112:	d111      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	3304      	adds	r3, #4
 8005118:	2100      	movs	r1, #0
 800511a:	4618      	mov	r0, r3
 800511c:	f000 fc82 	bl	8005a24 <RCCEx_PLL2_Config>
 8005120:	4603      	mov	r3, r0
 8005122:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005124:	e012      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	3324      	adds	r3, #36	; 0x24
 800512a:	2102      	movs	r1, #2
 800512c:	4618      	mov	r0, r3
 800512e:	f000 fd2b 	bl	8005b88 <RCCEx_PLL3_Config>
 8005132:	4603      	mov	r3, r0
 8005134:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005136:	e009      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	75fb      	strb	r3, [r7, #23]
      break;
 800513c:	e006      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800513e:	bf00      	nop
 8005140:	e004      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005142:	bf00      	nop
 8005144:	e002      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005146:	bf00      	nop
 8005148:	e000      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800514a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800514c:	7dfb      	ldrb	r3, [r7, #23]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d10a      	bne.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005152:	4b9d      	ldr	r3, [pc, #628]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005156:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005160:	4999      	ldr	r1, [pc, #612]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005162:	4313      	orrs	r3, r2
 8005164:	658b      	str	r3, [r1, #88]	; 0x58
 8005166:	e001      	b.n	800516c <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005168:	7dfb      	ldrb	r3, [r7, #23]
 800516a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0308 	and.w	r3, r3, #8
 8005174:	2b00      	cmp	r3, #0
 8005176:	d01a      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800517e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005182:	d10a      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	3324      	adds	r3, #36	; 0x24
 8005188:	2102      	movs	r1, #2
 800518a:	4618      	mov	r0, r3
 800518c:	f000 fcfc 	bl	8005b88 <RCCEx_PLL3_Config>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800519a:	4b8b      	ldr	r3, [pc, #556]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800519c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800519e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051a8:	4987      	ldr	r1, [pc, #540]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0310 	and.w	r3, r3, #16
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d01a      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051c4:	d10a      	bne.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	3324      	adds	r3, #36	; 0x24
 80051ca:	2102      	movs	r1, #2
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 fcdb 	bl	8005b88 <RCCEx_PLL3_Config>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051dc:	4b7a      	ldr	r3, [pc, #488]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80051de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051ea:	4977      	ldr	r1, [pc, #476]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d034      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005202:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005206:	d01d      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8005208:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800520c:	d817      	bhi.n	800523e <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005212:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005216:	d009      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8005218:	e011      	b.n	800523e <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	3304      	adds	r3, #4
 800521e:	2100      	movs	r1, #0
 8005220:	4618      	mov	r0, r3
 8005222:	f000 fbff 	bl	8005a24 <RCCEx_PLL2_Config>
 8005226:	4603      	mov	r3, r0
 8005228:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800522a:	e00c      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	3324      	adds	r3, #36	; 0x24
 8005230:	2102      	movs	r1, #2
 8005232:	4618      	mov	r0, r3
 8005234:	f000 fca8 	bl	8005b88 <RCCEx_PLL3_Config>
 8005238:	4603      	mov	r3, r0
 800523a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800523c:	e003      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	75fb      	strb	r3, [r7, #23]
      break;
 8005242:	e000      	b.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8005244:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005246:	7dfb      	ldrb	r3, [r7, #23]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d10a      	bne.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800524c:	4b5e      	ldr	r3, [pc, #376]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800524e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005250:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800525a:	495b      	ldr	r1, [pc, #364]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800525c:	4313      	orrs	r3, r2
 800525e:	658b      	str	r3, [r1, #88]	; 0x58
 8005260:	e001      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005262:	7dfb      	ldrb	r3, [r7, #23]
 8005264:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d033      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005278:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800527c:	d01c      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800527e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005282:	d816      	bhi.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005284:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005288:	d003      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800528a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800528e:	d007      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8005290:	e00f      	b.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005292:	4b4d      	ldr	r3, [pc, #308]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005296:	4a4c      	ldr	r2, [pc, #304]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800529c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800529e:	e00c      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	3324      	adds	r3, #36	; 0x24
 80052a4:	2101      	movs	r1, #1
 80052a6:	4618      	mov	r0, r3
 80052a8:	f000 fc6e 	bl	8005b88 <RCCEx_PLL3_Config>
 80052ac:	4603      	mov	r3, r0
 80052ae:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80052b0:	e003      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	75fb      	strb	r3, [r7, #23]
      break;
 80052b6:	e000      	b.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 80052b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052ba:	7dfb      	ldrb	r3, [r7, #23]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d10a      	bne.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052c0:	4b41      	ldr	r3, [pc, #260]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80052c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052ce:	493e      	ldr	r1, [pc, #248]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80052d0:	4313      	orrs	r3, r2
 80052d2:	654b      	str	r3, [r1, #84]	; 0x54
 80052d4:	e001      	b.n	80052da <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d6:	7dfb      	ldrb	r3, [r7, #23]
 80052d8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d029      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 80052ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f2:	d007      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 80052f4:	e00f      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052f6:	4b34      	ldr	r3, [pc, #208]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80052f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052fa:	4a33      	ldr	r2, [pc, #204]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80052fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005300:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005302:	e00b      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	3304      	adds	r3, #4
 8005308:	2102      	movs	r1, #2
 800530a:	4618      	mov	r0, r3
 800530c:	f000 fb8a 	bl	8005a24 <RCCEx_PLL2_Config>
 8005310:	4603      	mov	r3, r0
 8005312:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005314:	e002      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	75fb      	strb	r3, [r7, #23]
      break;
 800531a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800531c:	7dfb      	ldrb	r3, [r7, #23]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d109      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005322:	4b29      	ldr	r3, [pc, #164]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005326:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800532e:	4926      	ldr	r1, [pc, #152]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005330:	4313      	orrs	r3, r2
 8005332:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005334:	e001      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005336:	7dfb      	ldrb	r3, [r7, #23]
 8005338:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00a      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	3324      	adds	r3, #36	; 0x24
 800534a:	2102      	movs	r1, #2
 800534c:	4618      	mov	r0, r3
 800534e:	f000 fc1b 	bl	8005b88 <RCCEx_PLL3_Config>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d001      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d033      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800536c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005370:	d017      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8005372:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005376:	d811      	bhi.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800537c:	d013      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800537e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005382:	d80b      	bhi.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005384:	2b00      	cmp	r3, #0
 8005386:	d010      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005388:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800538c:	d106      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800538e:	4b0e      	ldr	r3, [pc, #56]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005392:	4a0d      	ldr	r2, [pc, #52]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005394:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005398:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800539a:	e007      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	75fb      	strb	r3, [r7, #23]
      break;
 80053a0:	e004      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80053a2:	bf00      	nop
 80053a4:	e002      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80053a6:	bf00      	nop
 80053a8:	e000      	b.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80053aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053ac:	7dfb      	ldrb	r3, [r7, #23]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d10c      	bne.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053b2:	4b05      	ldr	r3, [pc, #20]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80053b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80053be:	4902      	ldr	r1, [pc, #8]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	654b      	str	r3, [r1, #84]	; 0x54
 80053c4:	e004      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80053c6:	bf00      	nop
 80053c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053cc:	7dfb      	ldrb	r3, [r7, #23]
 80053ce:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d008      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80053dc:	4b31      	ldr	r3, [pc, #196]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80053de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053e0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e8:	492e      	ldr	r1, [pc, #184]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d009      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80053fa:	4b2a      	ldr	r3, [pc, #168]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80053fc:	691b      	ldr	r3, [r3, #16]
 80053fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005408:	4926      	ldr	r1, [pc, #152]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800540a:	4313      	orrs	r3, r2
 800540c:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d008      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800541a:	4b22      	ldr	r3, [pc, #136]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800541c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800541e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005426:	491f      	ldr	r1, [pc, #124]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005428:	4313      	orrs	r3, r2
 800542a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00d      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005438:	4b1a      	ldr	r3, [pc, #104]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	4a19      	ldr	r2, [pc, #100]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800543e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005442:	6113      	str	r3, [r2, #16]
 8005444:	4b17      	ldr	r3, [pc, #92]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005446:	691a      	ldr	r2, [r3, #16]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800544e:	4915      	ldr	r1, [pc, #84]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005450:	4313      	orrs	r3, r2
 8005452:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	da08      	bge.n	800546e <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800545c:	4b11      	ldr	r3, [pc, #68]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800545e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005460:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005468:	490e      	ldr	r1, [pc, #56]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800546a:	4313      	orrs	r3, r2
 800546c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d009      	beq.n	800548e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800547a:	4b0a      	ldr	r3, [pc, #40]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800547c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800547e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005488:	4906      	ldr	r1, [pc, #24]	; (80054a4 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800548a:	4313      	orrs	r3, r2
 800548c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800548e:	7dbb      	ldrb	r3, [r7, #22]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d101      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8005494:	2300      	movs	r3, #0
 8005496:	e000      	b.n	800549a <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
}
 800549a:	4618      	mov	r0, r3
 800549c:	3718      	adds	r7, #24
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	58024400 	.word	0x58024400

080054a8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80054ac:	f7ff f85a 	bl	8004564 <HAL_RCC_GetHCLKFreq>
 80054b0:	4602      	mov	r2, r0
 80054b2:	4b06      	ldr	r3, [pc, #24]	; (80054cc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	091b      	lsrs	r3, r3, #4
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	4904      	ldr	r1, [pc, #16]	; (80054d0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80054be:	5ccb      	ldrb	r3, [r1, r3]
 80054c0:	f003 031f 	and.w	r3, r3, #31
 80054c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	58024400 	.word	0x58024400
 80054d0:	0800a890 	.word	0x0800a890

080054d4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b089      	sub	sp, #36	; 0x24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80054dc:	4ba1      	ldr	r3, [pc, #644]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e0:	f003 0303 	and.w	r3, r3, #3
 80054e4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80054e6:	4b9f      	ldr	r3, [pc, #636]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ea:	0b1b      	lsrs	r3, r3, #12
 80054ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054f0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80054f2:	4b9c      	ldr	r3, [pc, #624]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	091b      	lsrs	r3, r3, #4
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80054fe:	4b99      	ldr	r3, [pc, #612]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005502:	08db      	lsrs	r3, r3, #3
 8005504:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	fb02 f303 	mul.w	r3, r2, r3
 800550e:	ee07 3a90 	vmov	s15, r3
 8005512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005516:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	2b00      	cmp	r3, #0
 800551e:	f000 8111 	beq.w	8005744 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	2b02      	cmp	r3, #2
 8005526:	f000 8083 	beq.w	8005630 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	2b02      	cmp	r3, #2
 800552e:	f200 80a1 	bhi.w	8005674 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d003      	beq.n	8005540 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	2b01      	cmp	r3, #1
 800553c:	d056      	beq.n	80055ec <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800553e:	e099      	b.n	8005674 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005540:	4b88      	ldr	r3, [pc, #544]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0320 	and.w	r3, r3, #32
 8005548:	2b00      	cmp	r3, #0
 800554a:	d02d      	beq.n	80055a8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800554c:	4b85      	ldr	r3, [pc, #532]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	08db      	lsrs	r3, r3, #3
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	4a84      	ldr	r2, [pc, #528]	; (8005768 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005558:	fa22 f303 	lsr.w	r3, r2, r3
 800555c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	ee07 3a90 	vmov	s15, r3
 8005564:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	ee07 3a90 	vmov	s15, r3
 800556e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005576:	4b7b      	ldr	r3, [pc, #492]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800557e:	ee07 3a90 	vmov	s15, r3
 8005582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005586:	ed97 6a03 	vldr	s12, [r7, #12]
 800558a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800576c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800558e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005596:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800559a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800559e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055a2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80055a6:	e087      	b.n	80056b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	ee07 3a90 	vmov	s15, r3
 80055ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055b2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005770 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80055b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055ba:	4b6a      	ldr	r3, [pc, #424]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80055bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055c2:	ee07 3a90 	vmov	s15, r3
 80055c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80055ce:	eddf 5a67 	vldr	s11, [pc, #412]	; 800576c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80055d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80055de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80055ea:	e065      	b.n	80056b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	ee07 3a90 	vmov	s15, r3
 80055f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055f6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005774 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80055fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055fe:	4b59      	ldr	r3, [pc, #356]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005606:	ee07 3a90 	vmov	s15, r3
 800560a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800560e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005612:	eddf 5a56 	vldr	s11, [pc, #344]	; 800576c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800561a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800561e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800562a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800562e:	e043      	b.n	80056b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	ee07 3a90 	vmov	s15, r3
 8005636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800563a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005778 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800563e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005642:	4b48      	ldr	r3, [pc, #288]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800564a:	ee07 3a90 	vmov	s15, r3
 800564e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005652:	ed97 6a03 	vldr	s12, [r7, #12]
 8005656:	eddf 5a45 	vldr	s11, [pc, #276]	; 800576c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800565a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800565e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005662:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800566a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800566e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005672:	e021      	b.n	80056b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	ee07 3a90 	vmov	s15, r3
 800567a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800567e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005774 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005686:	4b37      	ldr	r3, [pc, #220]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800568e:	ee07 3a90 	vmov	s15, r3
 8005692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005696:	ed97 6a03 	vldr	s12, [r7, #12]
 800569a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800576c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800569e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80056aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80056b6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80056b8:	4b2a      	ldr	r3, [pc, #168]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056bc:	0a5b      	lsrs	r3, r3, #9
 80056be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056c2:	ee07 3a90 	vmov	s15, r3
 80056c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80056d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80056d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056de:	ee17 2a90 	vmov	r2, s15
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80056e6:	4b1f      	ldr	r3, [pc, #124]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ea:	0c1b      	lsrs	r3, r3, #16
 80056ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056f0:	ee07 3a90 	vmov	s15, r3
 80056f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005700:	edd7 6a07 	vldr	s13, [r7, #28]
 8005704:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005708:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800570c:	ee17 2a90 	vmov	r2, s15
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005714:	4b13      	ldr	r3, [pc, #76]	; (8005764 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005718:	0e1b      	lsrs	r3, r3, #24
 800571a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800571e:	ee07 3a90 	vmov	s15, r3
 8005722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005726:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800572a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800572e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005732:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005736:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800573a:	ee17 2a90 	vmov	r2, s15
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005742:	e008      	b.n	8005756 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	609a      	str	r2, [r3, #8]
}
 8005756:	bf00      	nop
 8005758:	3724      	adds	r7, #36	; 0x24
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	58024400 	.word	0x58024400
 8005768:	03d09000 	.word	0x03d09000
 800576c:	46000000 	.word	0x46000000
 8005770:	4c742400 	.word	0x4c742400
 8005774:	4a742400 	.word	0x4a742400
 8005778:	4af42400 	.word	0x4af42400

0800577c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800577c:	b480      	push	{r7}
 800577e:	b089      	sub	sp, #36	; 0x24
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005784:	4ba1      	ldr	r3, [pc, #644]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005788:	f003 0303 	and.w	r3, r3, #3
 800578c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800578e:	4b9f      	ldr	r3, [pc, #636]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005792:	0d1b      	lsrs	r3, r3, #20
 8005794:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005798:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800579a:	4b9c      	ldr	r3, [pc, #624]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800579c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800579e:	0a1b      	lsrs	r3, r3, #8
 80057a0:	f003 0301 	and.w	r3, r3, #1
 80057a4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80057a6:	4b99      	ldr	r3, [pc, #612]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057aa:	08db      	lsrs	r3, r3, #3
 80057ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	fb02 f303 	mul.w	r3, r2, r3
 80057b6:	ee07 3a90 	vmov	s15, r3
 80057ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	f000 8111 	beq.w	80059ec <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80057ca:	69bb      	ldr	r3, [r7, #24]
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	f000 8083 	beq.w	80058d8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	f200 80a1 	bhi.w	800591c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d003      	beq.n	80057e8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d056      	beq.n	8005894 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80057e6:	e099      	b.n	800591c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057e8:	4b88      	ldr	r3, [pc, #544]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0320 	and.w	r3, r3, #32
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d02d      	beq.n	8005850 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80057f4:	4b85      	ldr	r3, [pc, #532]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	08db      	lsrs	r3, r3, #3
 80057fa:	f003 0303 	and.w	r3, r3, #3
 80057fe:	4a84      	ldr	r2, [pc, #528]	; (8005a10 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005800:	fa22 f303 	lsr.w	r3, r2, r3
 8005804:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	ee07 3a90 	vmov	s15, r3
 800580c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	ee07 3a90 	vmov	s15, r3
 8005816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800581a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800581e:	4b7b      	ldr	r3, [pc, #492]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005826:	ee07 3a90 	vmov	s15, r3
 800582a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800582e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005832:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005a14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800583a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800583e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800584a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800584e:	e087      	b.n	8005960 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	ee07 3a90 	vmov	s15, r3
 8005856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800585a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005a18 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800585e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005862:	4b6a      	ldr	r3, [pc, #424]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800586a:	ee07 3a90 	vmov	s15, r3
 800586e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005872:	ed97 6a03 	vldr	s12, [r7, #12]
 8005876:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005a14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800587a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800587e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005882:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800588a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800588e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005892:	e065      	b.n	8005960 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	ee07 3a90 	vmov	s15, r3
 800589a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800589e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005a1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80058a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058a6:	4b59      	ldr	r3, [pc, #356]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058ae:	ee07 3a90 	vmov	s15, r3
 80058b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80058ba:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005a14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80058be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80058ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80058d6:	e043      	b.n	8005960 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	ee07 3a90 	vmov	s15, r3
 80058de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058e2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005a20 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80058e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058ea:	4b48      	ldr	r3, [pc, #288]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80058ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058f2:	ee07 3a90 	vmov	s15, r3
 80058f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80058fe:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005a14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800590a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800590e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005916:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800591a:	e021      	b.n	8005960 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	ee07 3a90 	vmov	s15, r3
 8005922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005926:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005a1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800592a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800592e:	4b37      	ldr	r3, [pc, #220]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005936:	ee07 3a90 	vmov	s15, r3
 800593a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800593e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005942:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005a14 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800594a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800594e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800595a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800595e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8005960:	4b2a      	ldr	r3, [pc, #168]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005964:	0a5b      	lsrs	r3, r3, #9
 8005966:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800596a:	ee07 3a90 	vmov	s15, r3
 800596e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005972:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005976:	ee37 7a87 	vadd.f32	s14, s15, s14
 800597a:	edd7 6a07 	vldr	s13, [r7, #28]
 800597e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005982:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005986:	ee17 2a90 	vmov	r2, s15
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800598e:	4b1f      	ldr	r3, [pc, #124]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005992:	0c1b      	lsrs	r3, r3, #16
 8005994:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005998:	ee07 3a90 	vmov	s15, r3
 800599c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059a0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80059a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80059ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059b4:	ee17 2a90 	vmov	r2, s15
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80059bc:	4b13      	ldr	r3, [pc, #76]	; (8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c0:	0e1b      	lsrs	r3, r3, #24
 80059c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059c6:	ee07 3a90 	vmov	s15, r3
 80059ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80059d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80059d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80059da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059e2:	ee17 2a90 	vmov	r2, s15
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80059ea:	e008      	b.n	80059fe <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	609a      	str	r2, [r3, #8]
}
 80059fe:	bf00      	nop
 8005a00:	3724      	adds	r7, #36	; 0x24
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	58024400 	.word	0x58024400
 8005a10:	03d09000 	.word	0x03d09000
 8005a14:	46000000 	.word	0x46000000
 8005a18:	4c742400 	.word	0x4c742400
 8005a1c:	4a742400 	.word	0x4a742400
 8005a20:	4af42400 	.word	0x4af42400

08005a24 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a32:	4b53      	ldr	r3, [pc, #332]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a36:	f003 0303 	and.w	r3, r3, #3
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	d101      	bne.n	8005a42 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e099      	b.n	8005b76 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005a42:	4b4f      	ldr	r3, [pc, #316]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a4e      	ldr	r2, [pc, #312]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005a48:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005a4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a4e:	f7fc fa7b 	bl	8001f48 <HAL_GetTick>
 8005a52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005a54:	e008      	b.n	8005a68 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005a56:	f7fc fa77 	bl	8001f48 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e086      	b.n	8005b76 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005a68:	4b45      	ldr	r3, [pc, #276]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1f0      	bne.n	8005a56 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005a74:	4b42      	ldr	r3, [pc, #264]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a78:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	031b      	lsls	r3, r3, #12
 8005a82:	493f      	ldr	r1, [pc, #252]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005a84:	4313      	orrs	r3, r2
 8005a86:	628b      	str	r3, [r1, #40]	; 0x28
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	3b01      	subs	r3, #1
 8005a98:	025b      	lsls	r3, r3, #9
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	431a      	orrs	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	68db      	ldr	r3, [r3, #12]
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	041b      	lsls	r3, r3, #16
 8005aa6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	061b      	lsls	r3, r3, #24
 8005ab4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005ab8:	4931      	ldr	r1, [pc, #196]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005aba:	4313      	orrs	r3, r2
 8005abc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005abe:	4b30      	ldr	r3, [pc, #192]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ac2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	492d      	ldr	r1, [pc, #180]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005acc:	4313      	orrs	r3, r2
 8005ace:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005ad0:	4b2b      	ldr	r3, [pc, #172]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad4:	f023 0220 	bic.w	r2, r3, #32
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	4928      	ldr	r1, [pc, #160]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005ae2:	4b27      	ldr	r3, [pc, #156]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae6:	4a26      	ldr	r2, [pc, #152]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005ae8:	f023 0310 	bic.w	r3, r3, #16
 8005aec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005aee:	4b24      	ldr	r3, [pc, #144]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005af0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005af2:	4b24      	ldr	r3, [pc, #144]	; (8005b84 <RCCEx_PLL2_Config+0x160>)
 8005af4:	4013      	ands	r3, r2
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	69d2      	ldr	r2, [r2, #28]
 8005afa:	00d2      	lsls	r2, r2, #3
 8005afc:	4920      	ldr	r1, [pc, #128]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005afe:	4313      	orrs	r3, r2
 8005b00:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005b02:	4b1f      	ldr	r3, [pc, #124]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b06:	4a1e      	ldr	r2, [pc, #120]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b08:	f043 0310 	orr.w	r3, r3, #16
 8005b0c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d106      	bne.n	8005b22 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005b14:	4b1a      	ldr	r3, [pc, #104]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b18:	4a19      	ldr	r2, [pc, #100]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b1a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005b1e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005b20:	e00f      	b.n	8005b42 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d106      	bne.n	8005b36 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005b28:	4b15      	ldr	r3, [pc, #84]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b2c:	4a14      	ldr	r2, [pc, #80]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b32:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005b34:	e005      	b.n	8005b42 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005b36:	4b12      	ldr	r3, [pc, #72]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3a:	4a11      	ldr	r2, [pc, #68]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005b40:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005b42:	4b0f      	ldr	r3, [pc, #60]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a0e      	ldr	r2, [pc, #56]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005b4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b4e:	f7fc f9fb 	bl	8001f48 <HAL_GetTick>
 8005b52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005b54:	e008      	b.n	8005b68 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005b56:	f7fc f9f7 	bl	8001f48 <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d901      	bls.n	8005b68 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e006      	b.n	8005b76 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005b68:	4b05      	ldr	r3, [pc, #20]	; (8005b80 <RCCEx_PLL2_Config+0x15c>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d0f0      	beq.n	8005b56 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3710      	adds	r7, #16
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	58024400 	.word	0x58024400
 8005b84:	ffff0007 	.word	0xffff0007

08005b88 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b92:	2300      	movs	r3, #0
 8005b94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b96:	4b53      	ldr	r3, [pc, #332]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b9a:	f003 0303 	and.w	r3, r3, #3
 8005b9e:	2b03      	cmp	r3, #3
 8005ba0:	d101      	bne.n	8005ba6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e099      	b.n	8005cda <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005ba6:	4b4f      	ldr	r3, [pc, #316]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a4e      	ldr	r2, [pc, #312]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005bac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bb2:	f7fc f9c9 	bl	8001f48 <HAL_GetTick>
 8005bb6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005bb8:	e008      	b.n	8005bcc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005bba:	f7fc f9c5 	bl	8001f48 <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d901      	bls.n	8005bcc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e086      	b.n	8005cda <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005bcc:	4b45      	ldr	r3, [pc, #276]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1f0      	bne.n	8005bba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005bd8:	4b42      	ldr	r3, [pc, #264]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bdc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	051b      	lsls	r3, r3, #20
 8005be6:	493f      	ldr	r1, [pc, #252]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	628b      	str	r3, [r1, #40]	; 0x28
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	3b01      	subs	r3, #1
 8005bfc:	025b      	lsls	r3, r3, #9
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	431a      	orrs	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	3b01      	subs	r3, #1
 8005c08:	041b      	lsls	r3, r3, #16
 8005c0a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	3b01      	subs	r3, #1
 8005c16:	061b      	lsls	r3, r3, #24
 8005c18:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005c1c:	4931      	ldr	r1, [pc, #196]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005c22:	4b30      	ldr	r3, [pc, #192]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c26:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	492d      	ldr	r1, [pc, #180]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005c34:	4b2b      	ldr	r3, [pc, #172]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c38:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	699b      	ldr	r3, [r3, #24]
 8005c40:	4928      	ldr	r1, [pc, #160]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005c46:	4b27      	ldr	r3, [pc, #156]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c4a:	4a26      	ldr	r2, [pc, #152]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c50:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005c52:	4b24      	ldr	r3, [pc, #144]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c56:	4b24      	ldr	r3, [pc, #144]	; (8005ce8 <RCCEx_PLL3_Config+0x160>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	69d2      	ldr	r2, [r2, #28]
 8005c5e:	00d2      	lsls	r2, r2, #3
 8005c60:	4920      	ldr	r1, [pc, #128]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c62:	4313      	orrs	r3, r2
 8005c64:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005c66:	4b1f      	ldr	r3, [pc, #124]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c6a:	4a1e      	ldr	r2, [pc, #120]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c70:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d106      	bne.n	8005c86 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005c78:	4b1a      	ldr	r3, [pc, #104]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7c:	4a19      	ldr	r2, [pc, #100]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c7e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005c82:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005c84:	e00f      	b.n	8005ca6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d106      	bne.n	8005c9a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005c8c:	4b15      	ldr	r3, [pc, #84]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c90:	4a14      	ldr	r2, [pc, #80]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c92:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005c96:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005c98:	e005      	b.n	8005ca6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005c9a:	4b12      	ldr	r3, [pc, #72]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c9e:	4a11      	ldr	r2, [pc, #68]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005ca0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ca4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005ca6:	4b0f      	ldr	r3, [pc, #60]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a0e      	ldr	r2, [pc, #56]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005cac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cb2:	f7fc f949 	bl	8001f48 <HAL_GetTick>
 8005cb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005cb8:	e008      	b.n	8005ccc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005cba:	f7fc f945 	bl	8001f48 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d901      	bls.n	8005ccc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e006      	b.n	8005cda <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005ccc:	4b05      	ldr	r3, [pc, #20]	; (8005ce4 <RCCEx_PLL3_Config+0x15c>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0f0      	beq.n	8005cba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	58024400 	.word	0x58024400
 8005ce8:	ffff0007 	.word	0xffff0007

08005cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d101      	bne.n	8005cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e049      	b.n	8005d92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d106      	bne.n	8005d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fb feca 	bl	8001aac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	3304      	adds	r3, #4
 8005d28:	4619      	mov	r1, r3
 8005d2a:	4610      	mov	r0, r2
 8005d2c:	f000 fb8c 	bl	8006448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
	...

08005d9c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d001      	beq.n	8005db4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e04c      	b.n	8005e4e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2202      	movs	r2, #2
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a26      	ldr	r2, [pc, #152]	; (8005e5c <HAL_TIM_Base_Start+0xc0>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d022      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dce:	d01d      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a22      	ldr	r2, [pc, #136]	; (8005e60 <HAL_TIM_Base_Start+0xc4>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d018      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a21      	ldr	r2, [pc, #132]	; (8005e64 <HAL_TIM_Base_Start+0xc8>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d013      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a1f      	ldr	r2, [pc, #124]	; (8005e68 <HAL_TIM_Base_Start+0xcc>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d00e      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a1e      	ldr	r2, [pc, #120]	; (8005e6c <HAL_TIM_Base_Start+0xd0>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d009      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a1c      	ldr	r2, [pc, #112]	; (8005e70 <HAL_TIM_Base_Start+0xd4>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d004      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a1b      	ldr	r2, [pc, #108]	; (8005e74 <HAL_TIM_Base_Start+0xd8>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d115      	bne.n	8005e38 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	689a      	ldr	r2, [r3, #8]
 8005e12:	4b19      	ldr	r3, [pc, #100]	; (8005e78 <HAL_TIM_Base_Start+0xdc>)
 8005e14:	4013      	ands	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2b06      	cmp	r3, #6
 8005e1c:	d015      	beq.n	8005e4a <HAL_TIM_Base_Start+0xae>
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e24:	d011      	beq.n	8005e4a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f042 0201 	orr.w	r2, r2, #1
 8005e34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e36:	e008      	b.n	8005e4a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f042 0201 	orr.w	r2, r2, #1
 8005e46:	601a      	str	r2, [r3, #0]
 8005e48:	e000      	b.n	8005e4c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	40010000 	.word	0x40010000
 8005e60:	40000400 	.word	0x40000400
 8005e64:	40000800 	.word	0x40000800
 8005e68:	40000c00 	.word	0x40000c00
 8005e6c:	40010400 	.word	0x40010400
 8005e70:	40001800 	.word	0x40001800
 8005e74:	40014000 	.word	0x40014000
 8005e78:	00010007 	.word	0x00010007

08005e7c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d001      	beq.n	8005e94 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e054      	b.n	8005f3e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68da      	ldr	r2, [r3, #12]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f042 0201 	orr.w	r2, r2, #1
 8005eaa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a26      	ldr	r2, [pc, #152]	; (8005f4c <HAL_TIM_Base_Start_IT+0xd0>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d022      	beq.n	8005efc <HAL_TIM_Base_Start_IT+0x80>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ebe:	d01d      	beq.n	8005efc <HAL_TIM_Base_Start_IT+0x80>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a22      	ldr	r2, [pc, #136]	; (8005f50 <HAL_TIM_Base_Start_IT+0xd4>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d018      	beq.n	8005efc <HAL_TIM_Base_Start_IT+0x80>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a21      	ldr	r2, [pc, #132]	; (8005f54 <HAL_TIM_Base_Start_IT+0xd8>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d013      	beq.n	8005efc <HAL_TIM_Base_Start_IT+0x80>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a1f      	ldr	r2, [pc, #124]	; (8005f58 <HAL_TIM_Base_Start_IT+0xdc>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00e      	beq.n	8005efc <HAL_TIM_Base_Start_IT+0x80>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a1e      	ldr	r2, [pc, #120]	; (8005f5c <HAL_TIM_Base_Start_IT+0xe0>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d009      	beq.n	8005efc <HAL_TIM_Base_Start_IT+0x80>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a1c      	ldr	r2, [pc, #112]	; (8005f60 <HAL_TIM_Base_Start_IT+0xe4>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d004      	beq.n	8005efc <HAL_TIM_Base_Start_IT+0x80>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a1b      	ldr	r2, [pc, #108]	; (8005f64 <HAL_TIM_Base_Start_IT+0xe8>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d115      	bne.n	8005f28 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	689a      	ldr	r2, [r3, #8]
 8005f02:	4b19      	ldr	r3, [pc, #100]	; (8005f68 <HAL_TIM_Base_Start_IT+0xec>)
 8005f04:	4013      	ands	r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2b06      	cmp	r3, #6
 8005f0c:	d015      	beq.n	8005f3a <HAL_TIM_Base_Start_IT+0xbe>
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f14:	d011      	beq.n	8005f3a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f042 0201 	orr.w	r2, r2, #1
 8005f24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f26:	e008      	b.n	8005f3a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f042 0201 	orr.w	r2, r2, #1
 8005f36:	601a      	str	r2, [r3, #0]
 8005f38:	e000      	b.n	8005f3c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3714      	adds	r7, #20
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr
 8005f4a:	bf00      	nop
 8005f4c:	40010000 	.word	0x40010000
 8005f50:	40000400 	.word	0x40000400
 8005f54:	40000800 	.word	0x40000800
 8005f58:	40000c00 	.word	0x40000c00
 8005f5c:	40010400 	.word	0x40010400
 8005f60:	40001800 	.word	0x40001800
 8005f64:	40014000 	.word	0x40014000
 8005f68:	00010007 	.word	0x00010007

08005f6c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68da      	ldr	r2, [r3, #12]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f022 0201 	bic.w	r2, r2, #1
 8005f82:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6a1a      	ldr	r2, [r3, #32]
 8005f8a:	f241 1311 	movw	r3, #4369	; 0x1111
 8005f8e:	4013      	ands	r3, r2
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d10f      	bne.n	8005fb4 <HAL_TIM_Base_Stop_IT+0x48>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6a1a      	ldr	r2, [r3, #32]
 8005f9a:	f240 4344 	movw	r3, #1092	; 0x444
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d107      	bne.n	8005fb4 <HAL_TIM_Base_Stop_IT+0x48>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f022 0201 	bic.w	r2, r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	370c      	adds	r7, #12
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr

08005fca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b082      	sub	sp, #8
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	f003 0302 	and.w	r3, r3, #2
 8005fdc:	2b02      	cmp	r3, #2
 8005fde:	d122      	bne.n	8006026 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f003 0302 	and.w	r3, r3, #2
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d11b      	bne.n	8006026 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f06f 0202 	mvn.w	r2, #2
 8005ff6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	f003 0303 	and.w	r3, r3, #3
 8006008:	2b00      	cmp	r3, #0
 800600a:	d003      	beq.n	8006014 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 f9fd 	bl	800640c <HAL_TIM_IC_CaptureCallback>
 8006012:	e005      	b.n	8006020 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f000 f9ef 	bl	80063f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 fa00 	bl	8006420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	f003 0304 	and.w	r3, r3, #4
 8006030:	2b04      	cmp	r3, #4
 8006032:	d122      	bne.n	800607a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	f003 0304 	and.w	r3, r3, #4
 800603e:	2b04      	cmp	r3, #4
 8006040:	d11b      	bne.n	800607a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f06f 0204 	mvn.w	r2, #4
 800604a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800605c:	2b00      	cmp	r3, #0
 800605e:	d003      	beq.n	8006068 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 f9d3 	bl	800640c <HAL_TIM_IC_CaptureCallback>
 8006066:	e005      	b.n	8006074 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f9c5 	bl	80063f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f9d6 	bl	8006420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	f003 0308 	and.w	r3, r3, #8
 8006084:	2b08      	cmp	r3, #8
 8006086:	d122      	bne.n	80060ce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	f003 0308 	and.w	r3, r3, #8
 8006092:	2b08      	cmp	r3, #8
 8006094:	d11b      	bne.n	80060ce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f06f 0208 	mvn.w	r2, #8
 800609e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2204      	movs	r2, #4
 80060a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	69db      	ldr	r3, [r3, #28]
 80060ac:	f003 0303 	and.w	r3, r3, #3
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d003      	beq.n	80060bc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 f9a9 	bl	800640c <HAL_TIM_IC_CaptureCallback>
 80060ba:	e005      	b.n	80060c8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f000 f99b 	bl	80063f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 f9ac 	bl	8006420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	f003 0310 	and.w	r3, r3, #16
 80060d8:	2b10      	cmp	r3, #16
 80060da:	d122      	bne.n	8006122 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f003 0310 	and.w	r3, r3, #16
 80060e6:	2b10      	cmp	r3, #16
 80060e8:	d11b      	bne.n	8006122 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f06f 0210 	mvn.w	r2, #16
 80060f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2208      	movs	r2, #8
 80060f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	69db      	ldr	r3, [r3, #28]
 8006100:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006104:	2b00      	cmp	r3, #0
 8006106:	d003      	beq.n	8006110 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f000 f97f 	bl	800640c <HAL_TIM_IC_CaptureCallback>
 800610e:	e005      	b.n	800611c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f971 	bl	80063f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 f982 	bl	8006420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	2b01      	cmp	r3, #1
 800612e:	d10e      	bne.n	800614e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b01      	cmp	r3, #1
 800613c:	d107      	bne.n	800614e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f06f 0201 	mvn.w	r2, #1
 8006146:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7fb f83f 	bl	80011cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	691b      	ldr	r3, [r3, #16]
 8006154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006158:	2b80      	cmp	r3, #128	; 0x80
 800615a:	d10e      	bne.n	800617a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006166:	2b80      	cmp	r3, #128	; 0x80
 8006168:	d107      	bne.n	800617a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006172:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 fb37 	bl	80067e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006188:	d10e      	bne.n	80061a8 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006194:	2b80      	cmp	r3, #128	; 0x80
 8006196:	d107      	bne.n	80061a8 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fb2a 	bl	80067fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061b2:	2b40      	cmp	r3, #64	; 0x40
 80061b4:	d10e      	bne.n	80061d4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c0:	2b40      	cmp	r3, #64	; 0x40
 80061c2:	d107      	bne.n	80061d4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f930 	bl	8006434 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	f003 0320 	and.w	r3, r3, #32
 80061de:	2b20      	cmp	r3, #32
 80061e0:	d10e      	bne.n	8006200 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b20      	cmp	r3, #32
 80061ee:	d107      	bne.n	8006200 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f06f 0220 	mvn.w	r2, #32
 80061f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 faea 	bl	80067d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006200:	bf00      	nop
 8006202:	3708      	adds	r7, #8
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}

08006208 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006212:	2300      	movs	r3, #0
 8006214:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800621c:	2b01      	cmp	r3, #1
 800621e:	d101      	bne.n	8006224 <HAL_TIM_ConfigClockSource+0x1c>
 8006220:	2302      	movs	r3, #2
 8006222:	e0dc      	b.n	80063de <HAL_TIM_ConfigClockSource+0x1d6>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2202      	movs	r2, #2
 8006230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	4b6a      	ldr	r3, [pc, #424]	; (80063e8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8006240:	4013      	ands	r3, r2
 8006242:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800624a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a64      	ldr	r2, [pc, #400]	; (80063ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800625a:	4293      	cmp	r3, r2
 800625c:	f000 80a9 	beq.w	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006260:	4a62      	ldr	r2, [pc, #392]	; (80063ec <HAL_TIM_ConfigClockSource+0x1e4>)
 8006262:	4293      	cmp	r3, r2
 8006264:	f200 80ae 	bhi.w	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 8006268:	4a61      	ldr	r2, [pc, #388]	; (80063f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800626a:	4293      	cmp	r3, r2
 800626c:	f000 80a1 	beq.w	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006270:	4a5f      	ldr	r2, [pc, #380]	; (80063f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006272:	4293      	cmp	r3, r2
 8006274:	f200 80a6 	bhi.w	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 8006278:	4a5e      	ldr	r2, [pc, #376]	; (80063f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800627a:	4293      	cmp	r3, r2
 800627c:	f000 8099 	beq.w	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006280:	4a5c      	ldr	r2, [pc, #368]	; (80063f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006282:	4293      	cmp	r3, r2
 8006284:	f200 809e 	bhi.w	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 8006288:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800628c:	f000 8091 	beq.w	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 8006290:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006294:	f200 8096 	bhi.w	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 8006298:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800629c:	f000 8089 	beq.w	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 80062a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80062a4:	f200 808e 	bhi.w	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062ac:	d03e      	beq.n	800632c <HAL_TIM_ConfigClockSource+0x124>
 80062ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062b2:	f200 8087 	bhi.w	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062ba:	f000 8086 	beq.w	80063ca <HAL_TIM_ConfigClockSource+0x1c2>
 80062be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062c2:	d87f      	bhi.n	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062c4:	2b70      	cmp	r3, #112	; 0x70
 80062c6:	d01a      	beq.n	80062fe <HAL_TIM_ConfigClockSource+0xf6>
 80062c8:	2b70      	cmp	r3, #112	; 0x70
 80062ca:	d87b      	bhi.n	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062cc:	2b60      	cmp	r3, #96	; 0x60
 80062ce:	d050      	beq.n	8006372 <HAL_TIM_ConfigClockSource+0x16a>
 80062d0:	2b60      	cmp	r3, #96	; 0x60
 80062d2:	d877      	bhi.n	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062d4:	2b50      	cmp	r3, #80	; 0x50
 80062d6:	d03c      	beq.n	8006352 <HAL_TIM_ConfigClockSource+0x14a>
 80062d8:	2b50      	cmp	r3, #80	; 0x50
 80062da:	d873      	bhi.n	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062dc:	2b40      	cmp	r3, #64	; 0x40
 80062de:	d058      	beq.n	8006392 <HAL_TIM_ConfigClockSource+0x18a>
 80062e0:	2b40      	cmp	r3, #64	; 0x40
 80062e2:	d86f      	bhi.n	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062e4:	2b30      	cmp	r3, #48	; 0x30
 80062e6:	d064      	beq.n	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 80062e8:	2b30      	cmp	r3, #48	; 0x30
 80062ea:	d86b      	bhi.n	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062ec:	2b20      	cmp	r3, #32
 80062ee:	d060      	beq.n	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 80062f0:	2b20      	cmp	r3, #32
 80062f2:	d867      	bhi.n	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d05c      	beq.n	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 80062f8:	2b10      	cmp	r3, #16
 80062fa:	d05a      	beq.n	80063b2 <HAL_TIM_ConfigClockSource+0x1aa>
 80062fc:	e062      	b.n	80063c4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	6899      	ldr	r1, [r3, #8]
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	f000 f9b3 	bl	8006678 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006320:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	609a      	str	r2, [r3, #8]
      break;
 800632a:	e04f      	b.n	80063cc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6818      	ldr	r0, [r3, #0]
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	6899      	ldr	r1, [r3, #8]
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	f000 f99c 	bl	8006678 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	689a      	ldr	r2, [r3, #8]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800634e:	609a      	str	r2, [r3, #8]
      break;
 8006350:	e03c      	b.n	80063cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6818      	ldr	r0, [r3, #0]
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	6859      	ldr	r1, [r3, #4]
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	461a      	mov	r2, r3
 8006360:	f000 f90c 	bl	800657c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2150      	movs	r1, #80	; 0x50
 800636a:	4618      	mov	r0, r3
 800636c:	f000 f966 	bl	800663c <TIM_ITRx_SetConfig>
      break;
 8006370:	e02c      	b.n	80063cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6818      	ldr	r0, [r3, #0]
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	6859      	ldr	r1, [r3, #4]
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	461a      	mov	r2, r3
 8006380:	f000 f92b 	bl	80065da <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2160      	movs	r1, #96	; 0x60
 800638a:	4618      	mov	r0, r3
 800638c:	f000 f956 	bl	800663c <TIM_ITRx_SetConfig>
      break;
 8006390:	e01c      	b.n	80063cc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6818      	ldr	r0, [r3, #0]
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	6859      	ldr	r1, [r3, #4]
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	461a      	mov	r2, r3
 80063a0:	f000 f8ec 	bl	800657c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2140      	movs	r1, #64	; 0x40
 80063aa:	4618      	mov	r0, r3
 80063ac:	f000 f946 	bl	800663c <TIM_ITRx_SetConfig>
      break;
 80063b0:	e00c      	b.n	80063cc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4619      	mov	r1, r3
 80063bc:	4610      	mov	r0, r2
 80063be:	f000 f93d 	bl	800663c <TIM_ITRx_SetConfig>
      break;
 80063c2:	e003      	b.n	80063cc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	73fb      	strb	r3, [r7, #15]
      break;
 80063c8:	e000      	b.n	80063cc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80063ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	ffceff88 	.word	0xffceff88
 80063ec:	00100040 	.word	0x00100040
 80063f0:	00100030 	.word	0x00100030
 80063f4:	00100020 	.word	0x00100020

080063f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006448:	b480      	push	{r7}
 800644a:	b085      	sub	sp, #20
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a40      	ldr	r2, [pc, #256]	; (800655c <TIM_Base_SetConfig+0x114>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d013      	beq.n	8006488 <TIM_Base_SetConfig+0x40>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006466:	d00f      	beq.n	8006488 <TIM_Base_SetConfig+0x40>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a3d      	ldr	r2, [pc, #244]	; (8006560 <TIM_Base_SetConfig+0x118>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d00b      	beq.n	8006488 <TIM_Base_SetConfig+0x40>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a3c      	ldr	r2, [pc, #240]	; (8006564 <TIM_Base_SetConfig+0x11c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d007      	beq.n	8006488 <TIM_Base_SetConfig+0x40>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a3b      	ldr	r2, [pc, #236]	; (8006568 <TIM_Base_SetConfig+0x120>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d003      	beq.n	8006488 <TIM_Base_SetConfig+0x40>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	4a3a      	ldr	r2, [pc, #232]	; (800656c <TIM_Base_SetConfig+0x124>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d108      	bne.n	800649a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800648e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	4313      	orrs	r3, r2
 8006498:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a2f      	ldr	r2, [pc, #188]	; (800655c <TIM_Base_SetConfig+0x114>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d01f      	beq.n	80064e2 <TIM_Base_SetConfig+0x9a>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064a8:	d01b      	beq.n	80064e2 <TIM_Base_SetConfig+0x9a>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a2c      	ldr	r2, [pc, #176]	; (8006560 <TIM_Base_SetConfig+0x118>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d017      	beq.n	80064e2 <TIM_Base_SetConfig+0x9a>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a2b      	ldr	r2, [pc, #172]	; (8006564 <TIM_Base_SetConfig+0x11c>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d013      	beq.n	80064e2 <TIM_Base_SetConfig+0x9a>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a2a      	ldr	r2, [pc, #168]	; (8006568 <TIM_Base_SetConfig+0x120>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d00f      	beq.n	80064e2 <TIM_Base_SetConfig+0x9a>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a29      	ldr	r2, [pc, #164]	; (800656c <TIM_Base_SetConfig+0x124>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d00b      	beq.n	80064e2 <TIM_Base_SetConfig+0x9a>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a28      	ldr	r2, [pc, #160]	; (8006570 <TIM_Base_SetConfig+0x128>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d007      	beq.n	80064e2 <TIM_Base_SetConfig+0x9a>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a27      	ldr	r2, [pc, #156]	; (8006574 <TIM_Base_SetConfig+0x12c>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d003      	beq.n	80064e2 <TIM_Base_SetConfig+0x9a>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a26      	ldr	r2, [pc, #152]	; (8006578 <TIM_Base_SetConfig+0x130>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d108      	bne.n	80064f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	689a      	ldr	r2, [r3, #8]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a10      	ldr	r2, [pc, #64]	; (800655c <TIM_Base_SetConfig+0x114>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d00f      	beq.n	8006540 <TIM_Base_SetConfig+0xf8>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a12      	ldr	r2, [pc, #72]	; (800656c <TIM_Base_SetConfig+0x124>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d00b      	beq.n	8006540 <TIM_Base_SetConfig+0xf8>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a11      	ldr	r2, [pc, #68]	; (8006570 <TIM_Base_SetConfig+0x128>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d007      	beq.n	8006540 <TIM_Base_SetConfig+0xf8>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a10      	ldr	r2, [pc, #64]	; (8006574 <TIM_Base_SetConfig+0x12c>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d003      	beq.n	8006540 <TIM_Base_SetConfig+0xf8>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a0f      	ldr	r2, [pc, #60]	; (8006578 <TIM_Base_SetConfig+0x130>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d103      	bne.n	8006548 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	691a      	ldr	r2, [r3, #16]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	615a      	str	r2, [r3, #20]
}
 800654e:	bf00      	nop
 8006550:	3714      	adds	r7, #20
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	40010000 	.word	0x40010000
 8006560:	40000400 	.word	0x40000400
 8006564:	40000800 	.word	0x40000800
 8006568:	40000c00 	.word	0x40000c00
 800656c:	40010400 	.word	0x40010400
 8006570:	40014000 	.word	0x40014000
 8006574:	40014400 	.word	0x40014400
 8006578:	40014800 	.word	0x40014800

0800657c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800657c:	b480      	push	{r7}
 800657e:	b087      	sub	sp, #28
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6a1b      	ldr	r3, [r3, #32]
 800658c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	f023 0201 	bic.w	r2, r3, #1
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80065a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	011b      	lsls	r3, r3, #4
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f023 030a 	bic.w	r3, r3, #10
 80065b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	4313      	orrs	r3, r2
 80065c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	621a      	str	r2, [r3, #32]
}
 80065ce:	bf00      	nop
 80065d0:	371c      	adds	r7, #28
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065da:	b480      	push	{r7}
 80065dc:	b087      	sub	sp, #28
 80065de:	af00      	add	r7, sp, #0
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	f023 0210 	bic.w	r2, r3, #16
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6a1b      	ldr	r3, [r3, #32]
 80065fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006604:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	031b      	lsls	r3, r3, #12
 800660a:	697a      	ldr	r2, [r7, #20]
 800660c:	4313      	orrs	r3, r2
 800660e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006616:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	011b      	lsls	r3, r3, #4
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	4313      	orrs	r3, r2
 8006620:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	693a      	ldr	r2, [r7, #16]
 800662c:	621a      	str	r2, [r3, #32]
}
 800662e:	bf00      	nop
 8006630:	371c      	adds	r7, #28
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
	...

0800663c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800664c:	68fa      	ldr	r2, [r7, #12]
 800664e:	4b09      	ldr	r3, [pc, #36]	; (8006674 <TIM_ITRx_SetConfig+0x38>)
 8006650:	4013      	ands	r3, r2
 8006652:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	4313      	orrs	r3, r2
 800665a:	f043 0307 	orr.w	r3, r3, #7
 800665e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	609a      	str	r2, [r3, #8]
}
 8006666:	bf00      	nop
 8006668:	3714      	adds	r7, #20
 800666a:	46bd      	mov	sp, r7
 800666c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006670:	4770      	bx	lr
 8006672:	bf00      	nop
 8006674:	ffcfff8f 	.word	0xffcfff8f

08006678 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006678:	b480      	push	{r7}
 800667a:	b087      	sub	sp, #28
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	607a      	str	r2, [r7, #4]
 8006684:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	689b      	ldr	r3, [r3, #8]
 800668a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006692:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	021a      	lsls	r2, r3, #8
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	431a      	orrs	r2, r3
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	4313      	orrs	r3, r2
 80066a0:	697a      	ldr	r2, [r7, #20]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	697a      	ldr	r2, [r7, #20]
 80066aa:	609a      	str	r2, [r3, #8]
}
 80066ac:	bf00      	nop
 80066ae:	371c      	adds	r7, #28
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
 80066c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d101      	bne.n	80066d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066cc:	2302      	movs	r3, #2
 80066ce:	e06d      	b.n	80067ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2202      	movs	r2, #2
 80066dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a30      	ldr	r2, [pc, #192]	; (80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d004      	beq.n	8006704 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a2f      	ldr	r2, [pc, #188]	; (80067bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d108      	bne.n	8006716 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800670a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	4313      	orrs	r3, r2
 8006714:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800671c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68fa      	ldr	r2, [r7, #12]
 8006724:	4313      	orrs	r3, r2
 8006726:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a20      	ldr	r2, [pc, #128]	; (80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d022      	beq.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006742:	d01d      	beq.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a1d      	ldr	r2, [pc, #116]	; (80067c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d018      	beq.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a1c      	ldr	r2, [pc, #112]	; (80067c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d013      	beq.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a1a      	ldr	r2, [pc, #104]	; (80067c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d00e      	beq.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a15      	ldr	r2, [pc, #84]	; (80067bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d009      	beq.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a16      	ldr	r2, [pc, #88]	; (80067cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d004      	beq.n	8006780 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a15      	ldr	r2, [pc, #84]	; (80067d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d10c      	bne.n	800679a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006786:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	4313      	orrs	r3, r2
 8006790:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr
 80067b8:	40010000 	.word	0x40010000
 80067bc:	40010400 	.word	0x40010400
 80067c0:	40000400 	.word	0x40000400
 80067c4:	40000800 	.word	0x40000800
 80067c8:	40000c00 	.word	0x40000c00
 80067cc:	40001800 	.word	0x40001800
 80067d0:	40014000 	.word	0x40014000

080067d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067dc:	bf00      	nop
 80067de:	370c      	adds	r7, #12
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr

080067e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d101      	bne.n	8006822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e042      	b.n	80068a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006828:	2b00      	cmp	r3, #0
 800682a:	d106      	bne.n	800683a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f7fb f977 	bl	8001b28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2224      	movs	r2, #36	; 0x24
 800683e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f022 0201 	bic.w	r2, r2, #1
 8006850:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f8c2 	bl	80069dc <UART_SetConfig>
 8006858:	4603      	mov	r3, r0
 800685a:	2b01      	cmp	r3, #1
 800685c:	d101      	bne.n	8006862 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e022      	b.n	80068a8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006866:	2b00      	cmp	r3, #0
 8006868:	d002      	beq.n	8006870 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 fe1e 	bl	80074ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685a      	ldr	r2, [r3, #4]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800687e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689a      	ldr	r2, [r3, #8]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800688e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f042 0201 	orr.w	r2, r2, #1
 800689e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fea5 	bl	80075f0 <UART_CheckIdleState>
 80068a6:	4603      	mov	r3, r0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3708      	adds	r7, #8
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b08a      	sub	sp, #40	; 0x28
 80068b4:	af02      	add	r7, sp, #8
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	603b      	str	r3, [r7, #0]
 80068bc:	4613      	mov	r3, r2
 80068be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80068c6:	2b20      	cmp	r3, #32
 80068c8:	f040 8083 	bne.w	80069d2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d002      	beq.n	80068d8 <HAL_UART_Transmit+0x28>
 80068d2:	88fb      	ldrh	r3, [r7, #6]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d101      	bne.n	80068dc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e07b      	b.n	80069d4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d101      	bne.n	80068ea <HAL_UART_Transmit+0x3a>
 80068e6:	2302      	movs	r3, #2
 80068e8:	e074      	b.n	80069d4 <HAL_UART_Transmit+0x124>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2201      	movs	r2, #1
 80068ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2221      	movs	r2, #33	; 0x21
 80068fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006902:	f7fb fb21 	bl	8001f48 <HAL_GetTick>
 8006906:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	88fa      	ldrh	r2, [r7, #6]
 800690c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	88fa      	ldrh	r2, [r7, #6]
 8006914:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006920:	d108      	bne.n	8006934 <HAL_UART_Transmit+0x84>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d104      	bne.n	8006934 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800692a:	2300      	movs	r3, #0
 800692c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	61bb      	str	r3, [r7, #24]
 8006932:	e003      	b.n	800693c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006938:	2300      	movs	r3, #0
 800693a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8006944:	e02c      	b.n	80069a0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	2200      	movs	r2, #0
 800694e:	2180      	movs	r1, #128	; 0x80
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 fe98 	bl	8007686 <UART_WaitOnFlagUntilTimeout>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d001      	beq.n	8006960 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e039      	b.n	80069d4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d10b      	bne.n	800697e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	881b      	ldrh	r3, [r3, #0]
 800696a:	461a      	mov	r2, r3
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006974:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	3302      	adds	r3, #2
 800697a:	61bb      	str	r3, [r7, #24]
 800697c:	e007      	b.n	800698e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	781a      	ldrb	r2, [r3, #0]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	3301      	adds	r3, #1
 800698c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006994:	b29b      	uxth	r3, r3
 8006996:	3b01      	subs	r3, #1
 8006998:	b29a      	uxth	r2, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1cc      	bne.n	8006946 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	9300      	str	r3, [sp, #0]
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2200      	movs	r2, #0
 80069b4:	2140      	movs	r1, #64	; 0x40
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f000 fe65 	bl	8007686 <UART_WaitOnFlagUntilTimeout>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d001      	beq.n	80069c6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e006      	b.n	80069d4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2220      	movs	r2, #32
 80069ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80069ce:	2300      	movs	r3, #0
 80069d0:	e000      	b.n	80069d4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80069d2:	2302      	movs	r3, #2
  }
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3720      	adds	r7, #32
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069e0:	b092      	sub	sp, #72	; 0x48
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069e6:	2300      	movs	r3, #0
 80069e8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	689a      	ldr	r2, [r3, #8]
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	431a      	orrs	r2, r3
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	695b      	ldr	r3, [r3, #20]
 80069fa:	431a      	orrs	r2, r3
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	4bbe      	ldr	r3, [pc, #760]	; (8006d04 <UART_SetConfig+0x328>)
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	6812      	ldr	r2, [r2, #0]
 8006a12:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006a14:	430b      	orrs	r3, r1
 8006a16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	68da      	ldr	r2, [r3, #12]
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	699b      	ldr	r3, [r3, #24]
 8006a32:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4ab3      	ldr	r2, [pc, #716]	; (8006d08 <UART_SetConfig+0x32c>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d004      	beq.n	8006a48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a44:	4313      	orrs	r3, r2
 8006a46:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	689a      	ldr	r2, [r3, #8]
 8006a4e:	4baf      	ldr	r3, [pc, #700]	; (8006d0c <UART_SetConfig+0x330>)
 8006a50:	4013      	ands	r3, r2
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	6812      	ldr	r2, [r2, #0]
 8006a56:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006a58:	430b      	orrs	r3, r1
 8006a5a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a62:	f023 010f 	bic.w	r1, r3, #15
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	430a      	orrs	r2, r1
 8006a70:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4aa6      	ldr	r2, [pc, #664]	; (8006d10 <UART_SetConfig+0x334>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d177      	bne.n	8006b6c <UART_SetConfig+0x190>
 8006a7c:	4ba5      	ldr	r3, [pc, #660]	; (8006d14 <UART_SetConfig+0x338>)
 8006a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a80:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a84:	2b28      	cmp	r3, #40	; 0x28
 8006a86:	d86d      	bhi.n	8006b64 <UART_SetConfig+0x188>
 8006a88:	a201      	add	r2, pc, #4	; (adr r2, 8006a90 <UART_SetConfig+0xb4>)
 8006a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a8e:	bf00      	nop
 8006a90:	08006b35 	.word	0x08006b35
 8006a94:	08006b65 	.word	0x08006b65
 8006a98:	08006b65 	.word	0x08006b65
 8006a9c:	08006b65 	.word	0x08006b65
 8006aa0:	08006b65 	.word	0x08006b65
 8006aa4:	08006b65 	.word	0x08006b65
 8006aa8:	08006b65 	.word	0x08006b65
 8006aac:	08006b65 	.word	0x08006b65
 8006ab0:	08006b3d 	.word	0x08006b3d
 8006ab4:	08006b65 	.word	0x08006b65
 8006ab8:	08006b65 	.word	0x08006b65
 8006abc:	08006b65 	.word	0x08006b65
 8006ac0:	08006b65 	.word	0x08006b65
 8006ac4:	08006b65 	.word	0x08006b65
 8006ac8:	08006b65 	.word	0x08006b65
 8006acc:	08006b65 	.word	0x08006b65
 8006ad0:	08006b45 	.word	0x08006b45
 8006ad4:	08006b65 	.word	0x08006b65
 8006ad8:	08006b65 	.word	0x08006b65
 8006adc:	08006b65 	.word	0x08006b65
 8006ae0:	08006b65 	.word	0x08006b65
 8006ae4:	08006b65 	.word	0x08006b65
 8006ae8:	08006b65 	.word	0x08006b65
 8006aec:	08006b65 	.word	0x08006b65
 8006af0:	08006b4d 	.word	0x08006b4d
 8006af4:	08006b65 	.word	0x08006b65
 8006af8:	08006b65 	.word	0x08006b65
 8006afc:	08006b65 	.word	0x08006b65
 8006b00:	08006b65 	.word	0x08006b65
 8006b04:	08006b65 	.word	0x08006b65
 8006b08:	08006b65 	.word	0x08006b65
 8006b0c:	08006b65 	.word	0x08006b65
 8006b10:	08006b55 	.word	0x08006b55
 8006b14:	08006b65 	.word	0x08006b65
 8006b18:	08006b65 	.word	0x08006b65
 8006b1c:	08006b65 	.word	0x08006b65
 8006b20:	08006b65 	.word	0x08006b65
 8006b24:	08006b65 	.word	0x08006b65
 8006b28:	08006b65 	.word	0x08006b65
 8006b2c:	08006b65 	.word	0x08006b65
 8006b30:	08006b5d 	.word	0x08006b5d
 8006b34:	2301      	movs	r3, #1
 8006b36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b3a:	e222      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006b3c:	2304      	movs	r3, #4
 8006b3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b42:	e21e      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006b44:	2308      	movs	r3, #8
 8006b46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b4a:	e21a      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006b4c:	2310      	movs	r3, #16
 8006b4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b52:	e216      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006b54:	2320      	movs	r3, #32
 8006b56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b5a:	e212      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006b5c:	2340      	movs	r3, #64	; 0x40
 8006b5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b62:	e20e      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006b64:	2380      	movs	r3, #128	; 0x80
 8006b66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006b6a:	e20a      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a69      	ldr	r2, [pc, #420]	; (8006d18 <UART_SetConfig+0x33c>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d130      	bne.n	8006bd8 <UART_SetConfig+0x1fc>
 8006b76:	4b67      	ldr	r3, [pc, #412]	; (8006d14 <UART_SetConfig+0x338>)
 8006b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b7a:	f003 0307 	and.w	r3, r3, #7
 8006b7e:	2b05      	cmp	r3, #5
 8006b80:	d826      	bhi.n	8006bd0 <UART_SetConfig+0x1f4>
 8006b82:	a201      	add	r2, pc, #4	; (adr r2, 8006b88 <UART_SetConfig+0x1ac>)
 8006b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b88:	08006ba1 	.word	0x08006ba1
 8006b8c:	08006ba9 	.word	0x08006ba9
 8006b90:	08006bb1 	.word	0x08006bb1
 8006b94:	08006bb9 	.word	0x08006bb9
 8006b98:	08006bc1 	.word	0x08006bc1
 8006b9c:	08006bc9 	.word	0x08006bc9
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ba6:	e1ec      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006ba8:	2304      	movs	r3, #4
 8006baa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bae:	e1e8      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006bb0:	2308      	movs	r3, #8
 8006bb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bb6:	e1e4      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006bb8:	2310      	movs	r3, #16
 8006bba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bbe:	e1e0      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006bc0:	2320      	movs	r3, #32
 8006bc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bc6:	e1dc      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006bc8:	2340      	movs	r3, #64	; 0x40
 8006bca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bce:	e1d8      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006bd0:	2380      	movs	r3, #128	; 0x80
 8006bd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006bd6:	e1d4      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a4f      	ldr	r2, [pc, #316]	; (8006d1c <UART_SetConfig+0x340>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d130      	bne.n	8006c44 <UART_SetConfig+0x268>
 8006be2:	4b4c      	ldr	r3, [pc, #304]	; (8006d14 <UART_SetConfig+0x338>)
 8006be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006be6:	f003 0307 	and.w	r3, r3, #7
 8006bea:	2b05      	cmp	r3, #5
 8006bec:	d826      	bhi.n	8006c3c <UART_SetConfig+0x260>
 8006bee:	a201      	add	r2, pc, #4	; (adr r2, 8006bf4 <UART_SetConfig+0x218>)
 8006bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf4:	08006c0d 	.word	0x08006c0d
 8006bf8:	08006c15 	.word	0x08006c15
 8006bfc:	08006c1d 	.word	0x08006c1d
 8006c00:	08006c25 	.word	0x08006c25
 8006c04:	08006c2d 	.word	0x08006c2d
 8006c08:	08006c35 	.word	0x08006c35
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c12:	e1b6      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c14:	2304      	movs	r3, #4
 8006c16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c1a:	e1b2      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c1c:	2308      	movs	r3, #8
 8006c1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c22:	e1ae      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c24:	2310      	movs	r3, #16
 8006c26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c2a:	e1aa      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c2c:	2320      	movs	r3, #32
 8006c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c32:	e1a6      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c34:	2340      	movs	r3, #64	; 0x40
 8006c36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c3a:	e1a2      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c3c:	2380      	movs	r3, #128	; 0x80
 8006c3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c42:	e19e      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a35      	ldr	r2, [pc, #212]	; (8006d20 <UART_SetConfig+0x344>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d130      	bne.n	8006cb0 <UART_SetConfig+0x2d4>
 8006c4e:	4b31      	ldr	r3, [pc, #196]	; (8006d14 <UART_SetConfig+0x338>)
 8006c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c52:	f003 0307 	and.w	r3, r3, #7
 8006c56:	2b05      	cmp	r3, #5
 8006c58:	d826      	bhi.n	8006ca8 <UART_SetConfig+0x2cc>
 8006c5a:	a201      	add	r2, pc, #4	; (adr r2, 8006c60 <UART_SetConfig+0x284>)
 8006c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c60:	08006c79 	.word	0x08006c79
 8006c64:	08006c81 	.word	0x08006c81
 8006c68:	08006c89 	.word	0x08006c89
 8006c6c:	08006c91 	.word	0x08006c91
 8006c70:	08006c99 	.word	0x08006c99
 8006c74:	08006ca1 	.word	0x08006ca1
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c7e:	e180      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c80:	2304      	movs	r3, #4
 8006c82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c86:	e17c      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c88:	2308      	movs	r3, #8
 8006c8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c8e:	e178      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c90:	2310      	movs	r3, #16
 8006c92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c96:	e174      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006c98:	2320      	movs	r3, #32
 8006c9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006c9e:	e170      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006ca0:	2340      	movs	r3, #64	; 0x40
 8006ca2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ca6:	e16c      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006ca8:	2380      	movs	r3, #128	; 0x80
 8006caa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006cae:	e168      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a1b      	ldr	r2, [pc, #108]	; (8006d24 <UART_SetConfig+0x348>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d142      	bne.n	8006d40 <UART_SetConfig+0x364>
 8006cba:	4b16      	ldr	r3, [pc, #88]	; (8006d14 <UART_SetConfig+0x338>)
 8006cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cbe:	f003 0307 	and.w	r3, r3, #7
 8006cc2:	2b05      	cmp	r3, #5
 8006cc4:	d838      	bhi.n	8006d38 <UART_SetConfig+0x35c>
 8006cc6:	a201      	add	r2, pc, #4	; (adr r2, 8006ccc <UART_SetConfig+0x2f0>)
 8006cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ccc:	08006ce5 	.word	0x08006ce5
 8006cd0:	08006ced 	.word	0x08006ced
 8006cd4:	08006cf5 	.word	0x08006cf5
 8006cd8:	08006cfd 	.word	0x08006cfd
 8006cdc:	08006d29 	.word	0x08006d29
 8006ce0:	08006d31 	.word	0x08006d31
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006cea:	e14a      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006cec:	2304      	movs	r3, #4
 8006cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006cf2:	e146      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006cf4:	2308      	movs	r3, #8
 8006cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006cfa:	e142      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006cfc:	2310      	movs	r3, #16
 8006cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d02:	e13e      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006d04:	cfff69f3 	.word	0xcfff69f3
 8006d08:	58000c00 	.word	0x58000c00
 8006d0c:	11fff4ff 	.word	0x11fff4ff
 8006d10:	40011000 	.word	0x40011000
 8006d14:	58024400 	.word	0x58024400
 8006d18:	40004400 	.word	0x40004400
 8006d1c:	40004800 	.word	0x40004800
 8006d20:	40004c00 	.word	0x40004c00
 8006d24:	40005000 	.word	0x40005000
 8006d28:	2320      	movs	r3, #32
 8006d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d2e:	e128      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006d30:	2340      	movs	r3, #64	; 0x40
 8006d32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d36:	e124      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006d38:	2380      	movs	r3, #128	; 0x80
 8006d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006d3e:	e120      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4acb      	ldr	r2, [pc, #812]	; (8007074 <UART_SetConfig+0x698>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d176      	bne.n	8006e38 <UART_SetConfig+0x45c>
 8006d4a:	4bcb      	ldr	r3, [pc, #812]	; (8007078 <UART_SetConfig+0x69c>)
 8006d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d52:	2b28      	cmp	r3, #40	; 0x28
 8006d54:	d86c      	bhi.n	8006e30 <UART_SetConfig+0x454>
 8006d56:	a201      	add	r2, pc, #4	; (adr r2, 8006d5c <UART_SetConfig+0x380>)
 8006d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d5c:	08006e01 	.word	0x08006e01
 8006d60:	08006e31 	.word	0x08006e31
 8006d64:	08006e31 	.word	0x08006e31
 8006d68:	08006e31 	.word	0x08006e31
 8006d6c:	08006e31 	.word	0x08006e31
 8006d70:	08006e31 	.word	0x08006e31
 8006d74:	08006e31 	.word	0x08006e31
 8006d78:	08006e31 	.word	0x08006e31
 8006d7c:	08006e09 	.word	0x08006e09
 8006d80:	08006e31 	.word	0x08006e31
 8006d84:	08006e31 	.word	0x08006e31
 8006d88:	08006e31 	.word	0x08006e31
 8006d8c:	08006e31 	.word	0x08006e31
 8006d90:	08006e31 	.word	0x08006e31
 8006d94:	08006e31 	.word	0x08006e31
 8006d98:	08006e31 	.word	0x08006e31
 8006d9c:	08006e11 	.word	0x08006e11
 8006da0:	08006e31 	.word	0x08006e31
 8006da4:	08006e31 	.word	0x08006e31
 8006da8:	08006e31 	.word	0x08006e31
 8006dac:	08006e31 	.word	0x08006e31
 8006db0:	08006e31 	.word	0x08006e31
 8006db4:	08006e31 	.word	0x08006e31
 8006db8:	08006e31 	.word	0x08006e31
 8006dbc:	08006e19 	.word	0x08006e19
 8006dc0:	08006e31 	.word	0x08006e31
 8006dc4:	08006e31 	.word	0x08006e31
 8006dc8:	08006e31 	.word	0x08006e31
 8006dcc:	08006e31 	.word	0x08006e31
 8006dd0:	08006e31 	.word	0x08006e31
 8006dd4:	08006e31 	.word	0x08006e31
 8006dd8:	08006e31 	.word	0x08006e31
 8006ddc:	08006e21 	.word	0x08006e21
 8006de0:	08006e31 	.word	0x08006e31
 8006de4:	08006e31 	.word	0x08006e31
 8006de8:	08006e31 	.word	0x08006e31
 8006dec:	08006e31 	.word	0x08006e31
 8006df0:	08006e31 	.word	0x08006e31
 8006df4:	08006e31 	.word	0x08006e31
 8006df8:	08006e31 	.word	0x08006e31
 8006dfc:	08006e29 	.word	0x08006e29
 8006e00:	2301      	movs	r3, #1
 8006e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e06:	e0bc      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e08:	2304      	movs	r3, #4
 8006e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e0e:	e0b8      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e10:	2308      	movs	r3, #8
 8006e12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e16:	e0b4      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e18:	2310      	movs	r3, #16
 8006e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e1e:	e0b0      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e20:	2320      	movs	r3, #32
 8006e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e26:	e0ac      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e28:	2340      	movs	r3, #64	; 0x40
 8006e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e2e:	e0a8      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e30:	2380      	movs	r3, #128	; 0x80
 8006e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e36:	e0a4      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a8f      	ldr	r2, [pc, #572]	; (800707c <UART_SetConfig+0x6a0>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d130      	bne.n	8006ea4 <UART_SetConfig+0x4c8>
 8006e42:	4b8d      	ldr	r3, [pc, #564]	; (8007078 <UART_SetConfig+0x69c>)
 8006e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e46:	f003 0307 	and.w	r3, r3, #7
 8006e4a:	2b05      	cmp	r3, #5
 8006e4c:	d826      	bhi.n	8006e9c <UART_SetConfig+0x4c0>
 8006e4e:	a201      	add	r2, pc, #4	; (adr r2, 8006e54 <UART_SetConfig+0x478>)
 8006e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e54:	08006e6d 	.word	0x08006e6d
 8006e58:	08006e75 	.word	0x08006e75
 8006e5c:	08006e7d 	.word	0x08006e7d
 8006e60:	08006e85 	.word	0x08006e85
 8006e64:	08006e8d 	.word	0x08006e8d
 8006e68:	08006e95 	.word	0x08006e95
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e72:	e086      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e74:	2304      	movs	r3, #4
 8006e76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e7a:	e082      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e7c:	2308      	movs	r3, #8
 8006e7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e82:	e07e      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e84:	2310      	movs	r3, #16
 8006e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e8a:	e07a      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e8c:	2320      	movs	r3, #32
 8006e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e92:	e076      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e94:	2340      	movs	r3, #64	; 0x40
 8006e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006e9a:	e072      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006e9c:	2380      	movs	r3, #128	; 0x80
 8006e9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ea2:	e06e      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a75      	ldr	r2, [pc, #468]	; (8007080 <UART_SetConfig+0x6a4>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d130      	bne.n	8006f10 <UART_SetConfig+0x534>
 8006eae:	4b72      	ldr	r3, [pc, #456]	; (8007078 <UART_SetConfig+0x69c>)
 8006eb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eb2:	f003 0307 	and.w	r3, r3, #7
 8006eb6:	2b05      	cmp	r3, #5
 8006eb8:	d826      	bhi.n	8006f08 <UART_SetConfig+0x52c>
 8006eba:	a201      	add	r2, pc, #4	; (adr r2, 8006ec0 <UART_SetConfig+0x4e4>)
 8006ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec0:	08006ed9 	.word	0x08006ed9
 8006ec4:	08006ee1 	.word	0x08006ee1
 8006ec8:	08006ee9 	.word	0x08006ee9
 8006ecc:	08006ef1 	.word	0x08006ef1
 8006ed0:	08006ef9 	.word	0x08006ef9
 8006ed4:	08006f01 	.word	0x08006f01
 8006ed8:	2300      	movs	r3, #0
 8006eda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ede:	e050      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006ee0:	2304      	movs	r3, #4
 8006ee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ee6:	e04c      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006ee8:	2308      	movs	r3, #8
 8006eea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006eee:	e048      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006ef0:	2310      	movs	r3, #16
 8006ef2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006ef6:	e044      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006ef8:	2320      	movs	r3, #32
 8006efa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006efe:	e040      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f00:	2340      	movs	r3, #64	; 0x40
 8006f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f06:	e03c      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f08:	2380      	movs	r3, #128	; 0x80
 8006f0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f0e:	e038      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a5b      	ldr	r2, [pc, #364]	; (8007084 <UART_SetConfig+0x6a8>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d130      	bne.n	8006f7c <UART_SetConfig+0x5a0>
 8006f1a:	4b57      	ldr	r3, [pc, #348]	; (8007078 <UART_SetConfig+0x69c>)
 8006f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1e:	f003 0307 	and.w	r3, r3, #7
 8006f22:	2b05      	cmp	r3, #5
 8006f24:	d826      	bhi.n	8006f74 <UART_SetConfig+0x598>
 8006f26:	a201      	add	r2, pc, #4	; (adr r2, 8006f2c <UART_SetConfig+0x550>)
 8006f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f2c:	08006f45 	.word	0x08006f45
 8006f30:	08006f4d 	.word	0x08006f4d
 8006f34:	08006f55 	.word	0x08006f55
 8006f38:	08006f5d 	.word	0x08006f5d
 8006f3c:	08006f65 	.word	0x08006f65
 8006f40:	08006f6d 	.word	0x08006f6d
 8006f44:	2302      	movs	r3, #2
 8006f46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f4a:	e01a      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f4c:	2304      	movs	r3, #4
 8006f4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f52:	e016      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f54:	2308      	movs	r3, #8
 8006f56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f5a:	e012      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f5c:	2310      	movs	r3, #16
 8006f5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f62:	e00e      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f64:	2320      	movs	r3, #32
 8006f66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f6a:	e00a      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f6c:	2340      	movs	r3, #64	; 0x40
 8006f6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f72:	e006      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f74:	2380      	movs	r3, #128	; 0x80
 8006f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006f7a:	e002      	b.n	8006f82 <UART_SetConfig+0x5a6>
 8006f7c:	2380      	movs	r3, #128	; 0x80
 8006f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a3f      	ldr	r2, [pc, #252]	; (8007084 <UART_SetConfig+0x6a8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	f040 80f8 	bne.w	800717e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f8e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006f92:	2b20      	cmp	r3, #32
 8006f94:	dc46      	bgt.n	8007024 <UART_SetConfig+0x648>
 8006f96:	2b02      	cmp	r3, #2
 8006f98:	f2c0 8082 	blt.w	80070a0 <UART_SetConfig+0x6c4>
 8006f9c:	3b02      	subs	r3, #2
 8006f9e:	2b1e      	cmp	r3, #30
 8006fa0:	d87e      	bhi.n	80070a0 <UART_SetConfig+0x6c4>
 8006fa2:	a201      	add	r2, pc, #4	; (adr r2, 8006fa8 <UART_SetConfig+0x5cc>)
 8006fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fa8:	0800702b 	.word	0x0800702b
 8006fac:	080070a1 	.word	0x080070a1
 8006fb0:	08007033 	.word	0x08007033
 8006fb4:	080070a1 	.word	0x080070a1
 8006fb8:	080070a1 	.word	0x080070a1
 8006fbc:	080070a1 	.word	0x080070a1
 8006fc0:	08007043 	.word	0x08007043
 8006fc4:	080070a1 	.word	0x080070a1
 8006fc8:	080070a1 	.word	0x080070a1
 8006fcc:	080070a1 	.word	0x080070a1
 8006fd0:	080070a1 	.word	0x080070a1
 8006fd4:	080070a1 	.word	0x080070a1
 8006fd8:	080070a1 	.word	0x080070a1
 8006fdc:	080070a1 	.word	0x080070a1
 8006fe0:	08007053 	.word	0x08007053
 8006fe4:	080070a1 	.word	0x080070a1
 8006fe8:	080070a1 	.word	0x080070a1
 8006fec:	080070a1 	.word	0x080070a1
 8006ff0:	080070a1 	.word	0x080070a1
 8006ff4:	080070a1 	.word	0x080070a1
 8006ff8:	080070a1 	.word	0x080070a1
 8006ffc:	080070a1 	.word	0x080070a1
 8007000:	080070a1 	.word	0x080070a1
 8007004:	080070a1 	.word	0x080070a1
 8007008:	080070a1 	.word	0x080070a1
 800700c:	080070a1 	.word	0x080070a1
 8007010:	080070a1 	.word	0x080070a1
 8007014:	080070a1 	.word	0x080070a1
 8007018:	080070a1 	.word	0x080070a1
 800701c:	080070a1 	.word	0x080070a1
 8007020:	08007093 	.word	0x08007093
 8007024:	2b40      	cmp	r3, #64	; 0x40
 8007026:	d037      	beq.n	8007098 <UART_SetConfig+0x6bc>
 8007028:	e03a      	b.n	80070a0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800702a:	f7fe fa3d 	bl	80054a8 <HAL_RCCEx_GetD3PCLK1Freq>
 800702e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007030:	e03c      	b.n	80070ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007032:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007036:	4618      	mov	r0, r3
 8007038:	f7fe fa4c 	bl	80054d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800703c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007040:	e034      	b.n	80070ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007042:	f107 0318 	add.w	r3, r7, #24
 8007046:	4618      	mov	r0, r3
 8007048:	f7fe fb98 	bl	800577c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007050:	e02c      	b.n	80070ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007052:	4b09      	ldr	r3, [pc, #36]	; (8007078 <UART_SetConfig+0x69c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f003 0320 	and.w	r3, r3, #32
 800705a:	2b00      	cmp	r3, #0
 800705c:	d016      	beq.n	800708c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800705e:	4b06      	ldr	r3, [pc, #24]	; (8007078 <UART_SetConfig+0x69c>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	08db      	lsrs	r3, r3, #3
 8007064:	f003 0303 	and.w	r3, r3, #3
 8007068:	4a07      	ldr	r2, [pc, #28]	; (8007088 <UART_SetConfig+0x6ac>)
 800706a:	fa22 f303 	lsr.w	r3, r2, r3
 800706e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007070:	e01c      	b.n	80070ac <UART_SetConfig+0x6d0>
 8007072:	bf00      	nop
 8007074:	40011400 	.word	0x40011400
 8007078:	58024400 	.word	0x58024400
 800707c:	40007800 	.word	0x40007800
 8007080:	40007c00 	.word	0x40007c00
 8007084:	58000c00 	.word	0x58000c00
 8007088:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800708c:	4b9d      	ldr	r3, [pc, #628]	; (8007304 <UART_SetConfig+0x928>)
 800708e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007090:	e00c      	b.n	80070ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007092:	4b9d      	ldr	r3, [pc, #628]	; (8007308 <UART_SetConfig+0x92c>)
 8007094:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007096:	e009      	b.n	80070ac <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007098:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800709c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800709e:	e005      	b.n	80070ac <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80070a0:	2300      	movs	r3, #0
 80070a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80070aa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80070ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f000 81de 	beq.w	8007470 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b8:	4a94      	ldr	r2, [pc, #592]	; (800730c <UART_SetConfig+0x930>)
 80070ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070be:	461a      	mov	r2, r3
 80070c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80070c6:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	4613      	mov	r3, r2
 80070ce:	005b      	lsls	r3, r3, #1
 80070d0:	4413      	add	r3, r2
 80070d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d305      	bcc.n	80070e4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80070de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d903      	bls.n	80070ec <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80070ea:	e1c1      	b.n	8007470 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ee:	2200      	movs	r2, #0
 80070f0:	60bb      	str	r3, [r7, #8]
 80070f2:	60fa      	str	r2, [r7, #12]
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f8:	4a84      	ldr	r2, [pc, #528]	; (800730c <UART_SetConfig+0x930>)
 80070fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070fe:	b29b      	uxth	r3, r3
 8007100:	2200      	movs	r2, #0
 8007102:	603b      	str	r3, [r7, #0]
 8007104:	607a      	str	r2, [r7, #4]
 8007106:	e9d7 2300 	ldrd	r2, r3, [r7]
 800710a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800710e:	f7f9 f93f 	bl	8000390 <__aeabi_uldivmod>
 8007112:	4602      	mov	r2, r0
 8007114:	460b      	mov	r3, r1
 8007116:	4610      	mov	r0, r2
 8007118:	4619      	mov	r1, r3
 800711a:	f04f 0200 	mov.w	r2, #0
 800711e:	f04f 0300 	mov.w	r3, #0
 8007122:	020b      	lsls	r3, r1, #8
 8007124:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007128:	0202      	lsls	r2, r0, #8
 800712a:	6979      	ldr	r1, [r7, #20]
 800712c:	6849      	ldr	r1, [r1, #4]
 800712e:	0849      	lsrs	r1, r1, #1
 8007130:	2000      	movs	r0, #0
 8007132:	460c      	mov	r4, r1
 8007134:	4605      	mov	r5, r0
 8007136:	eb12 0804 	adds.w	r8, r2, r4
 800713a:	eb43 0905 	adc.w	r9, r3, r5
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	2200      	movs	r2, #0
 8007144:	469a      	mov	sl, r3
 8007146:	4693      	mov	fp, r2
 8007148:	4652      	mov	r2, sl
 800714a:	465b      	mov	r3, fp
 800714c:	4640      	mov	r0, r8
 800714e:	4649      	mov	r1, r9
 8007150:	f7f9 f91e 	bl	8000390 <__aeabi_uldivmod>
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	4613      	mov	r3, r2
 800715a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800715c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800715e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007162:	d308      	bcc.n	8007176 <UART_SetConfig+0x79a>
 8007164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007166:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800716a:	d204      	bcs.n	8007176 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007172:	60da      	str	r2, [r3, #12]
 8007174:	e17c      	b.n	8007470 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800717c:	e178      	b.n	8007470 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	69db      	ldr	r3, [r3, #28]
 8007182:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007186:	f040 80c5 	bne.w	8007314 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800718a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800718e:	2b20      	cmp	r3, #32
 8007190:	dc48      	bgt.n	8007224 <UART_SetConfig+0x848>
 8007192:	2b00      	cmp	r3, #0
 8007194:	db7b      	blt.n	800728e <UART_SetConfig+0x8b2>
 8007196:	2b20      	cmp	r3, #32
 8007198:	d879      	bhi.n	800728e <UART_SetConfig+0x8b2>
 800719a:	a201      	add	r2, pc, #4	; (adr r2, 80071a0 <UART_SetConfig+0x7c4>)
 800719c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a0:	0800722b 	.word	0x0800722b
 80071a4:	08007233 	.word	0x08007233
 80071a8:	0800728f 	.word	0x0800728f
 80071ac:	0800728f 	.word	0x0800728f
 80071b0:	0800723b 	.word	0x0800723b
 80071b4:	0800728f 	.word	0x0800728f
 80071b8:	0800728f 	.word	0x0800728f
 80071bc:	0800728f 	.word	0x0800728f
 80071c0:	0800724b 	.word	0x0800724b
 80071c4:	0800728f 	.word	0x0800728f
 80071c8:	0800728f 	.word	0x0800728f
 80071cc:	0800728f 	.word	0x0800728f
 80071d0:	0800728f 	.word	0x0800728f
 80071d4:	0800728f 	.word	0x0800728f
 80071d8:	0800728f 	.word	0x0800728f
 80071dc:	0800728f 	.word	0x0800728f
 80071e0:	0800725b 	.word	0x0800725b
 80071e4:	0800728f 	.word	0x0800728f
 80071e8:	0800728f 	.word	0x0800728f
 80071ec:	0800728f 	.word	0x0800728f
 80071f0:	0800728f 	.word	0x0800728f
 80071f4:	0800728f 	.word	0x0800728f
 80071f8:	0800728f 	.word	0x0800728f
 80071fc:	0800728f 	.word	0x0800728f
 8007200:	0800728f 	.word	0x0800728f
 8007204:	0800728f 	.word	0x0800728f
 8007208:	0800728f 	.word	0x0800728f
 800720c:	0800728f 	.word	0x0800728f
 8007210:	0800728f 	.word	0x0800728f
 8007214:	0800728f 	.word	0x0800728f
 8007218:	0800728f 	.word	0x0800728f
 800721c:	0800728f 	.word	0x0800728f
 8007220:	08007281 	.word	0x08007281
 8007224:	2b40      	cmp	r3, #64	; 0x40
 8007226:	d02e      	beq.n	8007286 <UART_SetConfig+0x8aa>
 8007228:	e031      	b.n	800728e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800722a:	f7fd f9cb 	bl	80045c4 <HAL_RCC_GetPCLK1Freq>
 800722e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007230:	e033      	b.n	800729a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007232:	f7fd f9dd 	bl	80045f0 <HAL_RCC_GetPCLK2Freq>
 8007236:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007238:	e02f      	b.n	800729a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800723a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800723e:	4618      	mov	r0, r3
 8007240:	f7fe f948 	bl	80054d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007246:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007248:	e027      	b.n	800729a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800724a:	f107 0318 	add.w	r3, r7, #24
 800724e:	4618      	mov	r0, r3
 8007250:	f7fe fa94 	bl	800577c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007258:	e01f      	b.n	800729a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800725a:	4b2d      	ldr	r3, [pc, #180]	; (8007310 <UART_SetConfig+0x934>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0320 	and.w	r3, r3, #32
 8007262:	2b00      	cmp	r3, #0
 8007264:	d009      	beq.n	800727a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007266:	4b2a      	ldr	r3, [pc, #168]	; (8007310 <UART_SetConfig+0x934>)
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	08db      	lsrs	r3, r3, #3
 800726c:	f003 0303 	and.w	r3, r3, #3
 8007270:	4a24      	ldr	r2, [pc, #144]	; (8007304 <UART_SetConfig+0x928>)
 8007272:	fa22 f303 	lsr.w	r3, r2, r3
 8007276:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007278:	e00f      	b.n	800729a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800727a:	4b22      	ldr	r3, [pc, #136]	; (8007304 <UART_SetConfig+0x928>)
 800727c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800727e:	e00c      	b.n	800729a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007280:	4b21      	ldr	r3, [pc, #132]	; (8007308 <UART_SetConfig+0x92c>)
 8007282:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007284:	e009      	b.n	800729a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007286:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800728a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800728c:	e005      	b.n	800729a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800728e:	2300      	movs	r3, #0
 8007290:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007298:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800729a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 80e7 	beq.w	8007470 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a6:	4a19      	ldr	r2, [pc, #100]	; (800730c <UART_SetConfig+0x930>)
 80072a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072ac:	461a      	mov	r2, r3
 80072ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80072b4:	005a      	lsls	r2, r3, #1
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	085b      	lsrs	r3, r3, #1
 80072bc:	441a      	add	r2, r3
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072c6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80072c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ca:	2b0f      	cmp	r3, #15
 80072cc:	d916      	bls.n	80072fc <UART_SetConfig+0x920>
 80072ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d4:	d212      	bcs.n	80072fc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80072d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d8:	b29b      	uxth	r3, r3
 80072da:	f023 030f 	bic.w	r3, r3, #15
 80072de:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80072e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072e2:	085b      	lsrs	r3, r3, #1
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	f003 0307 	and.w	r3, r3, #7
 80072ea:	b29a      	uxth	r2, r3
 80072ec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80072ee:	4313      	orrs	r3, r2
 80072f0:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80072f8:	60da      	str	r2, [r3, #12]
 80072fa:	e0b9      	b.n	8007470 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007302:	e0b5      	b.n	8007470 <UART_SetConfig+0xa94>
 8007304:	03d09000 	.word	0x03d09000
 8007308:	003d0900 	.word	0x003d0900
 800730c:	0800a8a0 	.word	0x0800a8a0
 8007310:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007314:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007318:	2b20      	cmp	r3, #32
 800731a:	dc49      	bgt.n	80073b0 <UART_SetConfig+0x9d4>
 800731c:	2b00      	cmp	r3, #0
 800731e:	db7c      	blt.n	800741a <UART_SetConfig+0xa3e>
 8007320:	2b20      	cmp	r3, #32
 8007322:	d87a      	bhi.n	800741a <UART_SetConfig+0xa3e>
 8007324:	a201      	add	r2, pc, #4	; (adr r2, 800732c <UART_SetConfig+0x950>)
 8007326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732a:	bf00      	nop
 800732c:	080073b7 	.word	0x080073b7
 8007330:	080073bf 	.word	0x080073bf
 8007334:	0800741b 	.word	0x0800741b
 8007338:	0800741b 	.word	0x0800741b
 800733c:	080073c7 	.word	0x080073c7
 8007340:	0800741b 	.word	0x0800741b
 8007344:	0800741b 	.word	0x0800741b
 8007348:	0800741b 	.word	0x0800741b
 800734c:	080073d7 	.word	0x080073d7
 8007350:	0800741b 	.word	0x0800741b
 8007354:	0800741b 	.word	0x0800741b
 8007358:	0800741b 	.word	0x0800741b
 800735c:	0800741b 	.word	0x0800741b
 8007360:	0800741b 	.word	0x0800741b
 8007364:	0800741b 	.word	0x0800741b
 8007368:	0800741b 	.word	0x0800741b
 800736c:	080073e7 	.word	0x080073e7
 8007370:	0800741b 	.word	0x0800741b
 8007374:	0800741b 	.word	0x0800741b
 8007378:	0800741b 	.word	0x0800741b
 800737c:	0800741b 	.word	0x0800741b
 8007380:	0800741b 	.word	0x0800741b
 8007384:	0800741b 	.word	0x0800741b
 8007388:	0800741b 	.word	0x0800741b
 800738c:	0800741b 	.word	0x0800741b
 8007390:	0800741b 	.word	0x0800741b
 8007394:	0800741b 	.word	0x0800741b
 8007398:	0800741b 	.word	0x0800741b
 800739c:	0800741b 	.word	0x0800741b
 80073a0:	0800741b 	.word	0x0800741b
 80073a4:	0800741b 	.word	0x0800741b
 80073a8:	0800741b 	.word	0x0800741b
 80073ac:	0800740d 	.word	0x0800740d
 80073b0:	2b40      	cmp	r3, #64	; 0x40
 80073b2:	d02e      	beq.n	8007412 <UART_SetConfig+0xa36>
 80073b4:	e031      	b.n	800741a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073b6:	f7fd f905 	bl	80045c4 <HAL_RCC_GetPCLK1Freq>
 80073ba:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80073bc:	e033      	b.n	8007426 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073be:	f7fd f917 	bl	80045f0 <HAL_RCC_GetPCLK2Freq>
 80073c2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80073c4:	e02f      	b.n	8007426 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fe f882 	bl	80054d4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80073d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80073d4:	e027      	b.n	8007426 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073d6:	f107 0318 	add.w	r3, r7, #24
 80073da:	4618      	mov	r0, r3
 80073dc:	f7fe f9ce 	bl	800577c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80073e4:	e01f      	b.n	8007426 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80073e6:	4b2d      	ldr	r3, [pc, #180]	; (800749c <UART_SetConfig+0xac0>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0320 	and.w	r3, r3, #32
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d009      	beq.n	8007406 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80073f2:	4b2a      	ldr	r3, [pc, #168]	; (800749c <UART_SetConfig+0xac0>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	08db      	lsrs	r3, r3, #3
 80073f8:	f003 0303 	and.w	r3, r3, #3
 80073fc:	4a28      	ldr	r2, [pc, #160]	; (80074a0 <UART_SetConfig+0xac4>)
 80073fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007402:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007404:	e00f      	b.n	8007426 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007406:	4b26      	ldr	r3, [pc, #152]	; (80074a0 <UART_SetConfig+0xac4>)
 8007408:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800740a:	e00c      	b.n	8007426 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800740c:	4b25      	ldr	r3, [pc, #148]	; (80074a4 <UART_SetConfig+0xac8>)
 800740e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007410:	e009      	b.n	8007426 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007412:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007416:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007418:	e005      	b.n	8007426 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800741a:	2300      	movs	r3, #0
 800741c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007424:	bf00      	nop
    }

    if (pclk != 0U)
 8007426:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007428:	2b00      	cmp	r3, #0
 800742a:	d021      	beq.n	8007470 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007430:	4a1d      	ldr	r2, [pc, #116]	; (80074a8 <UART_SetConfig+0xacc>)
 8007432:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007436:	461a      	mov	r2, r3
 8007438:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800743a:	fbb3 f2f2 	udiv	r2, r3, r2
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	085b      	lsrs	r3, r3, #1
 8007444:	441a      	add	r2, r3
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	fbb2 f3f3 	udiv	r3, r2, r3
 800744e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007452:	2b0f      	cmp	r3, #15
 8007454:	d909      	bls.n	800746a <UART_SetConfig+0xa8e>
 8007456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800745c:	d205      	bcs.n	800746a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800745e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007460:	b29a      	uxth	r2, r3
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	60da      	str	r2, [r3, #12]
 8007468:	e002      	b.n	8007470 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	2201      	movs	r2, #1
 8007474:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007478:	697b      	ldr	r3, [r7, #20]
 800747a:	2201      	movs	r2, #1
 800747c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	2200      	movs	r2, #0
 8007484:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	2200      	movs	r2, #0
 800748a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800748c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8007490:	4618      	mov	r0, r3
 8007492:	3748      	adds	r7, #72	; 0x48
 8007494:	46bd      	mov	sp, r7
 8007496:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800749a:	bf00      	nop
 800749c:	58024400 	.word	0x58024400
 80074a0:	03d09000 	.word	0x03d09000
 80074a4:	003d0900 	.word	0x003d0900
 80074a8:	0800a8a0 	.word	0x0800a8a0

080074ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b083      	sub	sp, #12
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074b8:	f003 0301 	and.w	r3, r3, #1
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00a      	beq.n	80074d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	430a      	orrs	r2, r1
 80074d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074da:	f003 0302 	and.w	r3, r3, #2
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d00a      	beq.n	80074f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	430a      	orrs	r2, r1
 80074f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074fc:	f003 0304 	and.w	r3, r3, #4
 8007500:	2b00      	cmp	r3, #0
 8007502:	d00a      	beq.n	800751a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	430a      	orrs	r2, r1
 8007518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800751e:	f003 0308 	and.w	r3, r3, #8
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00a      	beq.n	800753c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	430a      	orrs	r2, r1
 800753a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007540:	f003 0310 	and.w	r3, r3, #16
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00a      	beq.n	800755e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	430a      	orrs	r2, r1
 800755c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007562:	f003 0320 	and.w	r3, r3, #32
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00a      	beq.n	8007580 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	430a      	orrs	r2, r1
 800757e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007588:	2b00      	cmp	r3, #0
 800758a:	d01a      	beq.n	80075c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	430a      	orrs	r2, r1
 80075a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075aa:	d10a      	bne.n	80075c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	430a      	orrs	r2, r1
 80075c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00a      	beq.n	80075e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	430a      	orrs	r2, r1
 80075e2:	605a      	str	r2, [r3, #4]
  }
}
 80075e4:	bf00      	nop
 80075e6:	370c      	adds	r7, #12
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b086      	sub	sp, #24
 80075f4:	af02      	add	r7, sp, #8
 80075f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007600:	f7fa fca2 	bl	8001f48 <HAL_GetTick>
 8007604:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 0308 	and.w	r3, r3, #8
 8007610:	2b08      	cmp	r3, #8
 8007612:	d10e      	bne.n	8007632 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007614:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2200      	movs	r2, #0
 800761e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f000 f82f 	bl	8007686 <UART_WaitOnFlagUntilTimeout>
 8007628:	4603      	mov	r3, r0
 800762a:	2b00      	cmp	r3, #0
 800762c:	d001      	beq.n	8007632 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800762e:	2303      	movs	r3, #3
 8007630:	e025      	b.n	800767e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0304 	and.w	r3, r3, #4
 800763c:	2b04      	cmp	r3, #4
 800763e:	d10e      	bne.n	800765e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007640:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007644:	9300      	str	r3, [sp, #0]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2200      	movs	r2, #0
 800764a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 f819 	bl	8007686 <UART_WaitOnFlagUntilTimeout>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d001      	beq.n	800765e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e00f      	b.n	800767e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2220      	movs	r2, #32
 8007662:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2220      	movs	r2, #32
 800766a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800767c:	2300      	movs	r3, #0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3710      	adds	r7, #16
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b09c      	sub	sp, #112	; 0x70
 800768a:	af00      	add	r7, sp, #0
 800768c:	60f8      	str	r0, [r7, #12]
 800768e:	60b9      	str	r1, [r7, #8]
 8007690:	603b      	str	r3, [r7, #0]
 8007692:	4613      	mov	r3, r2
 8007694:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007696:	e0a9      	b.n	80077ec <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007698:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800769a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800769e:	f000 80a5 	beq.w	80077ec <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076a2:	f7fa fc51 	bl	8001f48 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d302      	bcc.n	80076b8 <UART_WaitOnFlagUntilTimeout+0x32>
 80076b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d140      	bne.n	800773a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80076c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80076cc:	667b      	str	r3, [r7, #100]	; 0x64
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	461a      	mov	r2, r3
 80076d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80076d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076d8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80076dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80076de:	e841 2300 	strex	r3, r2, [r1]
 80076e2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80076e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1e6      	bne.n	80076b8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	3308      	adds	r3, #8
 80076f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076f4:	e853 3f00 	ldrex	r3, [r3]
 80076f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80076fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076fc:	f023 0301 	bic.w	r3, r3, #1
 8007700:	663b      	str	r3, [r7, #96]	; 0x60
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	3308      	adds	r3, #8
 8007708:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800770a:	64ba      	str	r2, [r7, #72]	; 0x48
 800770c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007710:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007718:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1e5      	bne.n	80076ea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2220      	movs	r2, #32
 8007722:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2220      	movs	r2, #32
 800772a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2200      	movs	r2, #0
 8007732:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8007736:	2303      	movs	r3, #3
 8007738:	e069      	b.n	800780e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f003 0304 	and.w	r3, r3, #4
 8007744:	2b00      	cmp	r3, #0
 8007746:	d051      	beq.n	80077ec <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	69db      	ldr	r3, [r3, #28]
 800774e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007752:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007756:	d149      	bne.n	80077ec <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007760:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800776a:	e853 3f00 	ldrex	r3, [r3]
 800776e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007772:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007776:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	461a      	mov	r2, r3
 800777e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007780:	637b      	str	r3, [r7, #52]	; 0x34
 8007782:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007786:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007788:	e841 2300 	strex	r3, r2, [r1]
 800778c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800778e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1e6      	bne.n	8007762 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	3308      	adds	r3, #8
 800779a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	e853 3f00 	ldrex	r3, [r3]
 80077a2:	613b      	str	r3, [r7, #16]
   return(result);
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	f023 0301 	bic.w	r3, r3, #1
 80077aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3308      	adds	r3, #8
 80077b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80077b4:	623a      	str	r2, [r7, #32]
 80077b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b8:	69f9      	ldr	r1, [r7, #28]
 80077ba:	6a3a      	ldr	r2, [r7, #32]
 80077bc:	e841 2300 	strex	r3, r2, [r1]
 80077c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80077c2:	69bb      	ldr	r3, [r7, #24]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d1e5      	bne.n	8007794 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2220      	movs	r2, #32
 80077cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2220      	movs	r2, #32
 80077d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2220      	movs	r2, #32
 80077dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80077e8:	2303      	movs	r3, #3
 80077ea:	e010      	b.n	800780e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	69da      	ldr	r2, [r3, #28]
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	4013      	ands	r3, r2
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	429a      	cmp	r2, r3
 80077fa:	bf0c      	ite	eq
 80077fc:	2301      	moveq	r3, #1
 80077fe:	2300      	movne	r3, #0
 8007800:	b2db      	uxtb	r3, r3
 8007802:	461a      	mov	r2, r3
 8007804:	79fb      	ldrb	r3, [r7, #7]
 8007806:	429a      	cmp	r2, r3
 8007808:	f43f af46 	beq.w	8007698 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800780c:	2300      	movs	r3, #0
}
 800780e:	4618      	mov	r0, r3
 8007810:	3770      	adds	r7, #112	; 0x70
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}

08007816 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007816:	b480      	push	{r7}
 8007818:	b085      	sub	sp, #20
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007824:	2b01      	cmp	r3, #1
 8007826:	d101      	bne.n	800782c <HAL_UARTEx_DisableFifoMode+0x16>
 8007828:	2302      	movs	r3, #2
 800782a:	e027      	b.n	800787c <HAL_UARTEx_DisableFifoMode+0x66>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2201      	movs	r2, #1
 8007830:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2224      	movs	r2, #36	; 0x24
 8007838:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f022 0201 	bic.w	r2, r2, #1
 8007852:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800785a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68fa      	ldr	r2, [r7, #12]
 8007868:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2220      	movs	r2, #32
 800786e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007898:	2b01      	cmp	r3, #1
 800789a:	d101      	bne.n	80078a0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800789c:	2302      	movs	r3, #2
 800789e:	e02d      	b.n	80078fc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2224      	movs	r2, #36	; 0x24
 80078ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	681a      	ldr	r2, [r3, #0]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f022 0201 	bic.w	r2, r2, #1
 80078c6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	683a      	ldr	r2, [r7, #0]
 80078d8:	430a      	orrs	r2, r1
 80078da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 f84f 	bl	8007980 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2220      	movs	r2, #32
 80078ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2200      	movs	r2, #0
 80078f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b084      	sub	sp, #16
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007914:	2b01      	cmp	r3, #1
 8007916:	d101      	bne.n	800791c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007918:	2302      	movs	r3, #2
 800791a:	e02d      	b.n	8007978 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2224      	movs	r2, #36	; 0x24
 8007928:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	681a      	ldr	r2, [r3, #0]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f022 0201 	bic.w	r2, r2, #1
 8007942:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	430a      	orrs	r2, r1
 8007956:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 f811 	bl	8007980 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3710      	adds	r7, #16
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800798c:	2b00      	cmp	r3, #0
 800798e:	d108      	bne.n	80079a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80079a0:	e031      	b.n	8007a06 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80079a2:	2310      	movs	r3, #16
 80079a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80079a6:	2310      	movs	r3, #16
 80079a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	0e5b      	lsrs	r3, r3, #25
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	f003 0307 	and.w	r3, r3, #7
 80079b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	0f5b      	lsrs	r3, r3, #29
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	f003 0307 	and.w	r3, r3, #7
 80079c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80079ca:	7bbb      	ldrb	r3, [r7, #14]
 80079cc:	7b3a      	ldrb	r2, [r7, #12]
 80079ce:	4911      	ldr	r1, [pc, #68]	; (8007a14 <UARTEx_SetNbDataToProcess+0x94>)
 80079d0:	5c8a      	ldrb	r2, [r1, r2]
 80079d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80079d6:	7b3a      	ldrb	r2, [r7, #12]
 80079d8:	490f      	ldr	r1, [pc, #60]	; (8007a18 <UARTEx_SetNbDataToProcess+0x98>)
 80079da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80079dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80079e0:	b29a      	uxth	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
 80079ea:	7b7a      	ldrb	r2, [r7, #13]
 80079ec:	4909      	ldr	r1, [pc, #36]	; (8007a14 <UARTEx_SetNbDataToProcess+0x94>)
 80079ee:	5c8a      	ldrb	r2, [r1, r2]
 80079f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80079f4:	7b7a      	ldrb	r2, [r7, #13]
 80079f6:	4908      	ldr	r1, [pc, #32]	; (8007a18 <UARTEx_SetNbDataToProcess+0x98>)
 80079f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80079fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80079fe:	b29a      	uxth	r2, r3
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007a06:	bf00      	nop
 8007a08:	3714      	adds	r7, #20
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr
 8007a12:	bf00      	nop
 8007a14:	0800a8b8 	.word	0x0800a8b8
 8007a18:	0800a8c0 	.word	0x0800a8c0

08007a1c <__errno>:
 8007a1c:	4b01      	ldr	r3, [pc, #4]	; (8007a24 <__errno+0x8>)
 8007a1e:	6818      	ldr	r0, [r3, #0]
 8007a20:	4770      	bx	lr
 8007a22:	bf00      	nop
 8007a24:	24000010 	.word	0x24000010

08007a28 <__libc_init_array>:
 8007a28:	b570      	push	{r4, r5, r6, lr}
 8007a2a:	4d0d      	ldr	r5, [pc, #52]	; (8007a60 <__libc_init_array+0x38>)
 8007a2c:	4c0d      	ldr	r4, [pc, #52]	; (8007a64 <__libc_init_array+0x3c>)
 8007a2e:	1b64      	subs	r4, r4, r5
 8007a30:	10a4      	asrs	r4, r4, #2
 8007a32:	2600      	movs	r6, #0
 8007a34:	42a6      	cmp	r6, r4
 8007a36:	d109      	bne.n	8007a4c <__libc_init_array+0x24>
 8007a38:	4d0b      	ldr	r5, [pc, #44]	; (8007a68 <__libc_init_array+0x40>)
 8007a3a:	4c0c      	ldr	r4, [pc, #48]	; (8007a6c <__libc_init_array+0x44>)
 8007a3c:	f002 fe5c 	bl	800a6f8 <_init>
 8007a40:	1b64      	subs	r4, r4, r5
 8007a42:	10a4      	asrs	r4, r4, #2
 8007a44:	2600      	movs	r6, #0
 8007a46:	42a6      	cmp	r6, r4
 8007a48:	d105      	bne.n	8007a56 <__libc_init_array+0x2e>
 8007a4a:	bd70      	pop	{r4, r5, r6, pc}
 8007a4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a50:	4798      	blx	r3
 8007a52:	3601      	adds	r6, #1
 8007a54:	e7ee      	b.n	8007a34 <__libc_init_array+0xc>
 8007a56:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a5a:	4798      	blx	r3
 8007a5c:	3601      	adds	r6, #1
 8007a5e:	e7f2      	b.n	8007a46 <__libc_init_array+0x1e>
 8007a60:	0800acac 	.word	0x0800acac
 8007a64:	0800acac 	.word	0x0800acac
 8007a68:	0800acac 	.word	0x0800acac
 8007a6c:	0800acb0 	.word	0x0800acb0

08007a70 <memset>:
 8007a70:	4402      	add	r2, r0
 8007a72:	4603      	mov	r3, r0
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d100      	bne.n	8007a7a <memset+0xa>
 8007a78:	4770      	bx	lr
 8007a7a:	f803 1b01 	strb.w	r1, [r3], #1
 8007a7e:	e7f9      	b.n	8007a74 <memset+0x4>

08007a80 <__cvt>:
 8007a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a82:	ed2d 8b02 	vpush	{d8}
 8007a86:	eeb0 8b40 	vmov.f64	d8, d0
 8007a8a:	b085      	sub	sp, #20
 8007a8c:	4617      	mov	r7, r2
 8007a8e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007a90:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007a92:	ee18 2a90 	vmov	r2, s17
 8007a96:	f025 0520 	bic.w	r5, r5, #32
 8007a9a:	2a00      	cmp	r2, #0
 8007a9c:	bfb6      	itet	lt
 8007a9e:	222d      	movlt	r2, #45	; 0x2d
 8007aa0:	2200      	movge	r2, #0
 8007aa2:	eeb1 8b40 	vneglt.f64	d8, d0
 8007aa6:	2d46      	cmp	r5, #70	; 0x46
 8007aa8:	460c      	mov	r4, r1
 8007aaa:	701a      	strb	r2, [r3, #0]
 8007aac:	d004      	beq.n	8007ab8 <__cvt+0x38>
 8007aae:	2d45      	cmp	r5, #69	; 0x45
 8007ab0:	d100      	bne.n	8007ab4 <__cvt+0x34>
 8007ab2:	3401      	adds	r4, #1
 8007ab4:	2102      	movs	r1, #2
 8007ab6:	e000      	b.n	8007aba <__cvt+0x3a>
 8007ab8:	2103      	movs	r1, #3
 8007aba:	ab03      	add	r3, sp, #12
 8007abc:	9301      	str	r3, [sp, #4]
 8007abe:	ab02      	add	r3, sp, #8
 8007ac0:	9300      	str	r3, [sp, #0]
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4633      	mov	r3, r6
 8007ac6:	eeb0 0b48 	vmov.f64	d0, d8
 8007aca:	f000 fcc9 	bl	8008460 <_dtoa_r>
 8007ace:	2d47      	cmp	r5, #71	; 0x47
 8007ad0:	d101      	bne.n	8007ad6 <__cvt+0x56>
 8007ad2:	07fb      	lsls	r3, r7, #31
 8007ad4:	d51a      	bpl.n	8007b0c <__cvt+0x8c>
 8007ad6:	2d46      	cmp	r5, #70	; 0x46
 8007ad8:	eb00 0204 	add.w	r2, r0, r4
 8007adc:	d10c      	bne.n	8007af8 <__cvt+0x78>
 8007ade:	7803      	ldrb	r3, [r0, #0]
 8007ae0:	2b30      	cmp	r3, #48	; 0x30
 8007ae2:	d107      	bne.n	8007af4 <__cvt+0x74>
 8007ae4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aec:	bf1c      	itt	ne
 8007aee:	f1c4 0401 	rsbne	r4, r4, #1
 8007af2:	6034      	strne	r4, [r6, #0]
 8007af4:	6833      	ldr	r3, [r6, #0]
 8007af6:	441a      	add	r2, r3
 8007af8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b00:	bf08      	it	eq
 8007b02:	9203      	streq	r2, [sp, #12]
 8007b04:	2130      	movs	r1, #48	; 0x30
 8007b06:	9b03      	ldr	r3, [sp, #12]
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d307      	bcc.n	8007b1c <__cvt+0x9c>
 8007b0c:	9b03      	ldr	r3, [sp, #12]
 8007b0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007b10:	1a1b      	subs	r3, r3, r0
 8007b12:	6013      	str	r3, [r2, #0]
 8007b14:	b005      	add	sp, #20
 8007b16:	ecbd 8b02 	vpop	{d8}
 8007b1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b1c:	1c5c      	adds	r4, r3, #1
 8007b1e:	9403      	str	r4, [sp, #12]
 8007b20:	7019      	strb	r1, [r3, #0]
 8007b22:	e7f0      	b.n	8007b06 <__cvt+0x86>

08007b24 <__exponent>:
 8007b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007b26:	4603      	mov	r3, r0
 8007b28:	2900      	cmp	r1, #0
 8007b2a:	bfb8      	it	lt
 8007b2c:	4249      	neglt	r1, r1
 8007b2e:	f803 2b02 	strb.w	r2, [r3], #2
 8007b32:	bfb4      	ite	lt
 8007b34:	222d      	movlt	r2, #45	; 0x2d
 8007b36:	222b      	movge	r2, #43	; 0x2b
 8007b38:	2909      	cmp	r1, #9
 8007b3a:	7042      	strb	r2, [r0, #1]
 8007b3c:	dd2a      	ble.n	8007b94 <__exponent+0x70>
 8007b3e:	f10d 0407 	add.w	r4, sp, #7
 8007b42:	46a4      	mov	ip, r4
 8007b44:	270a      	movs	r7, #10
 8007b46:	46a6      	mov	lr, r4
 8007b48:	460a      	mov	r2, r1
 8007b4a:	fb91 f6f7 	sdiv	r6, r1, r7
 8007b4e:	fb07 1516 	mls	r5, r7, r6, r1
 8007b52:	3530      	adds	r5, #48	; 0x30
 8007b54:	2a63      	cmp	r2, #99	; 0x63
 8007b56:	f104 34ff 	add.w	r4, r4, #4294967295
 8007b5a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007b5e:	4631      	mov	r1, r6
 8007b60:	dcf1      	bgt.n	8007b46 <__exponent+0x22>
 8007b62:	3130      	adds	r1, #48	; 0x30
 8007b64:	f1ae 0502 	sub.w	r5, lr, #2
 8007b68:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007b6c:	1c44      	adds	r4, r0, #1
 8007b6e:	4629      	mov	r1, r5
 8007b70:	4561      	cmp	r1, ip
 8007b72:	d30a      	bcc.n	8007b8a <__exponent+0x66>
 8007b74:	f10d 0209 	add.w	r2, sp, #9
 8007b78:	eba2 020e 	sub.w	r2, r2, lr
 8007b7c:	4565      	cmp	r5, ip
 8007b7e:	bf88      	it	hi
 8007b80:	2200      	movhi	r2, #0
 8007b82:	4413      	add	r3, r2
 8007b84:	1a18      	subs	r0, r3, r0
 8007b86:	b003      	add	sp, #12
 8007b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b8e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007b92:	e7ed      	b.n	8007b70 <__exponent+0x4c>
 8007b94:	2330      	movs	r3, #48	; 0x30
 8007b96:	3130      	adds	r1, #48	; 0x30
 8007b98:	7083      	strb	r3, [r0, #2]
 8007b9a:	70c1      	strb	r1, [r0, #3]
 8007b9c:	1d03      	adds	r3, r0, #4
 8007b9e:	e7f1      	b.n	8007b84 <__exponent+0x60>

08007ba0 <_printf_float>:
 8007ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba4:	b08b      	sub	sp, #44	; 0x2c
 8007ba6:	460c      	mov	r4, r1
 8007ba8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007bac:	4616      	mov	r6, r2
 8007bae:	461f      	mov	r7, r3
 8007bb0:	4605      	mov	r5, r0
 8007bb2:	f001 f9c3 	bl	8008f3c <_localeconv_r>
 8007bb6:	f8d0 b000 	ldr.w	fp, [r0]
 8007bba:	4658      	mov	r0, fp
 8007bbc:	f7f8 fb90 	bl	80002e0 <strlen>
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	9308      	str	r3, [sp, #32]
 8007bc4:	f8d8 3000 	ldr.w	r3, [r8]
 8007bc8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007bcc:	6822      	ldr	r2, [r4, #0]
 8007bce:	3307      	adds	r3, #7
 8007bd0:	f023 0307 	bic.w	r3, r3, #7
 8007bd4:	f103 0108 	add.w	r1, r3, #8
 8007bd8:	f8c8 1000 	str.w	r1, [r8]
 8007bdc:	4682      	mov	sl, r0
 8007bde:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007be2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8007be6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8007e48 <_printf_float+0x2a8>
 8007bea:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007bee:	eeb0 6bc0 	vabs.f64	d6, d0
 8007bf2:	eeb4 6b47 	vcmp.f64	d6, d7
 8007bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bfa:	dd24      	ble.n	8007c46 <_printf_float+0xa6>
 8007bfc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c04:	d502      	bpl.n	8007c0c <_printf_float+0x6c>
 8007c06:	232d      	movs	r3, #45	; 0x2d
 8007c08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c0c:	4b90      	ldr	r3, [pc, #576]	; (8007e50 <_printf_float+0x2b0>)
 8007c0e:	4891      	ldr	r0, [pc, #580]	; (8007e54 <_printf_float+0x2b4>)
 8007c10:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007c14:	bf94      	ite	ls
 8007c16:	4698      	movls	r8, r3
 8007c18:	4680      	movhi	r8, r0
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	6123      	str	r3, [r4, #16]
 8007c1e:	f022 0204 	bic.w	r2, r2, #4
 8007c22:	2300      	movs	r3, #0
 8007c24:	6022      	str	r2, [r4, #0]
 8007c26:	9304      	str	r3, [sp, #16]
 8007c28:	9700      	str	r7, [sp, #0]
 8007c2a:	4633      	mov	r3, r6
 8007c2c:	aa09      	add	r2, sp, #36	; 0x24
 8007c2e:	4621      	mov	r1, r4
 8007c30:	4628      	mov	r0, r5
 8007c32:	f000 f9d3 	bl	8007fdc <_printf_common>
 8007c36:	3001      	adds	r0, #1
 8007c38:	f040 808a 	bne.w	8007d50 <_printf_float+0x1b0>
 8007c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c40:	b00b      	add	sp, #44	; 0x2c
 8007c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c46:	eeb4 0b40 	vcmp.f64	d0, d0
 8007c4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c4e:	d709      	bvc.n	8007c64 <_printf_float+0xc4>
 8007c50:	ee10 3a90 	vmov	r3, s1
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	bfbc      	itt	lt
 8007c58:	232d      	movlt	r3, #45	; 0x2d
 8007c5a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007c5e:	487e      	ldr	r0, [pc, #504]	; (8007e58 <_printf_float+0x2b8>)
 8007c60:	4b7e      	ldr	r3, [pc, #504]	; (8007e5c <_printf_float+0x2bc>)
 8007c62:	e7d5      	b.n	8007c10 <_printf_float+0x70>
 8007c64:	6863      	ldr	r3, [r4, #4]
 8007c66:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007c6a:	9104      	str	r1, [sp, #16]
 8007c6c:	1c59      	adds	r1, r3, #1
 8007c6e:	d13c      	bne.n	8007cea <_printf_float+0x14a>
 8007c70:	2306      	movs	r3, #6
 8007c72:	6063      	str	r3, [r4, #4]
 8007c74:	2300      	movs	r3, #0
 8007c76:	9303      	str	r3, [sp, #12]
 8007c78:	ab08      	add	r3, sp, #32
 8007c7a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007c7e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007c82:	ab07      	add	r3, sp, #28
 8007c84:	6861      	ldr	r1, [r4, #4]
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	6022      	str	r2, [r4, #0]
 8007c8a:	f10d 031b 	add.w	r3, sp, #27
 8007c8e:	4628      	mov	r0, r5
 8007c90:	f7ff fef6 	bl	8007a80 <__cvt>
 8007c94:	9b04      	ldr	r3, [sp, #16]
 8007c96:	9907      	ldr	r1, [sp, #28]
 8007c98:	2b47      	cmp	r3, #71	; 0x47
 8007c9a:	4680      	mov	r8, r0
 8007c9c:	d108      	bne.n	8007cb0 <_printf_float+0x110>
 8007c9e:	1cc8      	adds	r0, r1, #3
 8007ca0:	db02      	blt.n	8007ca8 <_printf_float+0x108>
 8007ca2:	6863      	ldr	r3, [r4, #4]
 8007ca4:	4299      	cmp	r1, r3
 8007ca6:	dd41      	ble.n	8007d2c <_printf_float+0x18c>
 8007ca8:	f1a9 0902 	sub.w	r9, r9, #2
 8007cac:	fa5f f989 	uxtb.w	r9, r9
 8007cb0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007cb4:	d820      	bhi.n	8007cf8 <_printf_float+0x158>
 8007cb6:	3901      	subs	r1, #1
 8007cb8:	464a      	mov	r2, r9
 8007cba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007cbe:	9107      	str	r1, [sp, #28]
 8007cc0:	f7ff ff30 	bl	8007b24 <__exponent>
 8007cc4:	9a08      	ldr	r2, [sp, #32]
 8007cc6:	9004      	str	r0, [sp, #16]
 8007cc8:	1813      	adds	r3, r2, r0
 8007cca:	2a01      	cmp	r2, #1
 8007ccc:	6123      	str	r3, [r4, #16]
 8007cce:	dc02      	bgt.n	8007cd6 <_printf_float+0x136>
 8007cd0:	6822      	ldr	r2, [r4, #0]
 8007cd2:	07d2      	lsls	r2, r2, #31
 8007cd4:	d501      	bpl.n	8007cda <_printf_float+0x13a>
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	6123      	str	r3, [r4, #16]
 8007cda:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d0a2      	beq.n	8007c28 <_printf_float+0x88>
 8007ce2:	232d      	movs	r3, #45	; 0x2d
 8007ce4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ce8:	e79e      	b.n	8007c28 <_printf_float+0x88>
 8007cea:	9904      	ldr	r1, [sp, #16]
 8007cec:	2947      	cmp	r1, #71	; 0x47
 8007cee:	d1c1      	bne.n	8007c74 <_printf_float+0xd4>
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d1bf      	bne.n	8007c74 <_printf_float+0xd4>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	e7bc      	b.n	8007c72 <_printf_float+0xd2>
 8007cf8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007cfc:	d118      	bne.n	8007d30 <_printf_float+0x190>
 8007cfe:	2900      	cmp	r1, #0
 8007d00:	6863      	ldr	r3, [r4, #4]
 8007d02:	dd0b      	ble.n	8007d1c <_printf_float+0x17c>
 8007d04:	6121      	str	r1, [r4, #16]
 8007d06:	b913      	cbnz	r3, 8007d0e <_printf_float+0x16e>
 8007d08:	6822      	ldr	r2, [r4, #0]
 8007d0a:	07d0      	lsls	r0, r2, #31
 8007d0c:	d502      	bpl.n	8007d14 <_printf_float+0x174>
 8007d0e:	3301      	adds	r3, #1
 8007d10:	440b      	add	r3, r1
 8007d12:	6123      	str	r3, [r4, #16]
 8007d14:	2300      	movs	r3, #0
 8007d16:	65a1      	str	r1, [r4, #88]	; 0x58
 8007d18:	9304      	str	r3, [sp, #16]
 8007d1a:	e7de      	b.n	8007cda <_printf_float+0x13a>
 8007d1c:	b913      	cbnz	r3, 8007d24 <_printf_float+0x184>
 8007d1e:	6822      	ldr	r2, [r4, #0]
 8007d20:	07d2      	lsls	r2, r2, #31
 8007d22:	d501      	bpl.n	8007d28 <_printf_float+0x188>
 8007d24:	3302      	adds	r3, #2
 8007d26:	e7f4      	b.n	8007d12 <_printf_float+0x172>
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e7f2      	b.n	8007d12 <_printf_float+0x172>
 8007d2c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007d30:	9b08      	ldr	r3, [sp, #32]
 8007d32:	4299      	cmp	r1, r3
 8007d34:	db05      	blt.n	8007d42 <_printf_float+0x1a2>
 8007d36:	6823      	ldr	r3, [r4, #0]
 8007d38:	6121      	str	r1, [r4, #16]
 8007d3a:	07d8      	lsls	r0, r3, #31
 8007d3c:	d5ea      	bpl.n	8007d14 <_printf_float+0x174>
 8007d3e:	1c4b      	adds	r3, r1, #1
 8007d40:	e7e7      	b.n	8007d12 <_printf_float+0x172>
 8007d42:	2900      	cmp	r1, #0
 8007d44:	bfd4      	ite	le
 8007d46:	f1c1 0202 	rsble	r2, r1, #2
 8007d4a:	2201      	movgt	r2, #1
 8007d4c:	4413      	add	r3, r2
 8007d4e:	e7e0      	b.n	8007d12 <_printf_float+0x172>
 8007d50:	6823      	ldr	r3, [r4, #0]
 8007d52:	055a      	lsls	r2, r3, #21
 8007d54:	d407      	bmi.n	8007d66 <_printf_float+0x1c6>
 8007d56:	6923      	ldr	r3, [r4, #16]
 8007d58:	4642      	mov	r2, r8
 8007d5a:	4631      	mov	r1, r6
 8007d5c:	4628      	mov	r0, r5
 8007d5e:	47b8      	blx	r7
 8007d60:	3001      	adds	r0, #1
 8007d62:	d12a      	bne.n	8007dba <_printf_float+0x21a>
 8007d64:	e76a      	b.n	8007c3c <_printf_float+0x9c>
 8007d66:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007d6a:	f240 80e2 	bls.w	8007f32 <_printf_float+0x392>
 8007d6e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007d72:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d7a:	d133      	bne.n	8007de4 <_printf_float+0x244>
 8007d7c:	4a38      	ldr	r2, [pc, #224]	; (8007e60 <_printf_float+0x2c0>)
 8007d7e:	2301      	movs	r3, #1
 8007d80:	4631      	mov	r1, r6
 8007d82:	4628      	mov	r0, r5
 8007d84:	47b8      	blx	r7
 8007d86:	3001      	adds	r0, #1
 8007d88:	f43f af58 	beq.w	8007c3c <_printf_float+0x9c>
 8007d8c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007d90:	429a      	cmp	r2, r3
 8007d92:	db02      	blt.n	8007d9a <_printf_float+0x1fa>
 8007d94:	6823      	ldr	r3, [r4, #0]
 8007d96:	07d8      	lsls	r0, r3, #31
 8007d98:	d50f      	bpl.n	8007dba <_printf_float+0x21a>
 8007d9a:	4653      	mov	r3, sl
 8007d9c:	465a      	mov	r2, fp
 8007d9e:	4631      	mov	r1, r6
 8007da0:	4628      	mov	r0, r5
 8007da2:	47b8      	blx	r7
 8007da4:	3001      	adds	r0, #1
 8007da6:	f43f af49 	beq.w	8007c3c <_printf_float+0x9c>
 8007daa:	f04f 0800 	mov.w	r8, #0
 8007dae:	f104 091a 	add.w	r9, r4, #26
 8007db2:	9b08      	ldr	r3, [sp, #32]
 8007db4:	3b01      	subs	r3, #1
 8007db6:	4543      	cmp	r3, r8
 8007db8:	dc09      	bgt.n	8007dce <_printf_float+0x22e>
 8007dba:	6823      	ldr	r3, [r4, #0]
 8007dbc:	079b      	lsls	r3, r3, #30
 8007dbe:	f100 8108 	bmi.w	8007fd2 <_printf_float+0x432>
 8007dc2:	68e0      	ldr	r0, [r4, #12]
 8007dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dc6:	4298      	cmp	r0, r3
 8007dc8:	bfb8      	it	lt
 8007dca:	4618      	movlt	r0, r3
 8007dcc:	e738      	b.n	8007c40 <_printf_float+0xa0>
 8007dce:	2301      	movs	r3, #1
 8007dd0:	464a      	mov	r2, r9
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	47b8      	blx	r7
 8007dd8:	3001      	adds	r0, #1
 8007dda:	f43f af2f 	beq.w	8007c3c <_printf_float+0x9c>
 8007dde:	f108 0801 	add.w	r8, r8, #1
 8007de2:	e7e6      	b.n	8007db2 <_printf_float+0x212>
 8007de4:	9b07      	ldr	r3, [sp, #28]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	dc3c      	bgt.n	8007e64 <_printf_float+0x2c4>
 8007dea:	4a1d      	ldr	r2, [pc, #116]	; (8007e60 <_printf_float+0x2c0>)
 8007dec:	2301      	movs	r3, #1
 8007dee:	4631      	mov	r1, r6
 8007df0:	4628      	mov	r0, r5
 8007df2:	47b8      	blx	r7
 8007df4:	3001      	adds	r0, #1
 8007df6:	f43f af21 	beq.w	8007c3c <_printf_float+0x9c>
 8007dfa:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	d102      	bne.n	8007e08 <_printf_float+0x268>
 8007e02:	6823      	ldr	r3, [r4, #0]
 8007e04:	07d9      	lsls	r1, r3, #31
 8007e06:	d5d8      	bpl.n	8007dba <_printf_float+0x21a>
 8007e08:	4653      	mov	r3, sl
 8007e0a:	465a      	mov	r2, fp
 8007e0c:	4631      	mov	r1, r6
 8007e0e:	4628      	mov	r0, r5
 8007e10:	47b8      	blx	r7
 8007e12:	3001      	adds	r0, #1
 8007e14:	f43f af12 	beq.w	8007c3c <_printf_float+0x9c>
 8007e18:	f04f 0900 	mov.w	r9, #0
 8007e1c:	f104 0a1a 	add.w	sl, r4, #26
 8007e20:	9b07      	ldr	r3, [sp, #28]
 8007e22:	425b      	negs	r3, r3
 8007e24:	454b      	cmp	r3, r9
 8007e26:	dc01      	bgt.n	8007e2c <_printf_float+0x28c>
 8007e28:	9b08      	ldr	r3, [sp, #32]
 8007e2a:	e795      	b.n	8007d58 <_printf_float+0x1b8>
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	4652      	mov	r2, sl
 8007e30:	4631      	mov	r1, r6
 8007e32:	4628      	mov	r0, r5
 8007e34:	47b8      	blx	r7
 8007e36:	3001      	adds	r0, #1
 8007e38:	f43f af00 	beq.w	8007c3c <_printf_float+0x9c>
 8007e3c:	f109 0901 	add.w	r9, r9, #1
 8007e40:	e7ee      	b.n	8007e20 <_printf_float+0x280>
 8007e42:	bf00      	nop
 8007e44:	f3af 8000 	nop.w
 8007e48:	ffffffff 	.word	0xffffffff
 8007e4c:	7fefffff 	.word	0x7fefffff
 8007e50:	0800a8cc 	.word	0x0800a8cc
 8007e54:	0800a8d0 	.word	0x0800a8d0
 8007e58:	0800a8d8 	.word	0x0800a8d8
 8007e5c:	0800a8d4 	.word	0x0800a8d4
 8007e60:	0800a8dc 	.word	0x0800a8dc
 8007e64:	9a08      	ldr	r2, [sp, #32]
 8007e66:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	bfa8      	it	ge
 8007e6c:	461a      	movge	r2, r3
 8007e6e:	2a00      	cmp	r2, #0
 8007e70:	4691      	mov	r9, r2
 8007e72:	dc38      	bgt.n	8007ee6 <_printf_float+0x346>
 8007e74:	2300      	movs	r3, #0
 8007e76:	9305      	str	r3, [sp, #20]
 8007e78:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e7c:	f104 021a 	add.w	r2, r4, #26
 8007e80:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e82:	9905      	ldr	r1, [sp, #20]
 8007e84:	9304      	str	r3, [sp, #16]
 8007e86:	eba3 0309 	sub.w	r3, r3, r9
 8007e8a:	428b      	cmp	r3, r1
 8007e8c:	dc33      	bgt.n	8007ef6 <_printf_float+0x356>
 8007e8e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	db3c      	blt.n	8007f10 <_printf_float+0x370>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	07da      	lsls	r2, r3, #31
 8007e9a:	d439      	bmi.n	8007f10 <_printf_float+0x370>
 8007e9c:	9b08      	ldr	r3, [sp, #32]
 8007e9e:	9a04      	ldr	r2, [sp, #16]
 8007ea0:	9907      	ldr	r1, [sp, #28]
 8007ea2:	1a9a      	subs	r2, r3, r2
 8007ea4:	eba3 0901 	sub.w	r9, r3, r1
 8007ea8:	4591      	cmp	r9, r2
 8007eaa:	bfa8      	it	ge
 8007eac:	4691      	movge	r9, r2
 8007eae:	f1b9 0f00 	cmp.w	r9, #0
 8007eb2:	dc35      	bgt.n	8007f20 <_printf_float+0x380>
 8007eb4:	f04f 0800 	mov.w	r8, #0
 8007eb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ebc:	f104 0a1a 	add.w	sl, r4, #26
 8007ec0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8007ec4:	1a9b      	subs	r3, r3, r2
 8007ec6:	eba3 0309 	sub.w	r3, r3, r9
 8007eca:	4543      	cmp	r3, r8
 8007ecc:	f77f af75 	ble.w	8007dba <_printf_float+0x21a>
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	4652      	mov	r2, sl
 8007ed4:	4631      	mov	r1, r6
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	47b8      	blx	r7
 8007eda:	3001      	adds	r0, #1
 8007edc:	f43f aeae 	beq.w	8007c3c <_printf_float+0x9c>
 8007ee0:	f108 0801 	add.w	r8, r8, #1
 8007ee4:	e7ec      	b.n	8007ec0 <_printf_float+0x320>
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	4631      	mov	r1, r6
 8007eea:	4642      	mov	r2, r8
 8007eec:	4628      	mov	r0, r5
 8007eee:	47b8      	blx	r7
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	d1bf      	bne.n	8007e74 <_printf_float+0x2d4>
 8007ef4:	e6a2      	b.n	8007c3c <_printf_float+0x9c>
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	4631      	mov	r1, r6
 8007efa:	4628      	mov	r0, r5
 8007efc:	9204      	str	r2, [sp, #16]
 8007efe:	47b8      	blx	r7
 8007f00:	3001      	adds	r0, #1
 8007f02:	f43f ae9b 	beq.w	8007c3c <_printf_float+0x9c>
 8007f06:	9b05      	ldr	r3, [sp, #20]
 8007f08:	9a04      	ldr	r2, [sp, #16]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	9305      	str	r3, [sp, #20]
 8007f0e:	e7b7      	b.n	8007e80 <_printf_float+0x2e0>
 8007f10:	4653      	mov	r3, sl
 8007f12:	465a      	mov	r2, fp
 8007f14:	4631      	mov	r1, r6
 8007f16:	4628      	mov	r0, r5
 8007f18:	47b8      	blx	r7
 8007f1a:	3001      	adds	r0, #1
 8007f1c:	d1be      	bne.n	8007e9c <_printf_float+0x2fc>
 8007f1e:	e68d      	b.n	8007c3c <_printf_float+0x9c>
 8007f20:	9a04      	ldr	r2, [sp, #16]
 8007f22:	464b      	mov	r3, r9
 8007f24:	4442      	add	r2, r8
 8007f26:	4631      	mov	r1, r6
 8007f28:	4628      	mov	r0, r5
 8007f2a:	47b8      	blx	r7
 8007f2c:	3001      	adds	r0, #1
 8007f2e:	d1c1      	bne.n	8007eb4 <_printf_float+0x314>
 8007f30:	e684      	b.n	8007c3c <_printf_float+0x9c>
 8007f32:	9a08      	ldr	r2, [sp, #32]
 8007f34:	2a01      	cmp	r2, #1
 8007f36:	dc01      	bgt.n	8007f3c <_printf_float+0x39c>
 8007f38:	07db      	lsls	r3, r3, #31
 8007f3a:	d537      	bpl.n	8007fac <_printf_float+0x40c>
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	4642      	mov	r2, r8
 8007f40:	4631      	mov	r1, r6
 8007f42:	4628      	mov	r0, r5
 8007f44:	47b8      	blx	r7
 8007f46:	3001      	adds	r0, #1
 8007f48:	f43f ae78 	beq.w	8007c3c <_printf_float+0x9c>
 8007f4c:	4653      	mov	r3, sl
 8007f4e:	465a      	mov	r2, fp
 8007f50:	4631      	mov	r1, r6
 8007f52:	4628      	mov	r0, r5
 8007f54:	47b8      	blx	r7
 8007f56:	3001      	adds	r0, #1
 8007f58:	f43f ae70 	beq.w	8007c3c <_printf_float+0x9c>
 8007f5c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007f60:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f68:	d01b      	beq.n	8007fa2 <_printf_float+0x402>
 8007f6a:	9b08      	ldr	r3, [sp, #32]
 8007f6c:	f108 0201 	add.w	r2, r8, #1
 8007f70:	3b01      	subs	r3, #1
 8007f72:	4631      	mov	r1, r6
 8007f74:	4628      	mov	r0, r5
 8007f76:	47b8      	blx	r7
 8007f78:	3001      	adds	r0, #1
 8007f7a:	d10e      	bne.n	8007f9a <_printf_float+0x3fa>
 8007f7c:	e65e      	b.n	8007c3c <_printf_float+0x9c>
 8007f7e:	2301      	movs	r3, #1
 8007f80:	464a      	mov	r2, r9
 8007f82:	4631      	mov	r1, r6
 8007f84:	4628      	mov	r0, r5
 8007f86:	47b8      	blx	r7
 8007f88:	3001      	adds	r0, #1
 8007f8a:	f43f ae57 	beq.w	8007c3c <_printf_float+0x9c>
 8007f8e:	f108 0801 	add.w	r8, r8, #1
 8007f92:	9b08      	ldr	r3, [sp, #32]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	4543      	cmp	r3, r8
 8007f98:	dcf1      	bgt.n	8007f7e <_printf_float+0x3de>
 8007f9a:	9b04      	ldr	r3, [sp, #16]
 8007f9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007fa0:	e6db      	b.n	8007d5a <_printf_float+0x1ba>
 8007fa2:	f04f 0800 	mov.w	r8, #0
 8007fa6:	f104 091a 	add.w	r9, r4, #26
 8007faa:	e7f2      	b.n	8007f92 <_printf_float+0x3f2>
 8007fac:	2301      	movs	r3, #1
 8007fae:	4642      	mov	r2, r8
 8007fb0:	e7df      	b.n	8007f72 <_printf_float+0x3d2>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	464a      	mov	r2, r9
 8007fb6:	4631      	mov	r1, r6
 8007fb8:	4628      	mov	r0, r5
 8007fba:	47b8      	blx	r7
 8007fbc:	3001      	adds	r0, #1
 8007fbe:	f43f ae3d 	beq.w	8007c3c <_printf_float+0x9c>
 8007fc2:	f108 0801 	add.w	r8, r8, #1
 8007fc6:	68e3      	ldr	r3, [r4, #12]
 8007fc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fca:	1a5b      	subs	r3, r3, r1
 8007fcc:	4543      	cmp	r3, r8
 8007fce:	dcf0      	bgt.n	8007fb2 <_printf_float+0x412>
 8007fd0:	e6f7      	b.n	8007dc2 <_printf_float+0x222>
 8007fd2:	f04f 0800 	mov.w	r8, #0
 8007fd6:	f104 0919 	add.w	r9, r4, #25
 8007fda:	e7f4      	b.n	8007fc6 <_printf_float+0x426>

08007fdc <_printf_common>:
 8007fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fe0:	4616      	mov	r6, r2
 8007fe2:	4699      	mov	r9, r3
 8007fe4:	688a      	ldr	r2, [r1, #8]
 8007fe6:	690b      	ldr	r3, [r1, #16]
 8007fe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007fec:	4293      	cmp	r3, r2
 8007fee:	bfb8      	it	lt
 8007ff0:	4613      	movlt	r3, r2
 8007ff2:	6033      	str	r3, [r6, #0]
 8007ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ff8:	4607      	mov	r7, r0
 8007ffa:	460c      	mov	r4, r1
 8007ffc:	b10a      	cbz	r2, 8008002 <_printf_common+0x26>
 8007ffe:	3301      	adds	r3, #1
 8008000:	6033      	str	r3, [r6, #0]
 8008002:	6823      	ldr	r3, [r4, #0]
 8008004:	0699      	lsls	r1, r3, #26
 8008006:	bf42      	ittt	mi
 8008008:	6833      	ldrmi	r3, [r6, #0]
 800800a:	3302      	addmi	r3, #2
 800800c:	6033      	strmi	r3, [r6, #0]
 800800e:	6825      	ldr	r5, [r4, #0]
 8008010:	f015 0506 	ands.w	r5, r5, #6
 8008014:	d106      	bne.n	8008024 <_printf_common+0x48>
 8008016:	f104 0a19 	add.w	sl, r4, #25
 800801a:	68e3      	ldr	r3, [r4, #12]
 800801c:	6832      	ldr	r2, [r6, #0]
 800801e:	1a9b      	subs	r3, r3, r2
 8008020:	42ab      	cmp	r3, r5
 8008022:	dc26      	bgt.n	8008072 <_printf_common+0x96>
 8008024:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008028:	1e13      	subs	r3, r2, #0
 800802a:	6822      	ldr	r2, [r4, #0]
 800802c:	bf18      	it	ne
 800802e:	2301      	movne	r3, #1
 8008030:	0692      	lsls	r2, r2, #26
 8008032:	d42b      	bmi.n	800808c <_printf_common+0xb0>
 8008034:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008038:	4649      	mov	r1, r9
 800803a:	4638      	mov	r0, r7
 800803c:	47c0      	blx	r8
 800803e:	3001      	adds	r0, #1
 8008040:	d01e      	beq.n	8008080 <_printf_common+0xa4>
 8008042:	6823      	ldr	r3, [r4, #0]
 8008044:	68e5      	ldr	r5, [r4, #12]
 8008046:	6832      	ldr	r2, [r6, #0]
 8008048:	f003 0306 	and.w	r3, r3, #6
 800804c:	2b04      	cmp	r3, #4
 800804e:	bf08      	it	eq
 8008050:	1aad      	subeq	r5, r5, r2
 8008052:	68a3      	ldr	r3, [r4, #8]
 8008054:	6922      	ldr	r2, [r4, #16]
 8008056:	bf0c      	ite	eq
 8008058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800805c:	2500      	movne	r5, #0
 800805e:	4293      	cmp	r3, r2
 8008060:	bfc4      	itt	gt
 8008062:	1a9b      	subgt	r3, r3, r2
 8008064:	18ed      	addgt	r5, r5, r3
 8008066:	2600      	movs	r6, #0
 8008068:	341a      	adds	r4, #26
 800806a:	42b5      	cmp	r5, r6
 800806c:	d11a      	bne.n	80080a4 <_printf_common+0xc8>
 800806e:	2000      	movs	r0, #0
 8008070:	e008      	b.n	8008084 <_printf_common+0xa8>
 8008072:	2301      	movs	r3, #1
 8008074:	4652      	mov	r2, sl
 8008076:	4649      	mov	r1, r9
 8008078:	4638      	mov	r0, r7
 800807a:	47c0      	blx	r8
 800807c:	3001      	adds	r0, #1
 800807e:	d103      	bne.n	8008088 <_printf_common+0xac>
 8008080:	f04f 30ff 	mov.w	r0, #4294967295
 8008084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008088:	3501      	adds	r5, #1
 800808a:	e7c6      	b.n	800801a <_printf_common+0x3e>
 800808c:	18e1      	adds	r1, r4, r3
 800808e:	1c5a      	adds	r2, r3, #1
 8008090:	2030      	movs	r0, #48	; 0x30
 8008092:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008096:	4422      	add	r2, r4
 8008098:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800809c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80080a0:	3302      	adds	r3, #2
 80080a2:	e7c7      	b.n	8008034 <_printf_common+0x58>
 80080a4:	2301      	movs	r3, #1
 80080a6:	4622      	mov	r2, r4
 80080a8:	4649      	mov	r1, r9
 80080aa:	4638      	mov	r0, r7
 80080ac:	47c0      	blx	r8
 80080ae:	3001      	adds	r0, #1
 80080b0:	d0e6      	beq.n	8008080 <_printf_common+0xa4>
 80080b2:	3601      	adds	r6, #1
 80080b4:	e7d9      	b.n	800806a <_printf_common+0x8e>
	...

080080b8 <_printf_i>:
 80080b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080bc:	7e0f      	ldrb	r7, [r1, #24]
 80080be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80080c0:	2f78      	cmp	r7, #120	; 0x78
 80080c2:	4691      	mov	r9, r2
 80080c4:	4680      	mov	r8, r0
 80080c6:	460c      	mov	r4, r1
 80080c8:	469a      	mov	sl, r3
 80080ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80080ce:	d807      	bhi.n	80080e0 <_printf_i+0x28>
 80080d0:	2f62      	cmp	r7, #98	; 0x62
 80080d2:	d80a      	bhi.n	80080ea <_printf_i+0x32>
 80080d4:	2f00      	cmp	r7, #0
 80080d6:	f000 80d8 	beq.w	800828a <_printf_i+0x1d2>
 80080da:	2f58      	cmp	r7, #88	; 0x58
 80080dc:	f000 80a3 	beq.w	8008226 <_printf_i+0x16e>
 80080e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80080e8:	e03a      	b.n	8008160 <_printf_i+0xa8>
 80080ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80080ee:	2b15      	cmp	r3, #21
 80080f0:	d8f6      	bhi.n	80080e0 <_printf_i+0x28>
 80080f2:	a101      	add	r1, pc, #4	; (adr r1, 80080f8 <_printf_i+0x40>)
 80080f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080f8:	08008151 	.word	0x08008151
 80080fc:	08008165 	.word	0x08008165
 8008100:	080080e1 	.word	0x080080e1
 8008104:	080080e1 	.word	0x080080e1
 8008108:	080080e1 	.word	0x080080e1
 800810c:	080080e1 	.word	0x080080e1
 8008110:	08008165 	.word	0x08008165
 8008114:	080080e1 	.word	0x080080e1
 8008118:	080080e1 	.word	0x080080e1
 800811c:	080080e1 	.word	0x080080e1
 8008120:	080080e1 	.word	0x080080e1
 8008124:	08008271 	.word	0x08008271
 8008128:	08008195 	.word	0x08008195
 800812c:	08008253 	.word	0x08008253
 8008130:	080080e1 	.word	0x080080e1
 8008134:	080080e1 	.word	0x080080e1
 8008138:	08008293 	.word	0x08008293
 800813c:	080080e1 	.word	0x080080e1
 8008140:	08008195 	.word	0x08008195
 8008144:	080080e1 	.word	0x080080e1
 8008148:	080080e1 	.word	0x080080e1
 800814c:	0800825b 	.word	0x0800825b
 8008150:	682b      	ldr	r3, [r5, #0]
 8008152:	1d1a      	adds	r2, r3, #4
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	602a      	str	r2, [r5, #0]
 8008158:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800815c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008160:	2301      	movs	r3, #1
 8008162:	e0a3      	b.n	80082ac <_printf_i+0x1f4>
 8008164:	6820      	ldr	r0, [r4, #0]
 8008166:	6829      	ldr	r1, [r5, #0]
 8008168:	0606      	lsls	r6, r0, #24
 800816a:	f101 0304 	add.w	r3, r1, #4
 800816e:	d50a      	bpl.n	8008186 <_printf_i+0xce>
 8008170:	680e      	ldr	r6, [r1, #0]
 8008172:	602b      	str	r3, [r5, #0]
 8008174:	2e00      	cmp	r6, #0
 8008176:	da03      	bge.n	8008180 <_printf_i+0xc8>
 8008178:	232d      	movs	r3, #45	; 0x2d
 800817a:	4276      	negs	r6, r6
 800817c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008180:	485e      	ldr	r0, [pc, #376]	; (80082fc <_printf_i+0x244>)
 8008182:	230a      	movs	r3, #10
 8008184:	e019      	b.n	80081ba <_printf_i+0x102>
 8008186:	680e      	ldr	r6, [r1, #0]
 8008188:	602b      	str	r3, [r5, #0]
 800818a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800818e:	bf18      	it	ne
 8008190:	b236      	sxthne	r6, r6
 8008192:	e7ef      	b.n	8008174 <_printf_i+0xbc>
 8008194:	682b      	ldr	r3, [r5, #0]
 8008196:	6820      	ldr	r0, [r4, #0]
 8008198:	1d19      	adds	r1, r3, #4
 800819a:	6029      	str	r1, [r5, #0]
 800819c:	0601      	lsls	r1, r0, #24
 800819e:	d501      	bpl.n	80081a4 <_printf_i+0xec>
 80081a0:	681e      	ldr	r6, [r3, #0]
 80081a2:	e002      	b.n	80081aa <_printf_i+0xf2>
 80081a4:	0646      	lsls	r6, r0, #25
 80081a6:	d5fb      	bpl.n	80081a0 <_printf_i+0xe8>
 80081a8:	881e      	ldrh	r6, [r3, #0]
 80081aa:	4854      	ldr	r0, [pc, #336]	; (80082fc <_printf_i+0x244>)
 80081ac:	2f6f      	cmp	r7, #111	; 0x6f
 80081ae:	bf0c      	ite	eq
 80081b0:	2308      	moveq	r3, #8
 80081b2:	230a      	movne	r3, #10
 80081b4:	2100      	movs	r1, #0
 80081b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80081ba:	6865      	ldr	r5, [r4, #4]
 80081bc:	60a5      	str	r5, [r4, #8]
 80081be:	2d00      	cmp	r5, #0
 80081c0:	bfa2      	ittt	ge
 80081c2:	6821      	ldrge	r1, [r4, #0]
 80081c4:	f021 0104 	bicge.w	r1, r1, #4
 80081c8:	6021      	strge	r1, [r4, #0]
 80081ca:	b90e      	cbnz	r6, 80081d0 <_printf_i+0x118>
 80081cc:	2d00      	cmp	r5, #0
 80081ce:	d04d      	beq.n	800826c <_printf_i+0x1b4>
 80081d0:	4615      	mov	r5, r2
 80081d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80081d6:	fb03 6711 	mls	r7, r3, r1, r6
 80081da:	5dc7      	ldrb	r7, [r0, r7]
 80081dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80081e0:	4637      	mov	r7, r6
 80081e2:	42bb      	cmp	r3, r7
 80081e4:	460e      	mov	r6, r1
 80081e6:	d9f4      	bls.n	80081d2 <_printf_i+0x11a>
 80081e8:	2b08      	cmp	r3, #8
 80081ea:	d10b      	bne.n	8008204 <_printf_i+0x14c>
 80081ec:	6823      	ldr	r3, [r4, #0]
 80081ee:	07de      	lsls	r6, r3, #31
 80081f0:	d508      	bpl.n	8008204 <_printf_i+0x14c>
 80081f2:	6923      	ldr	r3, [r4, #16]
 80081f4:	6861      	ldr	r1, [r4, #4]
 80081f6:	4299      	cmp	r1, r3
 80081f8:	bfde      	ittt	le
 80081fa:	2330      	movle	r3, #48	; 0x30
 80081fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008200:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008204:	1b52      	subs	r2, r2, r5
 8008206:	6122      	str	r2, [r4, #16]
 8008208:	f8cd a000 	str.w	sl, [sp]
 800820c:	464b      	mov	r3, r9
 800820e:	aa03      	add	r2, sp, #12
 8008210:	4621      	mov	r1, r4
 8008212:	4640      	mov	r0, r8
 8008214:	f7ff fee2 	bl	8007fdc <_printf_common>
 8008218:	3001      	adds	r0, #1
 800821a:	d14c      	bne.n	80082b6 <_printf_i+0x1fe>
 800821c:	f04f 30ff 	mov.w	r0, #4294967295
 8008220:	b004      	add	sp, #16
 8008222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008226:	4835      	ldr	r0, [pc, #212]	; (80082fc <_printf_i+0x244>)
 8008228:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800822c:	6829      	ldr	r1, [r5, #0]
 800822e:	6823      	ldr	r3, [r4, #0]
 8008230:	f851 6b04 	ldr.w	r6, [r1], #4
 8008234:	6029      	str	r1, [r5, #0]
 8008236:	061d      	lsls	r5, r3, #24
 8008238:	d514      	bpl.n	8008264 <_printf_i+0x1ac>
 800823a:	07df      	lsls	r7, r3, #31
 800823c:	bf44      	itt	mi
 800823e:	f043 0320 	orrmi.w	r3, r3, #32
 8008242:	6023      	strmi	r3, [r4, #0]
 8008244:	b91e      	cbnz	r6, 800824e <_printf_i+0x196>
 8008246:	6823      	ldr	r3, [r4, #0]
 8008248:	f023 0320 	bic.w	r3, r3, #32
 800824c:	6023      	str	r3, [r4, #0]
 800824e:	2310      	movs	r3, #16
 8008250:	e7b0      	b.n	80081b4 <_printf_i+0xfc>
 8008252:	6823      	ldr	r3, [r4, #0]
 8008254:	f043 0320 	orr.w	r3, r3, #32
 8008258:	6023      	str	r3, [r4, #0]
 800825a:	2378      	movs	r3, #120	; 0x78
 800825c:	4828      	ldr	r0, [pc, #160]	; (8008300 <_printf_i+0x248>)
 800825e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008262:	e7e3      	b.n	800822c <_printf_i+0x174>
 8008264:	0659      	lsls	r1, r3, #25
 8008266:	bf48      	it	mi
 8008268:	b2b6      	uxthmi	r6, r6
 800826a:	e7e6      	b.n	800823a <_printf_i+0x182>
 800826c:	4615      	mov	r5, r2
 800826e:	e7bb      	b.n	80081e8 <_printf_i+0x130>
 8008270:	682b      	ldr	r3, [r5, #0]
 8008272:	6826      	ldr	r6, [r4, #0]
 8008274:	6961      	ldr	r1, [r4, #20]
 8008276:	1d18      	adds	r0, r3, #4
 8008278:	6028      	str	r0, [r5, #0]
 800827a:	0635      	lsls	r5, r6, #24
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	d501      	bpl.n	8008284 <_printf_i+0x1cc>
 8008280:	6019      	str	r1, [r3, #0]
 8008282:	e002      	b.n	800828a <_printf_i+0x1d2>
 8008284:	0670      	lsls	r0, r6, #25
 8008286:	d5fb      	bpl.n	8008280 <_printf_i+0x1c8>
 8008288:	8019      	strh	r1, [r3, #0]
 800828a:	2300      	movs	r3, #0
 800828c:	6123      	str	r3, [r4, #16]
 800828e:	4615      	mov	r5, r2
 8008290:	e7ba      	b.n	8008208 <_printf_i+0x150>
 8008292:	682b      	ldr	r3, [r5, #0]
 8008294:	1d1a      	adds	r2, r3, #4
 8008296:	602a      	str	r2, [r5, #0]
 8008298:	681d      	ldr	r5, [r3, #0]
 800829a:	6862      	ldr	r2, [r4, #4]
 800829c:	2100      	movs	r1, #0
 800829e:	4628      	mov	r0, r5
 80082a0:	f7f8 f826 	bl	80002f0 <memchr>
 80082a4:	b108      	cbz	r0, 80082aa <_printf_i+0x1f2>
 80082a6:	1b40      	subs	r0, r0, r5
 80082a8:	6060      	str	r0, [r4, #4]
 80082aa:	6863      	ldr	r3, [r4, #4]
 80082ac:	6123      	str	r3, [r4, #16]
 80082ae:	2300      	movs	r3, #0
 80082b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082b4:	e7a8      	b.n	8008208 <_printf_i+0x150>
 80082b6:	6923      	ldr	r3, [r4, #16]
 80082b8:	462a      	mov	r2, r5
 80082ba:	4649      	mov	r1, r9
 80082bc:	4640      	mov	r0, r8
 80082be:	47d0      	blx	sl
 80082c0:	3001      	adds	r0, #1
 80082c2:	d0ab      	beq.n	800821c <_printf_i+0x164>
 80082c4:	6823      	ldr	r3, [r4, #0]
 80082c6:	079b      	lsls	r3, r3, #30
 80082c8:	d413      	bmi.n	80082f2 <_printf_i+0x23a>
 80082ca:	68e0      	ldr	r0, [r4, #12]
 80082cc:	9b03      	ldr	r3, [sp, #12]
 80082ce:	4298      	cmp	r0, r3
 80082d0:	bfb8      	it	lt
 80082d2:	4618      	movlt	r0, r3
 80082d4:	e7a4      	b.n	8008220 <_printf_i+0x168>
 80082d6:	2301      	movs	r3, #1
 80082d8:	4632      	mov	r2, r6
 80082da:	4649      	mov	r1, r9
 80082dc:	4640      	mov	r0, r8
 80082de:	47d0      	blx	sl
 80082e0:	3001      	adds	r0, #1
 80082e2:	d09b      	beq.n	800821c <_printf_i+0x164>
 80082e4:	3501      	adds	r5, #1
 80082e6:	68e3      	ldr	r3, [r4, #12]
 80082e8:	9903      	ldr	r1, [sp, #12]
 80082ea:	1a5b      	subs	r3, r3, r1
 80082ec:	42ab      	cmp	r3, r5
 80082ee:	dcf2      	bgt.n	80082d6 <_printf_i+0x21e>
 80082f0:	e7eb      	b.n	80082ca <_printf_i+0x212>
 80082f2:	2500      	movs	r5, #0
 80082f4:	f104 0619 	add.w	r6, r4, #25
 80082f8:	e7f5      	b.n	80082e6 <_printf_i+0x22e>
 80082fa:	bf00      	nop
 80082fc:	0800a8de 	.word	0x0800a8de
 8008300:	0800a8ef 	.word	0x0800a8ef

08008304 <siprintf>:
 8008304:	b40e      	push	{r1, r2, r3}
 8008306:	b500      	push	{lr}
 8008308:	b09c      	sub	sp, #112	; 0x70
 800830a:	ab1d      	add	r3, sp, #116	; 0x74
 800830c:	9002      	str	r0, [sp, #8]
 800830e:	9006      	str	r0, [sp, #24]
 8008310:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008314:	4809      	ldr	r0, [pc, #36]	; (800833c <siprintf+0x38>)
 8008316:	9107      	str	r1, [sp, #28]
 8008318:	9104      	str	r1, [sp, #16]
 800831a:	4909      	ldr	r1, [pc, #36]	; (8008340 <siprintf+0x3c>)
 800831c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008320:	9105      	str	r1, [sp, #20]
 8008322:	6800      	ldr	r0, [r0, #0]
 8008324:	9301      	str	r3, [sp, #4]
 8008326:	a902      	add	r1, sp, #8
 8008328:	f001 faf8 	bl	800991c <_svfiprintf_r>
 800832c:	9b02      	ldr	r3, [sp, #8]
 800832e:	2200      	movs	r2, #0
 8008330:	701a      	strb	r2, [r3, #0]
 8008332:	b01c      	add	sp, #112	; 0x70
 8008334:	f85d eb04 	ldr.w	lr, [sp], #4
 8008338:	b003      	add	sp, #12
 800833a:	4770      	bx	lr
 800833c:	24000010 	.word	0x24000010
 8008340:	ffff0208 	.word	0xffff0208

08008344 <quorem>:
 8008344:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008348:	6903      	ldr	r3, [r0, #16]
 800834a:	690c      	ldr	r4, [r1, #16]
 800834c:	42a3      	cmp	r3, r4
 800834e:	4607      	mov	r7, r0
 8008350:	f2c0 8081 	blt.w	8008456 <quorem+0x112>
 8008354:	3c01      	subs	r4, #1
 8008356:	f101 0814 	add.w	r8, r1, #20
 800835a:	f100 0514 	add.w	r5, r0, #20
 800835e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008362:	9301      	str	r3, [sp, #4]
 8008364:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008368:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800836c:	3301      	adds	r3, #1
 800836e:	429a      	cmp	r2, r3
 8008370:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008374:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008378:	fbb2 f6f3 	udiv	r6, r2, r3
 800837c:	d331      	bcc.n	80083e2 <quorem+0x9e>
 800837e:	f04f 0e00 	mov.w	lr, #0
 8008382:	4640      	mov	r0, r8
 8008384:	46ac      	mov	ip, r5
 8008386:	46f2      	mov	sl, lr
 8008388:	f850 2b04 	ldr.w	r2, [r0], #4
 800838c:	b293      	uxth	r3, r2
 800838e:	fb06 e303 	mla	r3, r6, r3, lr
 8008392:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008396:	b29b      	uxth	r3, r3
 8008398:	ebaa 0303 	sub.w	r3, sl, r3
 800839c:	f8dc a000 	ldr.w	sl, [ip]
 80083a0:	0c12      	lsrs	r2, r2, #16
 80083a2:	fa13 f38a 	uxtah	r3, r3, sl
 80083a6:	fb06 e202 	mla	r2, r6, r2, lr
 80083aa:	9300      	str	r3, [sp, #0]
 80083ac:	9b00      	ldr	r3, [sp, #0]
 80083ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80083b2:	b292      	uxth	r2, r2
 80083b4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80083b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083bc:	f8bd 3000 	ldrh.w	r3, [sp]
 80083c0:	4581      	cmp	r9, r0
 80083c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083c6:	f84c 3b04 	str.w	r3, [ip], #4
 80083ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80083ce:	d2db      	bcs.n	8008388 <quorem+0x44>
 80083d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80083d4:	b92b      	cbnz	r3, 80083e2 <quorem+0x9e>
 80083d6:	9b01      	ldr	r3, [sp, #4]
 80083d8:	3b04      	subs	r3, #4
 80083da:	429d      	cmp	r5, r3
 80083dc:	461a      	mov	r2, r3
 80083de:	d32e      	bcc.n	800843e <quorem+0xfa>
 80083e0:	613c      	str	r4, [r7, #16]
 80083e2:	4638      	mov	r0, r7
 80083e4:	f001 f846 	bl	8009474 <__mcmp>
 80083e8:	2800      	cmp	r0, #0
 80083ea:	db24      	blt.n	8008436 <quorem+0xf2>
 80083ec:	3601      	adds	r6, #1
 80083ee:	4628      	mov	r0, r5
 80083f0:	f04f 0c00 	mov.w	ip, #0
 80083f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80083f8:	f8d0 e000 	ldr.w	lr, [r0]
 80083fc:	b293      	uxth	r3, r2
 80083fe:	ebac 0303 	sub.w	r3, ip, r3
 8008402:	0c12      	lsrs	r2, r2, #16
 8008404:	fa13 f38e 	uxtah	r3, r3, lr
 8008408:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800840c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008410:	b29b      	uxth	r3, r3
 8008412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008416:	45c1      	cmp	r9, r8
 8008418:	f840 3b04 	str.w	r3, [r0], #4
 800841c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008420:	d2e8      	bcs.n	80083f4 <quorem+0xb0>
 8008422:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008426:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800842a:	b922      	cbnz	r2, 8008436 <quorem+0xf2>
 800842c:	3b04      	subs	r3, #4
 800842e:	429d      	cmp	r5, r3
 8008430:	461a      	mov	r2, r3
 8008432:	d30a      	bcc.n	800844a <quorem+0x106>
 8008434:	613c      	str	r4, [r7, #16]
 8008436:	4630      	mov	r0, r6
 8008438:	b003      	add	sp, #12
 800843a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800843e:	6812      	ldr	r2, [r2, #0]
 8008440:	3b04      	subs	r3, #4
 8008442:	2a00      	cmp	r2, #0
 8008444:	d1cc      	bne.n	80083e0 <quorem+0x9c>
 8008446:	3c01      	subs	r4, #1
 8008448:	e7c7      	b.n	80083da <quorem+0x96>
 800844a:	6812      	ldr	r2, [r2, #0]
 800844c:	3b04      	subs	r3, #4
 800844e:	2a00      	cmp	r2, #0
 8008450:	d1f0      	bne.n	8008434 <quorem+0xf0>
 8008452:	3c01      	subs	r4, #1
 8008454:	e7eb      	b.n	800842e <quorem+0xea>
 8008456:	2000      	movs	r0, #0
 8008458:	e7ee      	b.n	8008438 <quorem+0xf4>
 800845a:	0000      	movs	r0, r0
 800845c:	0000      	movs	r0, r0
	...

08008460 <_dtoa_r>:
 8008460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008464:	ed2d 8b02 	vpush	{d8}
 8008468:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800846a:	b091      	sub	sp, #68	; 0x44
 800846c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008470:	ec59 8b10 	vmov	r8, r9, d0
 8008474:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8008476:	9106      	str	r1, [sp, #24]
 8008478:	4606      	mov	r6, r0
 800847a:	9208      	str	r2, [sp, #32]
 800847c:	930c      	str	r3, [sp, #48]	; 0x30
 800847e:	b975      	cbnz	r5, 800849e <_dtoa_r+0x3e>
 8008480:	2010      	movs	r0, #16
 8008482:	f000 fd5f 	bl	8008f44 <malloc>
 8008486:	4602      	mov	r2, r0
 8008488:	6270      	str	r0, [r6, #36]	; 0x24
 800848a:	b920      	cbnz	r0, 8008496 <_dtoa_r+0x36>
 800848c:	4baa      	ldr	r3, [pc, #680]	; (8008738 <_dtoa_r+0x2d8>)
 800848e:	21ea      	movs	r1, #234	; 0xea
 8008490:	48aa      	ldr	r0, [pc, #680]	; (800873c <_dtoa_r+0x2dc>)
 8008492:	f001 fb53 	bl	8009b3c <__assert_func>
 8008496:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800849a:	6005      	str	r5, [r0, #0]
 800849c:	60c5      	str	r5, [r0, #12]
 800849e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80084a0:	6819      	ldr	r1, [r3, #0]
 80084a2:	b151      	cbz	r1, 80084ba <_dtoa_r+0x5a>
 80084a4:	685a      	ldr	r2, [r3, #4]
 80084a6:	604a      	str	r2, [r1, #4]
 80084a8:	2301      	movs	r3, #1
 80084aa:	4093      	lsls	r3, r2
 80084ac:	608b      	str	r3, [r1, #8]
 80084ae:	4630      	mov	r0, r6
 80084b0:	f000 fd9e 	bl	8008ff0 <_Bfree>
 80084b4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80084b6:	2200      	movs	r2, #0
 80084b8:	601a      	str	r2, [r3, #0]
 80084ba:	f1b9 0300 	subs.w	r3, r9, #0
 80084be:	bfbb      	ittet	lt
 80084c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80084c4:	9303      	strlt	r3, [sp, #12]
 80084c6:	2300      	movge	r3, #0
 80084c8:	2201      	movlt	r2, #1
 80084ca:	bfac      	ite	ge
 80084cc:	6023      	strge	r3, [r4, #0]
 80084ce:	6022      	strlt	r2, [r4, #0]
 80084d0:	4b9b      	ldr	r3, [pc, #620]	; (8008740 <_dtoa_r+0x2e0>)
 80084d2:	9c03      	ldr	r4, [sp, #12]
 80084d4:	43a3      	bics	r3, r4
 80084d6:	d11c      	bne.n	8008512 <_dtoa_r+0xb2>
 80084d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80084da:	f242 730f 	movw	r3, #9999	; 0x270f
 80084de:	6013      	str	r3, [r2, #0]
 80084e0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80084e4:	ea53 0308 	orrs.w	r3, r3, r8
 80084e8:	f000 84fd 	beq.w	8008ee6 <_dtoa_r+0xa86>
 80084ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084ee:	b963      	cbnz	r3, 800850a <_dtoa_r+0xaa>
 80084f0:	4b94      	ldr	r3, [pc, #592]	; (8008744 <_dtoa_r+0x2e4>)
 80084f2:	e01f      	b.n	8008534 <_dtoa_r+0xd4>
 80084f4:	4b94      	ldr	r3, [pc, #592]	; (8008748 <_dtoa_r+0x2e8>)
 80084f6:	9301      	str	r3, [sp, #4]
 80084f8:	3308      	adds	r3, #8
 80084fa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80084fc:	6013      	str	r3, [r2, #0]
 80084fe:	9801      	ldr	r0, [sp, #4]
 8008500:	b011      	add	sp, #68	; 0x44
 8008502:	ecbd 8b02 	vpop	{d8}
 8008506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850a:	4b8e      	ldr	r3, [pc, #568]	; (8008744 <_dtoa_r+0x2e4>)
 800850c:	9301      	str	r3, [sp, #4]
 800850e:	3303      	adds	r3, #3
 8008510:	e7f3      	b.n	80084fa <_dtoa_r+0x9a>
 8008512:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008516:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800851a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800851e:	d10b      	bne.n	8008538 <_dtoa_r+0xd8>
 8008520:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008522:	2301      	movs	r3, #1
 8008524:	6013      	str	r3, [r2, #0]
 8008526:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 84d9 	beq.w	8008ee0 <_dtoa_r+0xa80>
 800852e:	4887      	ldr	r0, [pc, #540]	; (800874c <_dtoa_r+0x2ec>)
 8008530:	6018      	str	r0, [r3, #0]
 8008532:	1e43      	subs	r3, r0, #1
 8008534:	9301      	str	r3, [sp, #4]
 8008536:	e7e2      	b.n	80084fe <_dtoa_r+0x9e>
 8008538:	a90f      	add	r1, sp, #60	; 0x3c
 800853a:	aa0e      	add	r2, sp, #56	; 0x38
 800853c:	4630      	mov	r0, r6
 800853e:	eeb0 0b48 	vmov.f64	d0, d8
 8008542:	f001 f83d 	bl	80095c0 <__d2b>
 8008546:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800854a:	4605      	mov	r5, r0
 800854c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800854e:	2900      	cmp	r1, #0
 8008550:	d046      	beq.n	80085e0 <_dtoa_r+0x180>
 8008552:	ee18 4a90 	vmov	r4, s17
 8008556:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800855a:	ec53 2b18 	vmov	r2, r3, d8
 800855e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8008562:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008566:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800856a:	2400      	movs	r4, #0
 800856c:	ec43 2b16 	vmov	d6, r2, r3
 8008570:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8008574:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8008720 <_dtoa_r+0x2c0>
 8008578:	ee36 7b47 	vsub.f64	d7, d6, d7
 800857c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8008728 <_dtoa_r+0x2c8>
 8008580:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008584:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8008730 <_dtoa_r+0x2d0>
 8008588:	ee07 1a90 	vmov	s15, r1
 800858c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008590:	eeb0 7b46 	vmov.f64	d7, d6
 8008594:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008598:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800859c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80085a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085a4:	ee16 ba90 	vmov	fp, s13
 80085a8:	940a      	str	r4, [sp, #40]	; 0x28
 80085aa:	d508      	bpl.n	80085be <_dtoa_r+0x15e>
 80085ac:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80085b0:	eeb4 6b47 	vcmp.f64	d6, d7
 80085b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085b8:	bf18      	it	ne
 80085ba:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80085be:	f1bb 0f16 	cmp.w	fp, #22
 80085c2:	d82f      	bhi.n	8008624 <_dtoa_r+0x1c4>
 80085c4:	4b62      	ldr	r3, [pc, #392]	; (8008750 <_dtoa_r+0x2f0>)
 80085c6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80085ca:	ed93 7b00 	vldr	d7, [r3]
 80085ce:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80085d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d6:	d501      	bpl.n	80085dc <_dtoa_r+0x17c>
 80085d8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80085dc:	2300      	movs	r3, #0
 80085de:	e022      	b.n	8008626 <_dtoa_r+0x1c6>
 80085e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80085e2:	4401      	add	r1, r0
 80085e4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80085e8:	2b20      	cmp	r3, #32
 80085ea:	bfc1      	itttt	gt
 80085ec:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80085f0:	fa04 f303 	lslgt.w	r3, r4, r3
 80085f4:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80085f8:	fa28 f804 	lsrgt.w	r8, r8, r4
 80085fc:	bfd6      	itet	le
 80085fe:	f1c3 0320 	rsble	r3, r3, #32
 8008602:	ea43 0808 	orrgt.w	r8, r3, r8
 8008606:	fa08 f803 	lslle.w	r8, r8, r3
 800860a:	ee07 8a90 	vmov	s15, r8
 800860e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008612:	3901      	subs	r1, #1
 8008614:	ee17 4a90 	vmov	r4, s15
 8008618:	ec53 2b17 	vmov	r2, r3, d7
 800861c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8008620:	2401      	movs	r4, #1
 8008622:	e7a3      	b.n	800856c <_dtoa_r+0x10c>
 8008624:	2301      	movs	r3, #1
 8008626:	930b      	str	r3, [sp, #44]	; 0x2c
 8008628:	1a43      	subs	r3, r0, r1
 800862a:	1e5a      	subs	r2, r3, #1
 800862c:	bf45      	ittet	mi
 800862e:	f1c3 0301 	rsbmi	r3, r3, #1
 8008632:	9304      	strmi	r3, [sp, #16]
 8008634:	2300      	movpl	r3, #0
 8008636:	2300      	movmi	r3, #0
 8008638:	9205      	str	r2, [sp, #20]
 800863a:	bf54      	ite	pl
 800863c:	9304      	strpl	r3, [sp, #16]
 800863e:	9305      	strmi	r3, [sp, #20]
 8008640:	f1bb 0f00 	cmp.w	fp, #0
 8008644:	db18      	blt.n	8008678 <_dtoa_r+0x218>
 8008646:	9b05      	ldr	r3, [sp, #20]
 8008648:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800864c:	445b      	add	r3, fp
 800864e:	9305      	str	r3, [sp, #20]
 8008650:	2300      	movs	r3, #0
 8008652:	9a06      	ldr	r2, [sp, #24]
 8008654:	2a09      	cmp	r2, #9
 8008656:	d849      	bhi.n	80086ec <_dtoa_r+0x28c>
 8008658:	2a05      	cmp	r2, #5
 800865a:	bfc4      	itt	gt
 800865c:	3a04      	subgt	r2, #4
 800865e:	9206      	strgt	r2, [sp, #24]
 8008660:	9a06      	ldr	r2, [sp, #24]
 8008662:	f1a2 0202 	sub.w	r2, r2, #2
 8008666:	bfcc      	ite	gt
 8008668:	2400      	movgt	r4, #0
 800866a:	2401      	movle	r4, #1
 800866c:	2a03      	cmp	r2, #3
 800866e:	d848      	bhi.n	8008702 <_dtoa_r+0x2a2>
 8008670:	e8df f002 	tbb	[pc, r2]
 8008674:	3a2c2e0b 	.word	0x3a2c2e0b
 8008678:	9b04      	ldr	r3, [sp, #16]
 800867a:	2200      	movs	r2, #0
 800867c:	eba3 030b 	sub.w	r3, r3, fp
 8008680:	9304      	str	r3, [sp, #16]
 8008682:	9209      	str	r2, [sp, #36]	; 0x24
 8008684:	f1cb 0300 	rsb	r3, fp, #0
 8008688:	e7e3      	b.n	8008652 <_dtoa_r+0x1f2>
 800868a:	2200      	movs	r2, #0
 800868c:	9207      	str	r2, [sp, #28]
 800868e:	9a08      	ldr	r2, [sp, #32]
 8008690:	2a00      	cmp	r2, #0
 8008692:	dc39      	bgt.n	8008708 <_dtoa_r+0x2a8>
 8008694:	f04f 0a01 	mov.w	sl, #1
 8008698:	46d1      	mov	r9, sl
 800869a:	4652      	mov	r2, sl
 800869c:	f8cd a020 	str.w	sl, [sp, #32]
 80086a0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 80086a2:	2100      	movs	r1, #0
 80086a4:	6079      	str	r1, [r7, #4]
 80086a6:	2004      	movs	r0, #4
 80086a8:	f100 0c14 	add.w	ip, r0, #20
 80086ac:	4594      	cmp	ip, r2
 80086ae:	6879      	ldr	r1, [r7, #4]
 80086b0:	d92f      	bls.n	8008712 <_dtoa_r+0x2b2>
 80086b2:	4630      	mov	r0, r6
 80086b4:	930d      	str	r3, [sp, #52]	; 0x34
 80086b6:	f000 fc5b 	bl	8008f70 <_Balloc>
 80086ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80086bc:	9001      	str	r0, [sp, #4]
 80086be:	4602      	mov	r2, r0
 80086c0:	2800      	cmp	r0, #0
 80086c2:	d149      	bne.n	8008758 <_dtoa_r+0x2f8>
 80086c4:	4b23      	ldr	r3, [pc, #140]	; (8008754 <_dtoa_r+0x2f4>)
 80086c6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80086ca:	e6e1      	b.n	8008490 <_dtoa_r+0x30>
 80086cc:	2201      	movs	r2, #1
 80086ce:	e7dd      	b.n	800868c <_dtoa_r+0x22c>
 80086d0:	2200      	movs	r2, #0
 80086d2:	9207      	str	r2, [sp, #28]
 80086d4:	9a08      	ldr	r2, [sp, #32]
 80086d6:	eb0b 0a02 	add.w	sl, fp, r2
 80086da:	f10a 0901 	add.w	r9, sl, #1
 80086de:	464a      	mov	r2, r9
 80086e0:	2a01      	cmp	r2, #1
 80086e2:	bfb8      	it	lt
 80086e4:	2201      	movlt	r2, #1
 80086e6:	e7db      	b.n	80086a0 <_dtoa_r+0x240>
 80086e8:	2201      	movs	r2, #1
 80086ea:	e7f2      	b.n	80086d2 <_dtoa_r+0x272>
 80086ec:	2401      	movs	r4, #1
 80086ee:	2200      	movs	r2, #0
 80086f0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80086f4:	f04f 3aff 	mov.w	sl, #4294967295
 80086f8:	2100      	movs	r1, #0
 80086fa:	46d1      	mov	r9, sl
 80086fc:	2212      	movs	r2, #18
 80086fe:	9108      	str	r1, [sp, #32]
 8008700:	e7ce      	b.n	80086a0 <_dtoa_r+0x240>
 8008702:	2201      	movs	r2, #1
 8008704:	9207      	str	r2, [sp, #28]
 8008706:	e7f5      	b.n	80086f4 <_dtoa_r+0x294>
 8008708:	f8dd a020 	ldr.w	sl, [sp, #32]
 800870c:	46d1      	mov	r9, sl
 800870e:	4652      	mov	r2, sl
 8008710:	e7c6      	b.n	80086a0 <_dtoa_r+0x240>
 8008712:	3101      	adds	r1, #1
 8008714:	6079      	str	r1, [r7, #4]
 8008716:	0040      	lsls	r0, r0, #1
 8008718:	e7c6      	b.n	80086a8 <_dtoa_r+0x248>
 800871a:	bf00      	nop
 800871c:	f3af 8000 	nop.w
 8008720:	636f4361 	.word	0x636f4361
 8008724:	3fd287a7 	.word	0x3fd287a7
 8008728:	8b60c8b3 	.word	0x8b60c8b3
 800872c:	3fc68a28 	.word	0x3fc68a28
 8008730:	509f79fb 	.word	0x509f79fb
 8008734:	3fd34413 	.word	0x3fd34413
 8008738:	0800a90d 	.word	0x0800a90d
 800873c:	0800a924 	.word	0x0800a924
 8008740:	7ff00000 	.word	0x7ff00000
 8008744:	0800a909 	.word	0x0800a909
 8008748:	0800a900 	.word	0x0800a900
 800874c:	0800a8dd 	.word	0x0800a8dd
 8008750:	0800aa18 	.word	0x0800aa18
 8008754:	0800a97f 	.word	0x0800a97f
 8008758:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800875a:	9901      	ldr	r1, [sp, #4]
 800875c:	6011      	str	r1, [r2, #0]
 800875e:	f1b9 0f0e 	cmp.w	r9, #14
 8008762:	d86c      	bhi.n	800883e <_dtoa_r+0x3de>
 8008764:	2c00      	cmp	r4, #0
 8008766:	d06a      	beq.n	800883e <_dtoa_r+0x3de>
 8008768:	f1bb 0f00 	cmp.w	fp, #0
 800876c:	f340 80a0 	ble.w	80088b0 <_dtoa_r+0x450>
 8008770:	49c1      	ldr	r1, [pc, #772]	; (8008a78 <_dtoa_r+0x618>)
 8008772:	f00b 020f 	and.w	r2, fp, #15
 8008776:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800877a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800877e:	ed92 7b00 	vldr	d7, [r2]
 8008782:	ea4f 112b 	mov.w	r1, fp, asr #4
 8008786:	f000 8087 	beq.w	8008898 <_dtoa_r+0x438>
 800878a:	4abc      	ldr	r2, [pc, #752]	; (8008a7c <_dtoa_r+0x61c>)
 800878c:	ed92 6b08 	vldr	d6, [r2, #32]
 8008790:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8008794:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008798:	f001 010f 	and.w	r1, r1, #15
 800879c:	2203      	movs	r2, #3
 800879e:	48b7      	ldr	r0, [pc, #732]	; (8008a7c <_dtoa_r+0x61c>)
 80087a0:	2900      	cmp	r1, #0
 80087a2:	d17b      	bne.n	800889c <_dtoa_r+0x43c>
 80087a4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80087a8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80087ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 80087b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087b2:	2900      	cmp	r1, #0
 80087b4:	f000 80a2 	beq.w	80088fc <_dtoa_r+0x49c>
 80087b8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80087bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80087c0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80087c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087c8:	f140 8098 	bpl.w	80088fc <_dtoa_r+0x49c>
 80087cc:	f1b9 0f00 	cmp.w	r9, #0
 80087d0:	f000 8094 	beq.w	80088fc <_dtoa_r+0x49c>
 80087d4:	f1ba 0f00 	cmp.w	sl, #0
 80087d8:	dd2f      	ble.n	800883a <_dtoa_r+0x3da>
 80087da:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80087de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80087e2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80087e6:	f10b 37ff 	add.w	r7, fp, #4294967295
 80087ea:	3201      	adds	r2, #1
 80087ec:	4650      	mov	r0, sl
 80087ee:	ed9d 6b02 	vldr	d6, [sp, #8]
 80087f2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80087f6:	ee07 2a90 	vmov	s15, r2
 80087fa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80087fe:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008802:	ee15 4a90 	vmov	r4, s11
 8008806:	ec52 1b15 	vmov	r1, r2, d5
 800880a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800880e:	2800      	cmp	r0, #0
 8008810:	d177      	bne.n	8008902 <_dtoa_r+0x4a2>
 8008812:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008816:	ee36 6b47 	vsub.f64	d6, d6, d7
 800881a:	ec42 1b17 	vmov	d7, r1, r2
 800881e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008826:	f300 8263 	bgt.w	8008cf0 <_dtoa_r+0x890>
 800882a:	eeb1 7b47 	vneg.f64	d7, d7
 800882e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008836:	f100 8258 	bmi.w	8008cea <_dtoa_r+0x88a>
 800883a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800883e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008840:	2a00      	cmp	r2, #0
 8008842:	f2c0 811d 	blt.w	8008a80 <_dtoa_r+0x620>
 8008846:	f1bb 0f0e 	cmp.w	fp, #14
 800884a:	f300 8119 	bgt.w	8008a80 <_dtoa_r+0x620>
 800884e:	4b8a      	ldr	r3, [pc, #552]	; (8008a78 <_dtoa_r+0x618>)
 8008850:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008854:	ed93 6b00 	vldr	d6, [r3]
 8008858:	9b08      	ldr	r3, [sp, #32]
 800885a:	2b00      	cmp	r3, #0
 800885c:	f280 80b7 	bge.w	80089ce <_dtoa_r+0x56e>
 8008860:	f1b9 0f00 	cmp.w	r9, #0
 8008864:	f300 80b3 	bgt.w	80089ce <_dtoa_r+0x56e>
 8008868:	f040 823f 	bne.w	8008cea <_dtoa_r+0x88a>
 800886c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008870:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008874:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008878:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800887c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008880:	464c      	mov	r4, r9
 8008882:	464f      	mov	r7, r9
 8008884:	f280 8215 	bge.w	8008cb2 <_dtoa_r+0x852>
 8008888:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800888c:	2331      	movs	r3, #49	; 0x31
 800888e:	f808 3b01 	strb.w	r3, [r8], #1
 8008892:	f10b 0b01 	add.w	fp, fp, #1
 8008896:	e211      	b.n	8008cbc <_dtoa_r+0x85c>
 8008898:	2202      	movs	r2, #2
 800889a:	e780      	b.n	800879e <_dtoa_r+0x33e>
 800889c:	07cc      	lsls	r4, r1, #31
 800889e:	d504      	bpl.n	80088aa <_dtoa_r+0x44a>
 80088a0:	ed90 6b00 	vldr	d6, [r0]
 80088a4:	3201      	adds	r2, #1
 80088a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80088aa:	1049      	asrs	r1, r1, #1
 80088ac:	3008      	adds	r0, #8
 80088ae:	e777      	b.n	80087a0 <_dtoa_r+0x340>
 80088b0:	d022      	beq.n	80088f8 <_dtoa_r+0x498>
 80088b2:	f1cb 0100 	rsb	r1, fp, #0
 80088b6:	4a70      	ldr	r2, [pc, #448]	; (8008a78 <_dtoa_r+0x618>)
 80088b8:	f001 000f 	and.w	r0, r1, #15
 80088bc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80088c0:	ed92 7b00 	vldr	d7, [r2]
 80088c4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80088c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80088cc:	486b      	ldr	r0, [pc, #428]	; (8008a7c <_dtoa_r+0x61c>)
 80088ce:	1109      	asrs	r1, r1, #4
 80088d0:	2400      	movs	r4, #0
 80088d2:	2202      	movs	r2, #2
 80088d4:	b929      	cbnz	r1, 80088e2 <_dtoa_r+0x482>
 80088d6:	2c00      	cmp	r4, #0
 80088d8:	f43f af6a 	beq.w	80087b0 <_dtoa_r+0x350>
 80088dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80088e0:	e766      	b.n	80087b0 <_dtoa_r+0x350>
 80088e2:	07cf      	lsls	r7, r1, #31
 80088e4:	d505      	bpl.n	80088f2 <_dtoa_r+0x492>
 80088e6:	ed90 6b00 	vldr	d6, [r0]
 80088ea:	3201      	adds	r2, #1
 80088ec:	2401      	movs	r4, #1
 80088ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 80088f2:	1049      	asrs	r1, r1, #1
 80088f4:	3008      	adds	r0, #8
 80088f6:	e7ed      	b.n	80088d4 <_dtoa_r+0x474>
 80088f8:	2202      	movs	r2, #2
 80088fa:	e759      	b.n	80087b0 <_dtoa_r+0x350>
 80088fc:	465f      	mov	r7, fp
 80088fe:	4648      	mov	r0, r9
 8008900:	e775      	b.n	80087ee <_dtoa_r+0x38e>
 8008902:	ec42 1b17 	vmov	d7, r1, r2
 8008906:	4a5c      	ldr	r2, [pc, #368]	; (8008a78 <_dtoa_r+0x618>)
 8008908:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800890c:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008910:	9a01      	ldr	r2, [sp, #4]
 8008912:	1814      	adds	r4, r2, r0
 8008914:	9a07      	ldr	r2, [sp, #28]
 8008916:	b352      	cbz	r2, 800896e <_dtoa_r+0x50e>
 8008918:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800891c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8008920:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008924:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008928:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800892c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008930:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008934:	ee14 2a90 	vmov	r2, s9
 8008938:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800893c:	3230      	adds	r2, #48	; 0x30
 800893e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008942:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800894a:	f808 2b01 	strb.w	r2, [r8], #1
 800894e:	d439      	bmi.n	80089c4 <_dtoa_r+0x564>
 8008950:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008954:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800895c:	d472      	bmi.n	8008a44 <_dtoa_r+0x5e4>
 800895e:	45a0      	cmp	r8, r4
 8008960:	f43f af6b 	beq.w	800883a <_dtoa_r+0x3da>
 8008964:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008968:	ee26 6b03 	vmul.f64	d6, d6, d3
 800896c:	e7e0      	b.n	8008930 <_dtoa_r+0x4d0>
 800896e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008972:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008976:	4621      	mov	r1, r4
 8008978:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800897c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008980:	ee14 2a90 	vmov	r2, s9
 8008984:	3230      	adds	r2, #48	; 0x30
 8008986:	f808 2b01 	strb.w	r2, [r8], #1
 800898a:	45a0      	cmp	r8, r4
 800898c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008990:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008994:	d118      	bne.n	80089c8 <_dtoa_r+0x568>
 8008996:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800899a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800899e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80089a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089a6:	dc4d      	bgt.n	8008a44 <_dtoa_r+0x5e4>
 80089a8:	ee35 7b47 	vsub.f64	d7, d5, d7
 80089ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80089b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089b4:	f57f af41 	bpl.w	800883a <_dtoa_r+0x3da>
 80089b8:	4688      	mov	r8, r1
 80089ba:	3901      	subs	r1, #1
 80089bc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80089c0:	2b30      	cmp	r3, #48	; 0x30
 80089c2:	d0f9      	beq.n	80089b8 <_dtoa_r+0x558>
 80089c4:	46bb      	mov	fp, r7
 80089c6:	e02a      	b.n	8008a1e <_dtoa_r+0x5be>
 80089c8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80089cc:	e7d6      	b.n	800897c <_dtoa_r+0x51c>
 80089ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089d2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80089d6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80089da:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80089de:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80089e2:	ee15 3a10 	vmov	r3, s10
 80089e6:	3330      	adds	r3, #48	; 0x30
 80089e8:	f808 3b01 	strb.w	r3, [r8], #1
 80089ec:	9b01      	ldr	r3, [sp, #4]
 80089ee:	eba8 0303 	sub.w	r3, r8, r3
 80089f2:	4599      	cmp	r9, r3
 80089f4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80089f8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80089fc:	d133      	bne.n	8008a66 <_dtoa_r+0x606>
 80089fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008a02:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a0a:	dc1a      	bgt.n	8008a42 <_dtoa_r+0x5e2>
 8008a0c:	eeb4 7b46 	vcmp.f64	d7, d6
 8008a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a14:	d103      	bne.n	8008a1e <_dtoa_r+0x5be>
 8008a16:	ee15 3a10 	vmov	r3, s10
 8008a1a:	07d9      	lsls	r1, r3, #31
 8008a1c:	d411      	bmi.n	8008a42 <_dtoa_r+0x5e2>
 8008a1e:	4629      	mov	r1, r5
 8008a20:	4630      	mov	r0, r6
 8008a22:	f000 fae5 	bl	8008ff0 <_Bfree>
 8008a26:	2300      	movs	r3, #0
 8008a28:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a2a:	f888 3000 	strb.w	r3, [r8]
 8008a2e:	f10b 0301 	add.w	r3, fp, #1
 8008a32:	6013      	str	r3, [r2, #0]
 8008a34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	f43f ad61 	beq.w	80084fe <_dtoa_r+0x9e>
 8008a3c:	f8c3 8000 	str.w	r8, [r3]
 8008a40:	e55d      	b.n	80084fe <_dtoa_r+0x9e>
 8008a42:	465f      	mov	r7, fp
 8008a44:	4643      	mov	r3, r8
 8008a46:	4698      	mov	r8, r3
 8008a48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a4c:	2a39      	cmp	r2, #57	; 0x39
 8008a4e:	d106      	bne.n	8008a5e <_dtoa_r+0x5fe>
 8008a50:	9a01      	ldr	r2, [sp, #4]
 8008a52:	429a      	cmp	r2, r3
 8008a54:	d1f7      	bne.n	8008a46 <_dtoa_r+0x5e6>
 8008a56:	9901      	ldr	r1, [sp, #4]
 8008a58:	2230      	movs	r2, #48	; 0x30
 8008a5a:	3701      	adds	r7, #1
 8008a5c:	700a      	strb	r2, [r1, #0]
 8008a5e:	781a      	ldrb	r2, [r3, #0]
 8008a60:	3201      	adds	r2, #1
 8008a62:	701a      	strb	r2, [r3, #0]
 8008a64:	e7ae      	b.n	80089c4 <_dtoa_r+0x564>
 8008a66:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008a6a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a72:	d1b2      	bne.n	80089da <_dtoa_r+0x57a>
 8008a74:	e7d3      	b.n	8008a1e <_dtoa_r+0x5be>
 8008a76:	bf00      	nop
 8008a78:	0800aa18 	.word	0x0800aa18
 8008a7c:	0800a9f0 	.word	0x0800a9f0
 8008a80:	9907      	ldr	r1, [sp, #28]
 8008a82:	2900      	cmp	r1, #0
 8008a84:	f000 80d0 	beq.w	8008c28 <_dtoa_r+0x7c8>
 8008a88:	9906      	ldr	r1, [sp, #24]
 8008a8a:	2901      	cmp	r1, #1
 8008a8c:	f300 80b4 	bgt.w	8008bf8 <_dtoa_r+0x798>
 8008a90:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008a92:	2900      	cmp	r1, #0
 8008a94:	f000 80ac 	beq.w	8008bf0 <_dtoa_r+0x790>
 8008a98:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008a9c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008aa0:	461c      	mov	r4, r3
 8008aa2:	930a      	str	r3, [sp, #40]	; 0x28
 8008aa4:	9b04      	ldr	r3, [sp, #16]
 8008aa6:	4413      	add	r3, r2
 8008aa8:	9304      	str	r3, [sp, #16]
 8008aaa:	9b05      	ldr	r3, [sp, #20]
 8008aac:	2101      	movs	r1, #1
 8008aae:	4413      	add	r3, r2
 8008ab0:	4630      	mov	r0, r6
 8008ab2:	9305      	str	r3, [sp, #20]
 8008ab4:	f000 fb54 	bl	8009160 <__i2b>
 8008ab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aba:	4607      	mov	r7, r0
 8008abc:	f1b8 0f00 	cmp.w	r8, #0
 8008ac0:	dd0d      	ble.n	8008ade <_dtoa_r+0x67e>
 8008ac2:	9a05      	ldr	r2, [sp, #20]
 8008ac4:	2a00      	cmp	r2, #0
 8008ac6:	dd0a      	ble.n	8008ade <_dtoa_r+0x67e>
 8008ac8:	4542      	cmp	r2, r8
 8008aca:	9904      	ldr	r1, [sp, #16]
 8008acc:	bfa8      	it	ge
 8008ace:	4642      	movge	r2, r8
 8008ad0:	1a89      	subs	r1, r1, r2
 8008ad2:	9104      	str	r1, [sp, #16]
 8008ad4:	9905      	ldr	r1, [sp, #20]
 8008ad6:	eba8 0802 	sub.w	r8, r8, r2
 8008ada:	1a8a      	subs	r2, r1, r2
 8008adc:	9205      	str	r2, [sp, #20]
 8008ade:	b303      	cbz	r3, 8008b22 <_dtoa_r+0x6c2>
 8008ae0:	9a07      	ldr	r2, [sp, #28]
 8008ae2:	2a00      	cmp	r2, #0
 8008ae4:	f000 80a5 	beq.w	8008c32 <_dtoa_r+0x7d2>
 8008ae8:	2c00      	cmp	r4, #0
 8008aea:	dd13      	ble.n	8008b14 <_dtoa_r+0x6b4>
 8008aec:	4639      	mov	r1, r7
 8008aee:	4622      	mov	r2, r4
 8008af0:	4630      	mov	r0, r6
 8008af2:	930d      	str	r3, [sp, #52]	; 0x34
 8008af4:	f000 fbf4 	bl	80092e0 <__pow5mult>
 8008af8:	462a      	mov	r2, r5
 8008afa:	4601      	mov	r1, r0
 8008afc:	4607      	mov	r7, r0
 8008afe:	4630      	mov	r0, r6
 8008b00:	f000 fb44 	bl	800918c <__multiply>
 8008b04:	4629      	mov	r1, r5
 8008b06:	900a      	str	r0, [sp, #40]	; 0x28
 8008b08:	4630      	mov	r0, r6
 8008b0a:	f000 fa71 	bl	8008ff0 <_Bfree>
 8008b0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b12:	4615      	mov	r5, r2
 8008b14:	1b1a      	subs	r2, r3, r4
 8008b16:	d004      	beq.n	8008b22 <_dtoa_r+0x6c2>
 8008b18:	4629      	mov	r1, r5
 8008b1a:	4630      	mov	r0, r6
 8008b1c:	f000 fbe0 	bl	80092e0 <__pow5mult>
 8008b20:	4605      	mov	r5, r0
 8008b22:	2101      	movs	r1, #1
 8008b24:	4630      	mov	r0, r6
 8008b26:	f000 fb1b 	bl	8009160 <__i2b>
 8008b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	4604      	mov	r4, r0
 8008b30:	f340 8081 	ble.w	8008c36 <_dtoa_r+0x7d6>
 8008b34:	461a      	mov	r2, r3
 8008b36:	4601      	mov	r1, r0
 8008b38:	4630      	mov	r0, r6
 8008b3a:	f000 fbd1 	bl	80092e0 <__pow5mult>
 8008b3e:	9b06      	ldr	r3, [sp, #24]
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	4604      	mov	r4, r0
 8008b44:	dd7a      	ble.n	8008c3c <_dtoa_r+0x7dc>
 8008b46:	2300      	movs	r3, #0
 8008b48:	930a      	str	r3, [sp, #40]	; 0x28
 8008b4a:	6922      	ldr	r2, [r4, #16]
 8008b4c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008b50:	6910      	ldr	r0, [r2, #16]
 8008b52:	f000 fab5 	bl	80090c0 <__hi0bits>
 8008b56:	f1c0 0020 	rsb	r0, r0, #32
 8008b5a:	9b05      	ldr	r3, [sp, #20]
 8008b5c:	4418      	add	r0, r3
 8008b5e:	f010 001f 	ands.w	r0, r0, #31
 8008b62:	f000 808c 	beq.w	8008c7e <_dtoa_r+0x81e>
 8008b66:	f1c0 0220 	rsb	r2, r0, #32
 8008b6a:	2a04      	cmp	r2, #4
 8008b6c:	f340 8085 	ble.w	8008c7a <_dtoa_r+0x81a>
 8008b70:	f1c0 001c 	rsb	r0, r0, #28
 8008b74:	9b04      	ldr	r3, [sp, #16]
 8008b76:	4403      	add	r3, r0
 8008b78:	9304      	str	r3, [sp, #16]
 8008b7a:	9b05      	ldr	r3, [sp, #20]
 8008b7c:	4403      	add	r3, r0
 8008b7e:	4480      	add	r8, r0
 8008b80:	9305      	str	r3, [sp, #20]
 8008b82:	9b04      	ldr	r3, [sp, #16]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	dd05      	ble.n	8008b94 <_dtoa_r+0x734>
 8008b88:	4629      	mov	r1, r5
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	4630      	mov	r0, r6
 8008b8e:	f000 fc01 	bl	8009394 <__lshift>
 8008b92:	4605      	mov	r5, r0
 8008b94:	9b05      	ldr	r3, [sp, #20]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	dd05      	ble.n	8008ba6 <_dtoa_r+0x746>
 8008b9a:	4621      	mov	r1, r4
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	f000 fbf8 	bl	8009394 <__lshift>
 8008ba4:	4604      	mov	r4, r0
 8008ba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d06a      	beq.n	8008c82 <_dtoa_r+0x822>
 8008bac:	4621      	mov	r1, r4
 8008bae:	4628      	mov	r0, r5
 8008bb0:	f000 fc60 	bl	8009474 <__mcmp>
 8008bb4:	2800      	cmp	r0, #0
 8008bb6:	da64      	bge.n	8008c82 <_dtoa_r+0x822>
 8008bb8:	2300      	movs	r3, #0
 8008bba:	4629      	mov	r1, r5
 8008bbc:	220a      	movs	r2, #10
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	f000 fa38 	bl	8009034 <__multadd>
 8008bc4:	9b07      	ldr	r3, [sp, #28]
 8008bc6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008bca:	4605      	mov	r5, r0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f000 8191 	beq.w	8008ef4 <_dtoa_r+0xa94>
 8008bd2:	4639      	mov	r1, r7
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	220a      	movs	r2, #10
 8008bd8:	4630      	mov	r0, r6
 8008bda:	f000 fa2b 	bl	8009034 <__multadd>
 8008bde:	f1ba 0f00 	cmp.w	sl, #0
 8008be2:	4607      	mov	r7, r0
 8008be4:	f300 808d 	bgt.w	8008d02 <_dtoa_r+0x8a2>
 8008be8:	9b06      	ldr	r3, [sp, #24]
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	dc50      	bgt.n	8008c90 <_dtoa_r+0x830>
 8008bee:	e088      	b.n	8008d02 <_dtoa_r+0x8a2>
 8008bf0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008bf2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008bf6:	e751      	b.n	8008a9c <_dtoa_r+0x63c>
 8008bf8:	f109 34ff 	add.w	r4, r9, #4294967295
 8008bfc:	42a3      	cmp	r3, r4
 8008bfe:	bfbf      	itttt	lt
 8008c00:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8008c02:	1ae3      	sublt	r3, r4, r3
 8008c04:	18d2      	addlt	r2, r2, r3
 8008c06:	9209      	strlt	r2, [sp, #36]	; 0x24
 8008c08:	bfb6      	itet	lt
 8008c0a:	4623      	movlt	r3, r4
 8008c0c:	1b1c      	subge	r4, r3, r4
 8008c0e:	2400      	movlt	r4, #0
 8008c10:	f1b9 0f00 	cmp.w	r9, #0
 8008c14:	bfb5      	itete	lt
 8008c16:	9a04      	ldrlt	r2, [sp, #16]
 8008c18:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8008c1c:	eba2 0809 	sublt.w	r8, r2, r9
 8008c20:	464a      	movge	r2, r9
 8008c22:	bfb8      	it	lt
 8008c24:	2200      	movlt	r2, #0
 8008c26:	e73c      	b.n	8008aa2 <_dtoa_r+0x642>
 8008c28:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008c2c:	9f07      	ldr	r7, [sp, #28]
 8008c2e:	461c      	mov	r4, r3
 8008c30:	e744      	b.n	8008abc <_dtoa_r+0x65c>
 8008c32:	461a      	mov	r2, r3
 8008c34:	e770      	b.n	8008b18 <_dtoa_r+0x6b8>
 8008c36:	9b06      	ldr	r3, [sp, #24]
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	dc18      	bgt.n	8008c6e <_dtoa_r+0x80e>
 8008c3c:	9b02      	ldr	r3, [sp, #8]
 8008c3e:	b9b3      	cbnz	r3, 8008c6e <_dtoa_r+0x80e>
 8008c40:	9b03      	ldr	r3, [sp, #12]
 8008c42:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008c46:	b9a2      	cbnz	r2, 8008c72 <_dtoa_r+0x812>
 8008c48:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008c4c:	0d12      	lsrs	r2, r2, #20
 8008c4e:	0512      	lsls	r2, r2, #20
 8008c50:	b18a      	cbz	r2, 8008c76 <_dtoa_r+0x816>
 8008c52:	9b04      	ldr	r3, [sp, #16]
 8008c54:	3301      	adds	r3, #1
 8008c56:	9304      	str	r3, [sp, #16]
 8008c58:	9b05      	ldr	r3, [sp, #20]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	9305      	str	r3, [sp, #20]
 8008c5e:	2301      	movs	r3, #1
 8008c60:	930a      	str	r3, [sp, #40]	; 0x28
 8008c62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	f47f af70 	bne.w	8008b4a <_dtoa_r+0x6ea>
 8008c6a:	2001      	movs	r0, #1
 8008c6c:	e775      	b.n	8008b5a <_dtoa_r+0x6fa>
 8008c6e:	2300      	movs	r3, #0
 8008c70:	e7f6      	b.n	8008c60 <_dtoa_r+0x800>
 8008c72:	9b02      	ldr	r3, [sp, #8]
 8008c74:	e7f4      	b.n	8008c60 <_dtoa_r+0x800>
 8008c76:	920a      	str	r2, [sp, #40]	; 0x28
 8008c78:	e7f3      	b.n	8008c62 <_dtoa_r+0x802>
 8008c7a:	d082      	beq.n	8008b82 <_dtoa_r+0x722>
 8008c7c:	4610      	mov	r0, r2
 8008c7e:	301c      	adds	r0, #28
 8008c80:	e778      	b.n	8008b74 <_dtoa_r+0x714>
 8008c82:	f1b9 0f00 	cmp.w	r9, #0
 8008c86:	dc37      	bgt.n	8008cf8 <_dtoa_r+0x898>
 8008c88:	9b06      	ldr	r3, [sp, #24]
 8008c8a:	2b02      	cmp	r3, #2
 8008c8c:	dd34      	ble.n	8008cf8 <_dtoa_r+0x898>
 8008c8e:	46ca      	mov	sl, r9
 8008c90:	f1ba 0f00 	cmp.w	sl, #0
 8008c94:	d10d      	bne.n	8008cb2 <_dtoa_r+0x852>
 8008c96:	4621      	mov	r1, r4
 8008c98:	4653      	mov	r3, sl
 8008c9a:	2205      	movs	r2, #5
 8008c9c:	4630      	mov	r0, r6
 8008c9e:	f000 f9c9 	bl	8009034 <__multadd>
 8008ca2:	4601      	mov	r1, r0
 8008ca4:	4604      	mov	r4, r0
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	f000 fbe4 	bl	8009474 <__mcmp>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	f73f adeb 	bgt.w	8008888 <_dtoa_r+0x428>
 8008cb2:	9b08      	ldr	r3, [sp, #32]
 8008cb4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008cb8:	ea6f 0b03 	mvn.w	fp, r3
 8008cbc:	f04f 0900 	mov.w	r9, #0
 8008cc0:	4621      	mov	r1, r4
 8008cc2:	4630      	mov	r0, r6
 8008cc4:	f000 f994 	bl	8008ff0 <_Bfree>
 8008cc8:	2f00      	cmp	r7, #0
 8008cca:	f43f aea8 	beq.w	8008a1e <_dtoa_r+0x5be>
 8008cce:	f1b9 0f00 	cmp.w	r9, #0
 8008cd2:	d005      	beq.n	8008ce0 <_dtoa_r+0x880>
 8008cd4:	45b9      	cmp	r9, r7
 8008cd6:	d003      	beq.n	8008ce0 <_dtoa_r+0x880>
 8008cd8:	4649      	mov	r1, r9
 8008cda:	4630      	mov	r0, r6
 8008cdc:	f000 f988 	bl	8008ff0 <_Bfree>
 8008ce0:	4639      	mov	r1, r7
 8008ce2:	4630      	mov	r0, r6
 8008ce4:	f000 f984 	bl	8008ff0 <_Bfree>
 8008ce8:	e699      	b.n	8008a1e <_dtoa_r+0x5be>
 8008cea:	2400      	movs	r4, #0
 8008cec:	4627      	mov	r7, r4
 8008cee:	e7e0      	b.n	8008cb2 <_dtoa_r+0x852>
 8008cf0:	46bb      	mov	fp, r7
 8008cf2:	4604      	mov	r4, r0
 8008cf4:	4607      	mov	r7, r0
 8008cf6:	e5c7      	b.n	8008888 <_dtoa_r+0x428>
 8008cf8:	9b07      	ldr	r3, [sp, #28]
 8008cfa:	46ca      	mov	sl, r9
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	f000 8100 	beq.w	8008f02 <_dtoa_r+0xaa2>
 8008d02:	f1b8 0f00 	cmp.w	r8, #0
 8008d06:	dd05      	ble.n	8008d14 <_dtoa_r+0x8b4>
 8008d08:	4639      	mov	r1, r7
 8008d0a:	4642      	mov	r2, r8
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	f000 fb41 	bl	8009394 <__lshift>
 8008d12:	4607      	mov	r7, r0
 8008d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d05d      	beq.n	8008dd6 <_dtoa_r+0x976>
 8008d1a:	6879      	ldr	r1, [r7, #4]
 8008d1c:	4630      	mov	r0, r6
 8008d1e:	f000 f927 	bl	8008f70 <_Balloc>
 8008d22:	4680      	mov	r8, r0
 8008d24:	b928      	cbnz	r0, 8008d32 <_dtoa_r+0x8d2>
 8008d26:	4b82      	ldr	r3, [pc, #520]	; (8008f30 <_dtoa_r+0xad0>)
 8008d28:	4602      	mov	r2, r0
 8008d2a:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d2e:	f7ff bbaf 	b.w	8008490 <_dtoa_r+0x30>
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	3202      	adds	r2, #2
 8008d36:	0092      	lsls	r2, r2, #2
 8008d38:	f107 010c 	add.w	r1, r7, #12
 8008d3c:	300c      	adds	r0, #12
 8008d3e:	f000 f909 	bl	8008f54 <memcpy>
 8008d42:	2201      	movs	r2, #1
 8008d44:	4641      	mov	r1, r8
 8008d46:	4630      	mov	r0, r6
 8008d48:	f000 fb24 	bl	8009394 <__lshift>
 8008d4c:	9b01      	ldr	r3, [sp, #4]
 8008d4e:	3301      	adds	r3, #1
 8008d50:	9304      	str	r3, [sp, #16]
 8008d52:	9b01      	ldr	r3, [sp, #4]
 8008d54:	4453      	add	r3, sl
 8008d56:	9308      	str	r3, [sp, #32]
 8008d58:	9b02      	ldr	r3, [sp, #8]
 8008d5a:	f003 0301 	and.w	r3, r3, #1
 8008d5e:	46b9      	mov	r9, r7
 8008d60:	9307      	str	r3, [sp, #28]
 8008d62:	4607      	mov	r7, r0
 8008d64:	9b04      	ldr	r3, [sp, #16]
 8008d66:	4621      	mov	r1, r4
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	4628      	mov	r0, r5
 8008d6c:	9302      	str	r3, [sp, #8]
 8008d6e:	f7ff fae9 	bl	8008344 <quorem>
 8008d72:	4603      	mov	r3, r0
 8008d74:	3330      	adds	r3, #48	; 0x30
 8008d76:	9005      	str	r0, [sp, #20]
 8008d78:	4649      	mov	r1, r9
 8008d7a:	4628      	mov	r0, r5
 8008d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8008d7e:	f000 fb79 	bl	8009474 <__mcmp>
 8008d82:	463a      	mov	r2, r7
 8008d84:	4682      	mov	sl, r0
 8008d86:	4621      	mov	r1, r4
 8008d88:	4630      	mov	r0, r6
 8008d8a:	f000 fb8f 	bl	80094ac <__mdiff>
 8008d8e:	68c2      	ldr	r2, [r0, #12]
 8008d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d92:	4680      	mov	r8, r0
 8008d94:	bb0a      	cbnz	r2, 8008dda <_dtoa_r+0x97a>
 8008d96:	4601      	mov	r1, r0
 8008d98:	4628      	mov	r0, r5
 8008d9a:	f000 fb6b 	bl	8009474 <__mcmp>
 8008d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008da0:	4602      	mov	r2, r0
 8008da2:	4641      	mov	r1, r8
 8008da4:	4630      	mov	r0, r6
 8008da6:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8008daa:	f000 f921 	bl	8008ff0 <_Bfree>
 8008dae:	9b06      	ldr	r3, [sp, #24]
 8008db0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008db2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008db6:	ea43 0102 	orr.w	r1, r3, r2
 8008dba:	9b07      	ldr	r3, [sp, #28]
 8008dbc:	430b      	orrs	r3, r1
 8008dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc0:	d10d      	bne.n	8008dde <_dtoa_r+0x97e>
 8008dc2:	2b39      	cmp	r3, #57	; 0x39
 8008dc4:	d029      	beq.n	8008e1a <_dtoa_r+0x9ba>
 8008dc6:	f1ba 0f00 	cmp.w	sl, #0
 8008dca:	dd01      	ble.n	8008dd0 <_dtoa_r+0x970>
 8008dcc:	9b05      	ldr	r3, [sp, #20]
 8008dce:	3331      	adds	r3, #49	; 0x31
 8008dd0:	9a02      	ldr	r2, [sp, #8]
 8008dd2:	7013      	strb	r3, [r2, #0]
 8008dd4:	e774      	b.n	8008cc0 <_dtoa_r+0x860>
 8008dd6:	4638      	mov	r0, r7
 8008dd8:	e7b8      	b.n	8008d4c <_dtoa_r+0x8ec>
 8008dda:	2201      	movs	r2, #1
 8008ddc:	e7e1      	b.n	8008da2 <_dtoa_r+0x942>
 8008dde:	f1ba 0f00 	cmp.w	sl, #0
 8008de2:	db06      	blt.n	8008df2 <_dtoa_r+0x992>
 8008de4:	9906      	ldr	r1, [sp, #24]
 8008de6:	ea41 0a0a 	orr.w	sl, r1, sl
 8008dea:	9907      	ldr	r1, [sp, #28]
 8008dec:	ea5a 0101 	orrs.w	r1, sl, r1
 8008df0:	d120      	bne.n	8008e34 <_dtoa_r+0x9d4>
 8008df2:	2a00      	cmp	r2, #0
 8008df4:	ddec      	ble.n	8008dd0 <_dtoa_r+0x970>
 8008df6:	4629      	mov	r1, r5
 8008df8:	2201      	movs	r2, #1
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	9304      	str	r3, [sp, #16]
 8008dfe:	f000 fac9 	bl	8009394 <__lshift>
 8008e02:	4621      	mov	r1, r4
 8008e04:	4605      	mov	r5, r0
 8008e06:	f000 fb35 	bl	8009474 <__mcmp>
 8008e0a:	2800      	cmp	r0, #0
 8008e0c:	9b04      	ldr	r3, [sp, #16]
 8008e0e:	dc02      	bgt.n	8008e16 <_dtoa_r+0x9b6>
 8008e10:	d1de      	bne.n	8008dd0 <_dtoa_r+0x970>
 8008e12:	07da      	lsls	r2, r3, #31
 8008e14:	d5dc      	bpl.n	8008dd0 <_dtoa_r+0x970>
 8008e16:	2b39      	cmp	r3, #57	; 0x39
 8008e18:	d1d8      	bne.n	8008dcc <_dtoa_r+0x96c>
 8008e1a:	9a02      	ldr	r2, [sp, #8]
 8008e1c:	2339      	movs	r3, #57	; 0x39
 8008e1e:	7013      	strb	r3, [r2, #0]
 8008e20:	4643      	mov	r3, r8
 8008e22:	4698      	mov	r8, r3
 8008e24:	3b01      	subs	r3, #1
 8008e26:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008e2a:	2a39      	cmp	r2, #57	; 0x39
 8008e2c:	d051      	beq.n	8008ed2 <_dtoa_r+0xa72>
 8008e2e:	3201      	adds	r2, #1
 8008e30:	701a      	strb	r2, [r3, #0]
 8008e32:	e745      	b.n	8008cc0 <_dtoa_r+0x860>
 8008e34:	2a00      	cmp	r2, #0
 8008e36:	dd03      	ble.n	8008e40 <_dtoa_r+0x9e0>
 8008e38:	2b39      	cmp	r3, #57	; 0x39
 8008e3a:	d0ee      	beq.n	8008e1a <_dtoa_r+0x9ba>
 8008e3c:	3301      	adds	r3, #1
 8008e3e:	e7c7      	b.n	8008dd0 <_dtoa_r+0x970>
 8008e40:	9a04      	ldr	r2, [sp, #16]
 8008e42:	9908      	ldr	r1, [sp, #32]
 8008e44:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e48:	428a      	cmp	r2, r1
 8008e4a:	d02b      	beq.n	8008ea4 <_dtoa_r+0xa44>
 8008e4c:	4629      	mov	r1, r5
 8008e4e:	2300      	movs	r3, #0
 8008e50:	220a      	movs	r2, #10
 8008e52:	4630      	mov	r0, r6
 8008e54:	f000 f8ee 	bl	8009034 <__multadd>
 8008e58:	45b9      	cmp	r9, r7
 8008e5a:	4605      	mov	r5, r0
 8008e5c:	f04f 0300 	mov.w	r3, #0
 8008e60:	f04f 020a 	mov.w	r2, #10
 8008e64:	4649      	mov	r1, r9
 8008e66:	4630      	mov	r0, r6
 8008e68:	d107      	bne.n	8008e7a <_dtoa_r+0xa1a>
 8008e6a:	f000 f8e3 	bl	8009034 <__multadd>
 8008e6e:	4681      	mov	r9, r0
 8008e70:	4607      	mov	r7, r0
 8008e72:	9b04      	ldr	r3, [sp, #16]
 8008e74:	3301      	adds	r3, #1
 8008e76:	9304      	str	r3, [sp, #16]
 8008e78:	e774      	b.n	8008d64 <_dtoa_r+0x904>
 8008e7a:	f000 f8db 	bl	8009034 <__multadd>
 8008e7e:	4639      	mov	r1, r7
 8008e80:	4681      	mov	r9, r0
 8008e82:	2300      	movs	r3, #0
 8008e84:	220a      	movs	r2, #10
 8008e86:	4630      	mov	r0, r6
 8008e88:	f000 f8d4 	bl	8009034 <__multadd>
 8008e8c:	4607      	mov	r7, r0
 8008e8e:	e7f0      	b.n	8008e72 <_dtoa_r+0xa12>
 8008e90:	f1ba 0f00 	cmp.w	sl, #0
 8008e94:	9a01      	ldr	r2, [sp, #4]
 8008e96:	bfcc      	ite	gt
 8008e98:	46d0      	movgt	r8, sl
 8008e9a:	f04f 0801 	movle.w	r8, #1
 8008e9e:	4490      	add	r8, r2
 8008ea0:	f04f 0900 	mov.w	r9, #0
 8008ea4:	4629      	mov	r1, r5
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	9302      	str	r3, [sp, #8]
 8008eac:	f000 fa72 	bl	8009394 <__lshift>
 8008eb0:	4621      	mov	r1, r4
 8008eb2:	4605      	mov	r5, r0
 8008eb4:	f000 fade 	bl	8009474 <__mcmp>
 8008eb8:	2800      	cmp	r0, #0
 8008eba:	dcb1      	bgt.n	8008e20 <_dtoa_r+0x9c0>
 8008ebc:	d102      	bne.n	8008ec4 <_dtoa_r+0xa64>
 8008ebe:	9b02      	ldr	r3, [sp, #8]
 8008ec0:	07db      	lsls	r3, r3, #31
 8008ec2:	d4ad      	bmi.n	8008e20 <_dtoa_r+0x9c0>
 8008ec4:	4643      	mov	r3, r8
 8008ec6:	4698      	mov	r8, r3
 8008ec8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ecc:	2a30      	cmp	r2, #48	; 0x30
 8008ece:	d0fa      	beq.n	8008ec6 <_dtoa_r+0xa66>
 8008ed0:	e6f6      	b.n	8008cc0 <_dtoa_r+0x860>
 8008ed2:	9a01      	ldr	r2, [sp, #4]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d1a4      	bne.n	8008e22 <_dtoa_r+0x9c2>
 8008ed8:	f10b 0b01 	add.w	fp, fp, #1
 8008edc:	2331      	movs	r3, #49	; 0x31
 8008ede:	e778      	b.n	8008dd2 <_dtoa_r+0x972>
 8008ee0:	4b14      	ldr	r3, [pc, #80]	; (8008f34 <_dtoa_r+0xad4>)
 8008ee2:	f7ff bb27 	b.w	8008534 <_dtoa_r+0xd4>
 8008ee6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	f47f ab03 	bne.w	80084f4 <_dtoa_r+0x94>
 8008eee:	4b12      	ldr	r3, [pc, #72]	; (8008f38 <_dtoa_r+0xad8>)
 8008ef0:	f7ff bb20 	b.w	8008534 <_dtoa_r+0xd4>
 8008ef4:	f1ba 0f00 	cmp.w	sl, #0
 8008ef8:	dc03      	bgt.n	8008f02 <_dtoa_r+0xaa2>
 8008efa:	9b06      	ldr	r3, [sp, #24]
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	f73f aec7 	bgt.w	8008c90 <_dtoa_r+0x830>
 8008f02:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008f06:	4621      	mov	r1, r4
 8008f08:	4628      	mov	r0, r5
 8008f0a:	f7ff fa1b 	bl	8008344 <quorem>
 8008f0e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008f12:	f808 3b01 	strb.w	r3, [r8], #1
 8008f16:	9a01      	ldr	r2, [sp, #4]
 8008f18:	eba8 0202 	sub.w	r2, r8, r2
 8008f1c:	4592      	cmp	sl, r2
 8008f1e:	ddb7      	ble.n	8008e90 <_dtoa_r+0xa30>
 8008f20:	4629      	mov	r1, r5
 8008f22:	2300      	movs	r3, #0
 8008f24:	220a      	movs	r2, #10
 8008f26:	4630      	mov	r0, r6
 8008f28:	f000 f884 	bl	8009034 <__multadd>
 8008f2c:	4605      	mov	r5, r0
 8008f2e:	e7ea      	b.n	8008f06 <_dtoa_r+0xaa6>
 8008f30:	0800a97f 	.word	0x0800a97f
 8008f34:	0800a8dc 	.word	0x0800a8dc
 8008f38:	0800a900 	.word	0x0800a900

08008f3c <_localeconv_r>:
 8008f3c:	4800      	ldr	r0, [pc, #0]	; (8008f40 <_localeconv_r+0x4>)
 8008f3e:	4770      	bx	lr
 8008f40:	24000164 	.word	0x24000164

08008f44 <malloc>:
 8008f44:	4b02      	ldr	r3, [pc, #8]	; (8008f50 <malloc+0xc>)
 8008f46:	4601      	mov	r1, r0
 8008f48:	6818      	ldr	r0, [r3, #0]
 8008f4a:	f000 bc17 	b.w	800977c <_malloc_r>
 8008f4e:	bf00      	nop
 8008f50:	24000010 	.word	0x24000010

08008f54 <memcpy>:
 8008f54:	440a      	add	r2, r1
 8008f56:	4291      	cmp	r1, r2
 8008f58:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f5c:	d100      	bne.n	8008f60 <memcpy+0xc>
 8008f5e:	4770      	bx	lr
 8008f60:	b510      	push	{r4, lr}
 8008f62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f6a:	4291      	cmp	r1, r2
 8008f6c:	d1f9      	bne.n	8008f62 <memcpy+0xe>
 8008f6e:	bd10      	pop	{r4, pc}

08008f70 <_Balloc>:
 8008f70:	b570      	push	{r4, r5, r6, lr}
 8008f72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f74:	4604      	mov	r4, r0
 8008f76:	460d      	mov	r5, r1
 8008f78:	b976      	cbnz	r6, 8008f98 <_Balloc+0x28>
 8008f7a:	2010      	movs	r0, #16
 8008f7c:	f7ff ffe2 	bl	8008f44 <malloc>
 8008f80:	4602      	mov	r2, r0
 8008f82:	6260      	str	r0, [r4, #36]	; 0x24
 8008f84:	b920      	cbnz	r0, 8008f90 <_Balloc+0x20>
 8008f86:	4b18      	ldr	r3, [pc, #96]	; (8008fe8 <_Balloc+0x78>)
 8008f88:	4818      	ldr	r0, [pc, #96]	; (8008fec <_Balloc+0x7c>)
 8008f8a:	2166      	movs	r1, #102	; 0x66
 8008f8c:	f000 fdd6 	bl	8009b3c <__assert_func>
 8008f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f94:	6006      	str	r6, [r0, #0]
 8008f96:	60c6      	str	r6, [r0, #12]
 8008f98:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f9a:	68f3      	ldr	r3, [r6, #12]
 8008f9c:	b183      	cbz	r3, 8008fc0 <_Balloc+0x50>
 8008f9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008fa6:	b9b8      	cbnz	r0, 8008fd8 <_Balloc+0x68>
 8008fa8:	2101      	movs	r1, #1
 8008faa:	fa01 f605 	lsl.w	r6, r1, r5
 8008fae:	1d72      	adds	r2, r6, #5
 8008fb0:	0092      	lsls	r2, r2, #2
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f000 fb60 	bl	8009678 <_calloc_r>
 8008fb8:	b160      	cbz	r0, 8008fd4 <_Balloc+0x64>
 8008fba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008fbe:	e00e      	b.n	8008fde <_Balloc+0x6e>
 8008fc0:	2221      	movs	r2, #33	; 0x21
 8008fc2:	2104      	movs	r1, #4
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	f000 fb57 	bl	8009678 <_calloc_r>
 8008fca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fcc:	60f0      	str	r0, [r6, #12]
 8008fce:	68db      	ldr	r3, [r3, #12]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1e4      	bne.n	8008f9e <_Balloc+0x2e>
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	bd70      	pop	{r4, r5, r6, pc}
 8008fd8:	6802      	ldr	r2, [r0, #0]
 8008fda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008fde:	2300      	movs	r3, #0
 8008fe0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008fe4:	e7f7      	b.n	8008fd6 <_Balloc+0x66>
 8008fe6:	bf00      	nop
 8008fe8:	0800a90d 	.word	0x0800a90d
 8008fec:	0800a990 	.word	0x0800a990

08008ff0 <_Bfree>:
 8008ff0:	b570      	push	{r4, r5, r6, lr}
 8008ff2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ff4:	4605      	mov	r5, r0
 8008ff6:	460c      	mov	r4, r1
 8008ff8:	b976      	cbnz	r6, 8009018 <_Bfree+0x28>
 8008ffa:	2010      	movs	r0, #16
 8008ffc:	f7ff ffa2 	bl	8008f44 <malloc>
 8009000:	4602      	mov	r2, r0
 8009002:	6268      	str	r0, [r5, #36]	; 0x24
 8009004:	b920      	cbnz	r0, 8009010 <_Bfree+0x20>
 8009006:	4b09      	ldr	r3, [pc, #36]	; (800902c <_Bfree+0x3c>)
 8009008:	4809      	ldr	r0, [pc, #36]	; (8009030 <_Bfree+0x40>)
 800900a:	218a      	movs	r1, #138	; 0x8a
 800900c:	f000 fd96 	bl	8009b3c <__assert_func>
 8009010:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009014:	6006      	str	r6, [r0, #0]
 8009016:	60c6      	str	r6, [r0, #12]
 8009018:	b13c      	cbz	r4, 800902a <_Bfree+0x3a>
 800901a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800901c:	6862      	ldr	r2, [r4, #4]
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009024:	6021      	str	r1, [r4, #0]
 8009026:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800902a:	bd70      	pop	{r4, r5, r6, pc}
 800902c:	0800a90d 	.word	0x0800a90d
 8009030:	0800a990 	.word	0x0800a990

08009034 <__multadd>:
 8009034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009038:	690d      	ldr	r5, [r1, #16]
 800903a:	4607      	mov	r7, r0
 800903c:	460c      	mov	r4, r1
 800903e:	461e      	mov	r6, r3
 8009040:	f101 0c14 	add.w	ip, r1, #20
 8009044:	2000      	movs	r0, #0
 8009046:	f8dc 3000 	ldr.w	r3, [ip]
 800904a:	b299      	uxth	r1, r3
 800904c:	fb02 6101 	mla	r1, r2, r1, r6
 8009050:	0c1e      	lsrs	r6, r3, #16
 8009052:	0c0b      	lsrs	r3, r1, #16
 8009054:	fb02 3306 	mla	r3, r2, r6, r3
 8009058:	b289      	uxth	r1, r1
 800905a:	3001      	adds	r0, #1
 800905c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009060:	4285      	cmp	r5, r0
 8009062:	f84c 1b04 	str.w	r1, [ip], #4
 8009066:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800906a:	dcec      	bgt.n	8009046 <__multadd+0x12>
 800906c:	b30e      	cbz	r6, 80090b2 <__multadd+0x7e>
 800906e:	68a3      	ldr	r3, [r4, #8]
 8009070:	42ab      	cmp	r3, r5
 8009072:	dc19      	bgt.n	80090a8 <__multadd+0x74>
 8009074:	6861      	ldr	r1, [r4, #4]
 8009076:	4638      	mov	r0, r7
 8009078:	3101      	adds	r1, #1
 800907a:	f7ff ff79 	bl	8008f70 <_Balloc>
 800907e:	4680      	mov	r8, r0
 8009080:	b928      	cbnz	r0, 800908e <__multadd+0x5a>
 8009082:	4602      	mov	r2, r0
 8009084:	4b0c      	ldr	r3, [pc, #48]	; (80090b8 <__multadd+0x84>)
 8009086:	480d      	ldr	r0, [pc, #52]	; (80090bc <__multadd+0x88>)
 8009088:	21b5      	movs	r1, #181	; 0xb5
 800908a:	f000 fd57 	bl	8009b3c <__assert_func>
 800908e:	6922      	ldr	r2, [r4, #16]
 8009090:	3202      	adds	r2, #2
 8009092:	f104 010c 	add.w	r1, r4, #12
 8009096:	0092      	lsls	r2, r2, #2
 8009098:	300c      	adds	r0, #12
 800909a:	f7ff ff5b 	bl	8008f54 <memcpy>
 800909e:	4621      	mov	r1, r4
 80090a0:	4638      	mov	r0, r7
 80090a2:	f7ff ffa5 	bl	8008ff0 <_Bfree>
 80090a6:	4644      	mov	r4, r8
 80090a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090ac:	3501      	adds	r5, #1
 80090ae:	615e      	str	r6, [r3, #20]
 80090b0:	6125      	str	r5, [r4, #16]
 80090b2:	4620      	mov	r0, r4
 80090b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090b8:	0800a97f 	.word	0x0800a97f
 80090bc:	0800a990 	.word	0x0800a990

080090c0 <__hi0bits>:
 80090c0:	0c03      	lsrs	r3, r0, #16
 80090c2:	041b      	lsls	r3, r3, #16
 80090c4:	b9d3      	cbnz	r3, 80090fc <__hi0bits+0x3c>
 80090c6:	0400      	lsls	r0, r0, #16
 80090c8:	2310      	movs	r3, #16
 80090ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80090ce:	bf04      	itt	eq
 80090d0:	0200      	lsleq	r0, r0, #8
 80090d2:	3308      	addeq	r3, #8
 80090d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80090d8:	bf04      	itt	eq
 80090da:	0100      	lsleq	r0, r0, #4
 80090dc:	3304      	addeq	r3, #4
 80090de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80090e2:	bf04      	itt	eq
 80090e4:	0080      	lsleq	r0, r0, #2
 80090e6:	3302      	addeq	r3, #2
 80090e8:	2800      	cmp	r0, #0
 80090ea:	db05      	blt.n	80090f8 <__hi0bits+0x38>
 80090ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80090f0:	f103 0301 	add.w	r3, r3, #1
 80090f4:	bf08      	it	eq
 80090f6:	2320      	moveq	r3, #32
 80090f8:	4618      	mov	r0, r3
 80090fa:	4770      	bx	lr
 80090fc:	2300      	movs	r3, #0
 80090fe:	e7e4      	b.n	80090ca <__hi0bits+0xa>

08009100 <__lo0bits>:
 8009100:	6803      	ldr	r3, [r0, #0]
 8009102:	f013 0207 	ands.w	r2, r3, #7
 8009106:	4601      	mov	r1, r0
 8009108:	d00b      	beq.n	8009122 <__lo0bits+0x22>
 800910a:	07da      	lsls	r2, r3, #31
 800910c:	d423      	bmi.n	8009156 <__lo0bits+0x56>
 800910e:	0798      	lsls	r0, r3, #30
 8009110:	bf49      	itett	mi
 8009112:	085b      	lsrmi	r3, r3, #1
 8009114:	089b      	lsrpl	r3, r3, #2
 8009116:	2001      	movmi	r0, #1
 8009118:	600b      	strmi	r3, [r1, #0]
 800911a:	bf5c      	itt	pl
 800911c:	600b      	strpl	r3, [r1, #0]
 800911e:	2002      	movpl	r0, #2
 8009120:	4770      	bx	lr
 8009122:	b298      	uxth	r0, r3
 8009124:	b9a8      	cbnz	r0, 8009152 <__lo0bits+0x52>
 8009126:	0c1b      	lsrs	r3, r3, #16
 8009128:	2010      	movs	r0, #16
 800912a:	b2da      	uxtb	r2, r3
 800912c:	b90a      	cbnz	r2, 8009132 <__lo0bits+0x32>
 800912e:	3008      	adds	r0, #8
 8009130:	0a1b      	lsrs	r3, r3, #8
 8009132:	071a      	lsls	r2, r3, #28
 8009134:	bf04      	itt	eq
 8009136:	091b      	lsreq	r3, r3, #4
 8009138:	3004      	addeq	r0, #4
 800913a:	079a      	lsls	r2, r3, #30
 800913c:	bf04      	itt	eq
 800913e:	089b      	lsreq	r3, r3, #2
 8009140:	3002      	addeq	r0, #2
 8009142:	07da      	lsls	r2, r3, #31
 8009144:	d403      	bmi.n	800914e <__lo0bits+0x4e>
 8009146:	085b      	lsrs	r3, r3, #1
 8009148:	f100 0001 	add.w	r0, r0, #1
 800914c:	d005      	beq.n	800915a <__lo0bits+0x5a>
 800914e:	600b      	str	r3, [r1, #0]
 8009150:	4770      	bx	lr
 8009152:	4610      	mov	r0, r2
 8009154:	e7e9      	b.n	800912a <__lo0bits+0x2a>
 8009156:	2000      	movs	r0, #0
 8009158:	4770      	bx	lr
 800915a:	2020      	movs	r0, #32
 800915c:	4770      	bx	lr
	...

08009160 <__i2b>:
 8009160:	b510      	push	{r4, lr}
 8009162:	460c      	mov	r4, r1
 8009164:	2101      	movs	r1, #1
 8009166:	f7ff ff03 	bl	8008f70 <_Balloc>
 800916a:	4602      	mov	r2, r0
 800916c:	b928      	cbnz	r0, 800917a <__i2b+0x1a>
 800916e:	4b05      	ldr	r3, [pc, #20]	; (8009184 <__i2b+0x24>)
 8009170:	4805      	ldr	r0, [pc, #20]	; (8009188 <__i2b+0x28>)
 8009172:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009176:	f000 fce1 	bl	8009b3c <__assert_func>
 800917a:	2301      	movs	r3, #1
 800917c:	6144      	str	r4, [r0, #20]
 800917e:	6103      	str	r3, [r0, #16]
 8009180:	bd10      	pop	{r4, pc}
 8009182:	bf00      	nop
 8009184:	0800a97f 	.word	0x0800a97f
 8009188:	0800a990 	.word	0x0800a990

0800918c <__multiply>:
 800918c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009190:	4691      	mov	r9, r2
 8009192:	690a      	ldr	r2, [r1, #16]
 8009194:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009198:	429a      	cmp	r2, r3
 800919a:	bfb8      	it	lt
 800919c:	460b      	movlt	r3, r1
 800919e:	460c      	mov	r4, r1
 80091a0:	bfbc      	itt	lt
 80091a2:	464c      	movlt	r4, r9
 80091a4:	4699      	movlt	r9, r3
 80091a6:	6927      	ldr	r7, [r4, #16]
 80091a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80091ac:	68a3      	ldr	r3, [r4, #8]
 80091ae:	6861      	ldr	r1, [r4, #4]
 80091b0:	eb07 060a 	add.w	r6, r7, sl
 80091b4:	42b3      	cmp	r3, r6
 80091b6:	b085      	sub	sp, #20
 80091b8:	bfb8      	it	lt
 80091ba:	3101      	addlt	r1, #1
 80091bc:	f7ff fed8 	bl	8008f70 <_Balloc>
 80091c0:	b930      	cbnz	r0, 80091d0 <__multiply+0x44>
 80091c2:	4602      	mov	r2, r0
 80091c4:	4b44      	ldr	r3, [pc, #272]	; (80092d8 <__multiply+0x14c>)
 80091c6:	4845      	ldr	r0, [pc, #276]	; (80092dc <__multiply+0x150>)
 80091c8:	f240 115d 	movw	r1, #349	; 0x15d
 80091cc:	f000 fcb6 	bl	8009b3c <__assert_func>
 80091d0:	f100 0514 	add.w	r5, r0, #20
 80091d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80091d8:	462b      	mov	r3, r5
 80091da:	2200      	movs	r2, #0
 80091dc:	4543      	cmp	r3, r8
 80091de:	d321      	bcc.n	8009224 <__multiply+0x98>
 80091e0:	f104 0314 	add.w	r3, r4, #20
 80091e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80091e8:	f109 0314 	add.w	r3, r9, #20
 80091ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80091f0:	9202      	str	r2, [sp, #8]
 80091f2:	1b3a      	subs	r2, r7, r4
 80091f4:	3a15      	subs	r2, #21
 80091f6:	f022 0203 	bic.w	r2, r2, #3
 80091fa:	3204      	adds	r2, #4
 80091fc:	f104 0115 	add.w	r1, r4, #21
 8009200:	428f      	cmp	r7, r1
 8009202:	bf38      	it	cc
 8009204:	2204      	movcc	r2, #4
 8009206:	9201      	str	r2, [sp, #4]
 8009208:	9a02      	ldr	r2, [sp, #8]
 800920a:	9303      	str	r3, [sp, #12]
 800920c:	429a      	cmp	r2, r3
 800920e:	d80c      	bhi.n	800922a <__multiply+0x9e>
 8009210:	2e00      	cmp	r6, #0
 8009212:	dd03      	ble.n	800921c <__multiply+0x90>
 8009214:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009218:	2b00      	cmp	r3, #0
 800921a:	d05a      	beq.n	80092d2 <__multiply+0x146>
 800921c:	6106      	str	r6, [r0, #16]
 800921e:	b005      	add	sp, #20
 8009220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009224:	f843 2b04 	str.w	r2, [r3], #4
 8009228:	e7d8      	b.n	80091dc <__multiply+0x50>
 800922a:	f8b3 a000 	ldrh.w	sl, [r3]
 800922e:	f1ba 0f00 	cmp.w	sl, #0
 8009232:	d024      	beq.n	800927e <__multiply+0xf2>
 8009234:	f104 0e14 	add.w	lr, r4, #20
 8009238:	46a9      	mov	r9, r5
 800923a:	f04f 0c00 	mov.w	ip, #0
 800923e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009242:	f8d9 1000 	ldr.w	r1, [r9]
 8009246:	fa1f fb82 	uxth.w	fp, r2
 800924a:	b289      	uxth	r1, r1
 800924c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009250:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009254:	f8d9 2000 	ldr.w	r2, [r9]
 8009258:	4461      	add	r1, ip
 800925a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800925e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009262:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009266:	b289      	uxth	r1, r1
 8009268:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800926c:	4577      	cmp	r7, lr
 800926e:	f849 1b04 	str.w	r1, [r9], #4
 8009272:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009276:	d8e2      	bhi.n	800923e <__multiply+0xb2>
 8009278:	9a01      	ldr	r2, [sp, #4]
 800927a:	f845 c002 	str.w	ip, [r5, r2]
 800927e:	9a03      	ldr	r2, [sp, #12]
 8009280:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009284:	3304      	adds	r3, #4
 8009286:	f1b9 0f00 	cmp.w	r9, #0
 800928a:	d020      	beq.n	80092ce <__multiply+0x142>
 800928c:	6829      	ldr	r1, [r5, #0]
 800928e:	f104 0c14 	add.w	ip, r4, #20
 8009292:	46ae      	mov	lr, r5
 8009294:	f04f 0a00 	mov.w	sl, #0
 8009298:	f8bc b000 	ldrh.w	fp, [ip]
 800929c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80092a0:	fb09 220b 	mla	r2, r9, fp, r2
 80092a4:	4492      	add	sl, r2
 80092a6:	b289      	uxth	r1, r1
 80092a8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80092ac:	f84e 1b04 	str.w	r1, [lr], #4
 80092b0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80092b4:	f8be 1000 	ldrh.w	r1, [lr]
 80092b8:	0c12      	lsrs	r2, r2, #16
 80092ba:	fb09 1102 	mla	r1, r9, r2, r1
 80092be:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80092c2:	4567      	cmp	r7, ip
 80092c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80092c8:	d8e6      	bhi.n	8009298 <__multiply+0x10c>
 80092ca:	9a01      	ldr	r2, [sp, #4]
 80092cc:	50a9      	str	r1, [r5, r2]
 80092ce:	3504      	adds	r5, #4
 80092d0:	e79a      	b.n	8009208 <__multiply+0x7c>
 80092d2:	3e01      	subs	r6, #1
 80092d4:	e79c      	b.n	8009210 <__multiply+0x84>
 80092d6:	bf00      	nop
 80092d8:	0800a97f 	.word	0x0800a97f
 80092dc:	0800a990 	.word	0x0800a990

080092e0 <__pow5mult>:
 80092e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092e4:	4615      	mov	r5, r2
 80092e6:	f012 0203 	ands.w	r2, r2, #3
 80092ea:	4606      	mov	r6, r0
 80092ec:	460f      	mov	r7, r1
 80092ee:	d007      	beq.n	8009300 <__pow5mult+0x20>
 80092f0:	4c25      	ldr	r4, [pc, #148]	; (8009388 <__pow5mult+0xa8>)
 80092f2:	3a01      	subs	r2, #1
 80092f4:	2300      	movs	r3, #0
 80092f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092fa:	f7ff fe9b 	bl	8009034 <__multadd>
 80092fe:	4607      	mov	r7, r0
 8009300:	10ad      	asrs	r5, r5, #2
 8009302:	d03d      	beq.n	8009380 <__pow5mult+0xa0>
 8009304:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009306:	b97c      	cbnz	r4, 8009328 <__pow5mult+0x48>
 8009308:	2010      	movs	r0, #16
 800930a:	f7ff fe1b 	bl	8008f44 <malloc>
 800930e:	4602      	mov	r2, r0
 8009310:	6270      	str	r0, [r6, #36]	; 0x24
 8009312:	b928      	cbnz	r0, 8009320 <__pow5mult+0x40>
 8009314:	4b1d      	ldr	r3, [pc, #116]	; (800938c <__pow5mult+0xac>)
 8009316:	481e      	ldr	r0, [pc, #120]	; (8009390 <__pow5mult+0xb0>)
 8009318:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800931c:	f000 fc0e 	bl	8009b3c <__assert_func>
 8009320:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009324:	6004      	str	r4, [r0, #0]
 8009326:	60c4      	str	r4, [r0, #12]
 8009328:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800932c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009330:	b94c      	cbnz	r4, 8009346 <__pow5mult+0x66>
 8009332:	f240 2171 	movw	r1, #625	; 0x271
 8009336:	4630      	mov	r0, r6
 8009338:	f7ff ff12 	bl	8009160 <__i2b>
 800933c:	2300      	movs	r3, #0
 800933e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009342:	4604      	mov	r4, r0
 8009344:	6003      	str	r3, [r0, #0]
 8009346:	f04f 0900 	mov.w	r9, #0
 800934a:	07eb      	lsls	r3, r5, #31
 800934c:	d50a      	bpl.n	8009364 <__pow5mult+0x84>
 800934e:	4639      	mov	r1, r7
 8009350:	4622      	mov	r2, r4
 8009352:	4630      	mov	r0, r6
 8009354:	f7ff ff1a 	bl	800918c <__multiply>
 8009358:	4639      	mov	r1, r7
 800935a:	4680      	mov	r8, r0
 800935c:	4630      	mov	r0, r6
 800935e:	f7ff fe47 	bl	8008ff0 <_Bfree>
 8009362:	4647      	mov	r7, r8
 8009364:	106d      	asrs	r5, r5, #1
 8009366:	d00b      	beq.n	8009380 <__pow5mult+0xa0>
 8009368:	6820      	ldr	r0, [r4, #0]
 800936a:	b938      	cbnz	r0, 800937c <__pow5mult+0x9c>
 800936c:	4622      	mov	r2, r4
 800936e:	4621      	mov	r1, r4
 8009370:	4630      	mov	r0, r6
 8009372:	f7ff ff0b 	bl	800918c <__multiply>
 8009376:	6020      	str	r0, [r4, #0]
 8009378:	f8c0 9000 	str.w	r9, [r0]
 800937c:	4604      	mov	r4, r0
 800937e:	e7e4      	b.n	800934a <__pow5mult+0x6a>
 8009380:	4638      	mov	r0, r7
 8009382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009386:	bf00      	nop
 8009388:	0800aae0 	.word	0x0800aae0
 800938c:	0800a90d 	.word	0x0800a90d
 8009390:	0800a990 	.word	0x0800a990

08009394 <__lshift>:
 8009394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009398:	460c      	mov	r4, r1
 800939a:	6849      	ldr	r1, [r1, #4]
 800939c:	6923      	ldr	r3, [r4, #16]
 800939e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093a2:	68a3      	ldr	r3, [r4, #8]
 80093a4:	4607      	mov	r7, r0
 80093a6:	4691      	mov	r9, r2
 80093a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093ac:	f108 0601 	add.w	r6, r8, #1
 80093b0:	42b3      	cmp	r3, r6
 80093b2:	db0b      	blt.n	80093cc <__lshift+0x38>
 80093b4:	4638      	mov	r0, r7
 80093b6:	f7ff fddb 	bl	8008f70 <_Balloc>
 80093ba:	4605      	mov	r5, r0
 80093bc:	b948      	cbnz	r0, 80093d2 <__lshift+0x3e>
 80093be:	4602      	mov	r2, r0
 80093c0:	4b2a      	ldr	r3, [pc, #168]	; (800946c <__lshift+0xd8>)
 80093c2:	482b      	ldr	r0, [pc, #172]	; (8009470 <__lshift+0xdc>)
 80093c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80093c8:	f000 fbb8 	bl	8009b3c <__assert_func>
 80093cc:	3101      	adds	r1, #1
 80093ce:	005b      	lsls	r3, r3, #1
 80093d0:	e7ee      	b.n	80093b0 <__lshift+0x1c>
 80093d2:	2300      	movs	r3, #0
 80093d4:	f100 0114 	add.w	r1, r0, #20
 80093d8:	f100 0210 	add.w	r2, r0, #16
 80093dc:	4618      	mov	r0, r3
 80093de:	4553      	cmp	r3, sl
 80093e0:	db37      	blt.n	8009452 <__lshift+0xbe>
 80093e2:	6920      	ldr	r0, [r4, #16]
 80093e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80093e8:	f104 0314 	add.w	r3, r4, #20
 80093ec:	f019 091f 	ands.w	r9, r9, #31
 80093f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80093f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80093f8:	d02f      	beq.n	800945a <__lshift+0xc6>
 80093fa:	f1c9 0e20 	rsb	lr, r9, #32
 80093fe:	468a      	mov	sl, r1
 8009400:	f04f 0c00 	mov.w	ip, #0
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	fa02 f209 	lsl.w	r2, r2, r9
 800940a:	ea42 020c 	orr.w	r2, r2, ip
 800940e:	f84a 2b04 	str.w	r2, [sl], #4
 8009412:	f853 2b04 	ldr.w	r2, [r3], #4
 8009416:	4298      	cmp	r0, r3
 8009418:	fa22 fc0e 	lsr.w	ip, r2, lr
 800941c:	d8f2      	bhi.n	8009404 <__lshift+0x70>
 800941e:	1b03      	subs	r3, r0, r4
 8009420:	3b15      	subs	r3, #21
 8009422:	f023 0303 	bic.w	r3, r3, #3
 8009426:	3304      	adds	r3, #4
 8009428:	f104 0215 	add.w	r2, r4, #21
 800942c:	4290      	cmp	r0, r2
 800942e:	bf38      	it	cc
 8009430:	2304      	movcc	r3, #4
 8009432:	f841 c003 	str.w	ip, [r1, r3]
 8009436:	f1bc 0f00 	cmp.w	ip, #0
 800943a:	d001      	beq.n	8009440 <__lshift+0xac>
 800943c:	f108 0602 	add.w	r6, r8, #2
 8009440:	3e01      	subs	r6, #1
 8009442:	4638      	mov	r0, r7
 8009444:	612e      	str	r6, [r5, #16]
 8009446:	4621      	mov	r1, r4
 8009448:	f7ff fdd2 	bl	8008ff0 <_Bfree>
 800944c:	4628      	mov	r0, r5
 800944e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009452:	f842 0f04 	str.w	r0, [r2, #4]!
 8009456:	3301      	adds	r3, #1
 8009458:	e7c1      	b.n	80093de <__lshift+0x4a>
 800945a:	3904      	subs	r1, #4
 800945c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009460:	f841 2f04 	str.w	r2, [r1, #4]!
 8009464:	4298      	cmp	r0, r3
 8009466:	d8f9      	bhi.n	800945c <__lshift+0xc8>
 8009468:	e7ea      	b.n	8009440 <__lshift+0xac>
 800946a:	bf00      	nop
 800946c:	0800a97f 	.word	0x0800a97f
 8009470:	0800a990 	.word	0x0800a990

08009474 <__mcmp>:
 8009474:	b530      	push	{r4, r5, lr}
 8009476:	6902      	ldr	r2, [r0, #16]
 8009478:	690c      	ldr	r4, [r1, #16]
 800947a:	1b12      	subs	r2, r2, r4
 800947c:	d10e      	bne.n	800949c <__mcmp+0x28>
 800947e:	f100 0314 	add.w	r3, r0, #20
 8009482:	3114      	adds	r1, #20
 8009484:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009488:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800948c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009490:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009494:	42a5      	cmp	r5, r4
 8009496:	d003      	beq.n	80094a0 <__mcmp+0x2c>
 8009498:	d305      	bcc.n	80094a6 <__mcmp+0x32>
 800949a:	2201      	movs	r2, #1
 800949c:	4610      	mov	r0, r2
 800949e:	bd30      	pop	{r4, r5, pc}
 80094a0:	4283      	cmp	r3, r0
 80094a2:	d3f3      	bcc.n	800948c <__mcmp+0x18>
 80094a4:	e7fa      	b.n	800949c <__mcmp+0x28>
 80094a6:	f04f 32ff 	mov.w	r2, #4294967295
 80094aa:	e7f7      	b.n	800949c <__mcmp+0x28>

080094ac <__mdiff>:
 80094ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094b0:	460c      	mov	r4, r1
 80094b2:	4606      	mov	r6, r0
 80094b4:	4611      	mov	r1, r2
 80094b6:	4620      	mov	r0, r4
 80094b8:	4690      	mov	r8, r2
 80094ba:	f7ff ffdb 	bl	8009474 <__mcmp>
 80094be:	1e05      	subs	r5, r0, #0
 80094c0:	d110      	bne.n	80094e4 <__mdiff+0x38>
 80094c2:	4629      	mov	r1, r5
 80094c4:	4630      	mov	r0, r6
 80094c6:	f7ff fd53 	bl	8008f70 <_Balloc>
 80094ca:	b930      	cbnz	r0, 80094da <__mdiff+0x2e>
 80094cc:	4b3a      	ldr	r3, [pc, #232]	; (80095b8 <__mdiff+0x10c>)
 80094ce:	4602      	mov	r2, r0
 80094d0:	f240 2132 	movw	r1, #562	; 0x232
 80094d4:	4839      	ldr	r0, [pc, #228]	; (80095bc <__mdiff+0x110>)
 80094d6:	f000 fb31 	bl	8009b3c <__assert_func>
 80094da:	2301      	movs	r3, #1
 80094dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e4:	bfa4      	itt	ge
 80094e6:	4643      	movge	r3, r8
 80094e8:	46a0      	movge	r8, r4
 80094ea:	4630      	mov	r0, r6
 80094ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80094f0:	bfa6      	itte	ge
 80094f2:	461c      	movge	r4, r3
 80094f4:	2500      	movge	r5, #0
 80094f6:	2501      	movlt	r5, #1
 80094f8:	f7ff fd3a 	bl	8008f70 <_Balloc>
 80094fc:	b920      	cbnz	r0, 8009508 <__mdiff+0x5c>
 80094fe:	4b2e      	ldr	r3, [pc, #184]	; (80095b8 <__mdiff+0x10c>)
 8009500:	4602      	mov	r2, r0
 8009502:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009506:	e7e5      	b.n	80094d4 <__mdiff+0x28>
 8009508:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800950c:	6926      	ldr	r6, [r4, #16]
 800950e:	60c5      	str	r5, [r0, #12]
 8009510:	f104 0914 	add.w	r9, r4, #20
 8009514:	f108 0514 	add.w	r5, r8, #20
 8009518:	f100 0e14 	add.w	lr, r0, #20
 800951c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009520:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009524:	f108 0210 	add.w	r2, r8, #16
 8009528:	46f2      	mov	sl, lr
 800952a:	2100      	movs	r1, #0
 800952c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009530:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009534:	fa1f f883 	uxth.w	r8, r3
 8009538:	fa11 f18b 	uxtah	r1, r1, fp
 800953c:	0c1b      	lsrs	r3, r3, #16
 800953e:	eba1 0808 	sub.w	r8, r1, r8
 8009542:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009546:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800954a:	fa1f f888 	uxth.w	r8, r8
 800954e:	1419      	asrs	r1, r3, #16
 8009550:	454e      	cmp	r6, r9
 8009552:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009556:	f84a 3b04 	str.w	r3, [sl], #4
 800955a:	d8e7      	bhi.n	800952c <__mdiff+0x80>
 800955c:	1b33      	subs	r3, r6, r4
 800955e:	3b15      	subs	r3, #21
 8009560:	f023 0303 	bic.w	r3, r3, #3
 8009564:	3304      	adds	r3, #4
 8009566:	3415      	adds	r4, #21
 8009568:	42a6      	cmp	r6, r4
 800956a:	bf38      	it	cc
 800956c:	2304      	movcc	r3, #4
 800956e:	441d      	add	r5, r3
 8009570:	4473      	add	r3, lr
 8009572:	469e      	mov	lr, r3
 8009574:	462e      	mov	r6, r5
 8009576:	4566      	cmp	r6, ip
 8009578:	d30e      	bcc.n	8009598 <__mdiff+0xec>
 800957a:	f10c 0203 	add.w	r2, ip, #3
 800957e:	1b52      	subs	r2, r2, r5
 8009580:	f022 0203 	bic.w	r2, r2, #3
 8009584:	3d03      	subs	r5, #3
 8009586:	45ac      	cmp	ip, r5
 8009588:	bf38      	it	cc
 800958a:	2200      	movcc	r2, #0
 800958c:	441a      	add	r2, r3
 800958e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009592:	b17b      	cbz	r3, 80095b4 <__mdiff+0x108>
 8009594:	6107      	str	r7, [r0, #16]
 8009596:	e7a3      	b.n	80094e0 <__mdiff+0x34>
 8009598:	f856 8b04 	ldr.w	r8, [r6], #4
 800959c:	fa11 f288 	uxtah	r2, r1, r8
 80095a0:	1414      	asrs	r4, r2, #16
 80095a2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80095a6:	b292      	uxth	r2, r2
 80095a8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80095ac:	f84e 2b04 	str.w	r2, [lr], #4
 80095b0:	1421      	asrs	r1, r4, #16
 80095b2:	e7e0      	b.n	8009576 <__mdiff+0xca>
 80095b4:	3f01      	subs	r7, #1
 80095b6:	e7ea      	b.n	800958e <__mdiff+0xe2>
 80095b8:	0800a97f 	.word	0x0800a97f
 80095bc:	0800a990 	.word	0x0800a990

080095c0 <__d2b>:
 80095c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095c4:	4689      	mov	r9, r1
 80095c6:	2101      	movs	r1, #1
 80095c8:	ec57 6b10 	vmov	r6, r7, d0
 80095cc:	4690      	mov	r8, r2
 80095ce:	f7ff fccf 	bl	8008f70 <_Balloc>
 80095d2:	4604      	mov	r4, r0
 80095d4:	b930      	cbnz	r0, 80095e4 <__d2b+0x24>
 80095d6:	4602      	mov	r2, r0
 80095d8:	4b25      	ldr	r3, [pc, #148]	; (8009670 <__d2b+0xb0>)
 80095da:	4826      	ldr	r0, [pc, #152]	; (8009674 <__d2b+0xb4>)
 80095dc:	f240 310a 	movw	r1, #778	; 0x30a
 80095e0:	f000 faac 	bl	8009b3c <__assert_func>
 80095e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80095e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80095ec:	bb35      	cbnz	r5, 800963c <__d2b+0x7c>
 80095ee:	2e00      	cmp	r6, #0
 80095f0:	9301      	str	r3, [sp, #4]
 80095f2:	d028      	beq.n	8009646 <__d2b+0x86>
 80095f4:	4668      	mov	r0, sp
 80095f6:	9600      	str	r6, [sp, #0]
 80095f8:	f7ff fd82 	bl	8009100 <__lo0bits>
 80095fc:	9900      	ldr	r1, [sp, #0]
 80095fe:	b300      	cbz	r0, 8009642 <__d2b+0x82>
 8009600:	9a01      	ldr	r2, [sp, #4]
 8009602:	f1c0 0320 	rsb	r3, r0, #32
 8009606:	fa02 f303 	lsl.w	r3, r2, r3
 800960a:	430b      	orrs	r3, r1
 800960c:	40c2      	lsrs	r2, r0
 800960e:	6163      	str	r3, [r4, #20]
 8009610:	9201      	str	r2, [sp, #4]
 8009612:	9b01      	ldr	r3, [sp, #4]
 8009614:	61a3      	str	r3, [r4, #24]
 8009616:	2b00      	cmp	r3, #0
 8009618:	bf14      	ite	ne
 800961a:	2202      	movne	r2, #2
 800961c:	2201      	moveq	r2, #1
 800961e:	6122      	str	r2, [r4, #16]
 8009620:	b1d5      	cbz	r5, 8009658 <__d2b+0x98>
 8009622:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009626:	4405      	add	r5, r0
 8009628:	f8c9 5000 	str.w	r5, [r9]
 800962c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009630:	f8c8 0000 	str.w	r0, [r8]
 8009634:	4620      	mov	r0, r4
 8009636:	b003      	add	sp, #12
 8009638:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800963c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009640:	e7d5      	b.n	80095ee <__d2b+0x2e>
 8009642:	6161      	str	r1, [r4, #20]
 8009644:	e7e5      	b.n	8009612 <__d2b+0x52>
 8009646:	a801      	add	r0, sp, #4
 8009648:	f7ff fd5a 	bl	8009100 <__lo0bits>
 800964c:	9b01      	ldr	r3, [sp, #4]
 800964e:	6163      	str	r3, [r4, #20]
 8009650:	2201      	movs	r2, #1
 8009652:	6122      	str	r2, [r4, #16]
 8009654:	3020      	adds	r0, #32
 8009656:	e7e3      	b.n	8009620 <__d2b+0x60>
 8009658:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800965c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009660:	f8c9 0000 	str.w	r0, [r9]
 8009664:	6918      	ldr	r0, [r3, #16]
 8009666:	f7ff fd2b 	bl	80090c0 <__hi0bits>
 800966a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800966e:	e7df      	b.n	8009630 <__d2b+0x70>
 8009670:	0800a97f 	.word	0x0800a97f
 8009674:	0800a990 	.word	0x0800a990

08009678 <_calloc_r>:
 8009678:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800967a:	fba1 2402 	umull	r2, r4, r1, r2
 800967e:	b94c      	cbnz	r4, 8009694 <_calloc_r+0x1c>
 8009680:	4611      	mov	r1, r2
 8009682:	9201      	str	r2, [sp, #4]
 8009684:	f000 f87a 	bl	800977c <_malloc_r>
 8009688:	9a01      	ldr	r2, [sp, #4]
 800968a:	4605      	mov	r5, r0
 800968c:	b930      	cbnz	r0, 800969c <_calloc_r+0x24>
 800968e:	4628      	mov	r0, r5
 8009690:	b003      	add	sp, #12
 8009692:	bd30      	pop	{r4, r5, pc}
 8009694:	220c      	movs	r2, #12
 8009696:	6002      	str	r2, [r0, #0]
 8009698:	2500      	movs	r5, #0
 800969a:	e7f8      	b.n	800968e <_calloc_r+0x16>
 800969c:	4621      	mov	r1, r4
 800969e:	f7fe f9e7 	bl	8007a70 <memset>
 80096a2:	e7f4      	b.n	800968e <_calloc_r+0x16>

080096a4 <_free_r>:
 80096a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096a6:	2900      	cmp	r1, #0
 80096a8:	d044      	beq.n	8009734 <_free_r+0x90>
 80096aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ae:	9001      	str	r0, [sp, #4]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	f1a1 0404 	sub.w	r4, r1, #4
 80096b6:	bfb8      	it	lt
 80096b8:	18e4      	addlt	r4, r4, r3
 80096ba:	f000 fa9b 	bl	8009bf4 <__malloc_lock>
 80096be:	4a1e      	ldr	r2, [pc, #120]	; (8009738 <_free_r+0x94>)
 80096c0:	9801      	ldr	r0, [sp, #4]
 80096c2:	6813      	ldr	r3, [r2, #0]
 80096c4:	b933      	cbnz	r3, 80096d4 <_free_r+0x30>
 80096c6:	6063      	str	r3, [r4, #4]
 80096c8:	6014      	str	r4, [r2, #0]
 80096ca:	b003      	add	sp, #12
 80096cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80096d0:	f000 ba96 	b.w	8009c00 <__malloc_unlock>
 80096d4:	42a3      	cmp	r3, r4
 80096d6:	d908      	bls.n	80096ea <_free_r+0x46>
 80096d8:	6825      	ldr	r5, [r4, #0]
 80096da:	1961      	adds	r1, r4, r5
 80096dc:	428b      	cmp	r3, r1
 80096de:	bf01      	itttt	eq
 80096e0:	6819      	ldreq	r1, [r3, #0]
 80096e2:	685b      	ldreq	r3, [r3, #4]
 80096e4:	1949      	addeq	r1, r1, r5
 80096e6:	6021      	streq	r1, [r4, #0]
 80096e8:	e7ed      	b.n	80096c6 <_free_r+0x22>
 80096ea:	461a      	mov	r2, r3
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	b10b      	cbz	r3, 80096f4 <_free_r+0x50>
 80096f0:	42a3      	cmp	r3, r4
 80096f2:	d9fa      	bls.n	80096ea <_free_r+0x46>
 80096f4:	6811      	ldr	r1, [r2, #0]
 80096f6:	1855      	adds	r5, r2, r1
 80096f8:	42a5      	cmp	r5, r4
 80096fa:	d10b      	bne.n	8009714 <_free_r+0x70>
 80096fc:	6824      	ldr	r4, [r4, #0]
 80096fe:	4421      	add	r1, r4
 8009700:	1854      	adds	r4, r2, r1
 8009702:	42a3      	cmp	r3, r4
 8009704:	6011      	str	r1, [r2, #0]
 8009706:	d1e0      	bne.n	80096ca <_free_r+0x26>
 8009708:	681c      	ldr	r4, [r3, #0]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	6053      	str	r3, [r2, #4]
 800970e:	4421      	add	r1, r4
 8009710:	6011      	str	r1, [r2, #0]
 8009712:	e7da      	b.n	80096ca <_free_r+0x26>
 8009714:	d902      	bls.n	800971c <_free_r+0x78>
 8009716:	230c      	movs	r3, #12
 8009718:	6003      	str	r3, [r0, #0]
 800971a:	e7d6      	b.n	80096ca <_free_r+0x26>
 800971c:	6825      	ldr	r5, [r4, #0]
 800971e:	1961      	adds	r1, r4, r5
 8009720:	428b      	cmp	r3, r1
 8009722:	bf04      	itt	eq
 8009724:	6819      	ldreq	r1, [r3, #0]
 8009726:	685b      	ldreq	r3, [r3, #4]
 8009728:	6063      	str	r3, [r4, #4]
 800972a:	bf04      	itt	eq
 800972c:	1949      	addeq	r1, r1, r5
 800972e:	6021      	streq	r1, [r4, #0]
 8009730:	6054      	str	r4, [r2, #4]
 8009732:	e7ca      	b.n	80096ca <_free_r+0x26>
 8009734:	b003      	add	sp, #12
 8009736:	bd30      	pop	{r4, r5, pc}
 8009738:	24000d48 	.word	0x24000d48

0800973c <sbrk_aligned>:
 800973c:	b570      	push	{r4, r5, r6, lr}
 800973e:	4e0e      	ldr	r6, [pc, #56]	; (8009778 <sbrk_aligned+0x3c>)
 8009740:	460c      	mov	r4, r1
 8009742:	6831      	ldr	r1, [r6, #0]
 8009744:	4605      	mov	r5, r0
 8009746:	b911      	cbnz	r1, 800974e <sbrk_aligned+0x12>
 8009748:	f000 f9e8 	bl	8009b1c <_sbrk_r>
 800974c:	6030      	str	r0, [r6, #0]
 800974e:	4621      	mov	r1, r4
 8009750:	4628      	mov	r0, r5
 8009752:	f000 f9e3 	bl	8009b1c <_sbrk_r>
 8009756:	1c43      	adds	r3, r0, #1
 8009758:	d00a      	beq.n	8009770 <sbrk_aligned+0x34>
 800975a:	1cc4      	adds	r4, r0, #3
 800975c:	f024 0403 	bic.w	r4, r4, #3
 8009760:	42a0      	cmp	r0, r4
 8009762:	d007      	beq.n	8009774 <sbrk_aligned+0x38>
 8009764:	1a21      	subs	r1, r4, r0
 8009766:	4628      	mov	r0, r5
 8009768:	f000 f9d8 	bl	8009b1c <_sbrk_r>
 800976c:	3001      	adds	r0, #1
 800976e:	d101      	bne.n	8009774 <sbrk_aligned+0x38>
 8009770:	f04f 34ff 	mov.w	r4, #4294967295
 8009774:	4620      	mov	r0, r4
 8009776:	bd70      	pop	{r4, r5, r6, pc}
 8009778:	24000d4c 	.word	0x24000d4c

0800977c <_malloc_r>:
 800977c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009780:	1ccd      	adds	r5, r1, #3
 8009782:	f025 0503 	bic.w	r5, r5, #3
 8009786:	3508      	adds	r5, #8
 8009788:	2d0c      	cmp	r5, #12
 800978a:	bf38      	it	cc
 800978c:	250c      	movcc	r5, #12
 800978e:	2d00      	cmp	r5, #0
 8009790:	4607      	mov	r7, r0
 8009792:	db01      	blt.n	8009798 <_malloc_r+0x1c>
 8009794:	42a9      	cmp	r1, r5
 8009796:	d905      	bls.n	80097a4 <_malloc_r+0x28>
 8009798:	230c      	movs	r3, #12
 800979a:	603b      	str	r3, [r7, #0]
 800979c:	2600      	movs	r6, #0
 800979e:	4630      	mov	r0, r6
 80097a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097a4:	4e2e      	ldr	r6, [pc, #184]	; (8009860 <_malloc_r+0xe4>)
 80097a6:	f000 fa25 	bl	8009bf4 <__malloc_lock>
 80097aa:	6833      	ldr	r3, [r6, #0]
 80097ac:	461c      	mov	r4, r3
 80097ae:	bb34      	cbnz	r4, 80097fe <_malloc_r+0x82>
 80097b0:	4629      	mov	r1, r5
 80097b2:	4638      	mov	r0, r7
 80097b4:	f7ff ffc2 	bl	800973c <sbrk_aligned>
 80097b8:	1c43      	adds	r3, r0, #1
 80097ba:	4604      	mov	r4, r0
 80097bc:	d14d      	bne.n	800985a <_malloc_r+0xde>
 80097be:	6834      	ldr	r4, [r6, #0]
 80097c0:	4626      	mov	r6, r4
 80097c2:	2e00      	cmp	r6, #0
 80097c4:	d140      	bne.n	8009848 <_malloc_r+0xcc>
 80097c6:	6823      	ldr	r3, [r4, #0]
 80097c8:	4631      	mov	r1, r6
 80097ca:	4638      	mov	r0, r7
 80097cc:	eb04 0803 	add.w	r8, r4, r3
 80097d0:	f000 f9a4 	bl	8009b1c <_sbrk_r>
 80097d4:	4580      	cmp	r8, r0
 80097d6:	d13a      	bne.n	800984e <_malloc_r+0xd2>
 80097d8:	6821      	ldr	r1, [r4, #0]
 80097da:	3503      	adds	r5, #3
 80097dc:	1a6d      	subs	r5, r5, r1
 80097de:	f025 0503 	bic.w	r5, r5, #3
 80097e2:	3508      	adds	r5, #8
 80097e4:	2d0c      	cmp	r5, #12
 80097e6:	bf38      	it	cc
 80097e8:	250c      	movcc	r5, #12
 80097ea:	4629      	mov	r1, r5
 80097ec:	4638      	mov	r0, r7
 80097ee:	f7ff ffa5 	bl	800973c <sbrk_aligned>
 80097f2:	3001      	adds	r0, #1
 80097f4:	d02b      	beq.n	800984e <_malloc_r+0xd2>
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	442b      	add	r3, r5
 80097fa:	6023      	str	r3, [r4, #0]
 80097fc:	e00e      	b.n	800981c <_malloc_r+0xa0>
 80097fe:	6822      	ldr	r2, [r4, #0]
 8009800:	1b52      	subs	r2, r2, r5
 8009802:	d41e      	bmi.n	8009842 <_malloc_r+0xc6>
 8009804:	2a0b      	cmp	r2, #11
 8009806:	d916      	bls.n	8009836 <_malloc_r+0xba>
 8009808:	1961      	adds	r1, r4, r5
 800980a:	42a3      	cmp	r3, r4
 800980c:	6025      	str	r5, [r4, #0]
 800980e:	bf18      	it	ne
 8009810:	6059      	strne	r1, [r3, #4]
 8009812:	6863      	ldr	r3, [r4, #4]
 8009814:	bf08      	it	eq
 8009816:	6031      	streq	r1, [r6, #0]
 8009818:	5162      	str	r2, [r4, r5]
 800981a:	604b      	str	r3, [r1, #4]
 800981c:	4638      	mov	r0, r7
 800981e:	f104 060b 	add.w	r6, r4, #11
 8009822:	f000 f9ed 	bl	8009c00 <__malloc_unlock>
 8009826:	f026 0607 	bic.w	r6, r6, #7
 800982a:	1d23      	adds	r3, r4, #4
 800982c:	1af2      	subs	r2, r6, r3
 800982e:	d0b6      	beq.n	800979e <_malloc_r+0x22>
 8009830:	1b9b      	subs	r3, r3, r6
 8009832:	50a3      	str	r3, [r4, r2]
 8009834:	e7b3      	b.n	800979e <_malloc_r+0x22>
 8009836:	6862      	ldr	r2, [r4, #4]
 8009838:	42a3      	cmp	r3, r4
 800983a:	bf0c      	ite	eq
 800983c:	6032      	streq	r2, [r6, #0]
 800983e:	605a      	strne	r2, [r3, #4]
 8009840:	e7ec      	b.n	800981c <_malloc_r+0xa0>
 8009842:	4623      	mov	r3, r4
 8009844:	6864      	ldr	r4, [r4, #4]
 8009846:	e7b2      	b.n	80097ae <_malloc_r+0x32>
 8009848:	4634      	mov	r4, r6
 800984a:	6876      	ldr	r6, [r6, #4]
 800984c:	e7b9      	b.n	80097c2 <_malloc_r+0x46>
 800984e:	230c      	movs	r3, #12
 8009850:	603b      	str	r3, [r7, #0]
 8009852:	4638      	mov	r0, r7
 8009854:	f000 f9d4 	bl	8009c00 <__malloc_unlock>
 8009858:	e7a1      	b.n	800979e <_malloc_r+0x22>
 800985a:	6025      	str	r5, [r4, #0]
 800985c:	e7de      	b.n	800981c <_malloc_r+0xa0>
 800985e:	bf00      	nop
 8009860:	24000d48 	.word	0x24000d48

08009864 <__ssputs_r>:
 8009864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009868:	688e      	ldr	r6, [r1, #8]
 800986a:	429e      	cmp	r6, r3
 800986c:	4682      	mov	sl, r0
 800986e:	460c      	mov	r4, r1
 8009870:	4690      	mov	r8, r2
 8009872:	461f      	mov	r7, r3
 8009874:	d838      	bhi.n	80098e8 <__ssputs_r+0x84>
 8009876:	898a      	ldrh	r2, [r1, #12]
 8009878:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800987c:	d032      	beq.n	80098e4 <__ssputs_r+0x80>
 800987e:	6825      	ldr	r5, [r4, #0]
 8009880:	6909      	ldr	r1, [r1, #16]
 8009882:	eba5 0901 	sub.w	r9, r5, r1
 8009886:	6965      	ldr	r5, [r4, #20]
 8009888:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800988c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009890:	3301      	adds	r3, #1
 8009892:	444b      	add	r3, r9
 8009894:	106d      	asrs	r5, r5, #1
 8009896:	429d      	cmp	r5, r3
 8009898:	bf38      	it	cc
 800989a:	461d      	movcc	r5, r3
 800989c:	0553      	lsls	r3, r2, #21
 800989e:	d531      	bpl.n	8009904 <__ssputs_r+0xa0>
 80098a0:	4629      	mov	r1, r5
 80098a2:	f7ff ff6b 	bl	800977c <_malloc_r>
 80098a6:	4606      	mov	r6, r0
 80098a8:	b950      	cbnz	r0, 80098c0 <__ssputs_r+0x5c>
 80098aa:	230c      	movs	r3, #12
 80098ac:	f8ca 3000 	str.w	r3, [sl]
 80098b0:	89a3      	ldrh	r3, [r4, #12]
 80098b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098b6:	81a3      	strh	r3, [r4, #12]
 80098b8:	f04f 30ff 	mov.w	r0, #4294967295
 80098bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098c0:	6921      	ldr	r1, [r4, #16]
 80098c2:	464a      	mov	r2, r9
 80098c4:	f7ff fb46 	bl	8008f54 <memcpy>
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80098ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098d2:	81a3      	strh	r3, [r4, #12]
 80098d4:	6126      	str	r6, [r4, #16]
 80098d6:	6165      	str	r5, [r4, #20]
 80098d8:	444e      	add	r6, r9
 80098da:	eba5 0509 	sub.w	r5, r5, r9
 80098de:	6026      	str	r6, [r4, #0]
 80098e0:	60a5      	str	r5, [r4, #8]
 80098e2:	463e      	mov	r6, r7
 80098e4:	42be      	cmp	r6, r7
 80098e6:	d900      	bls.n	80098ea <__ssputs_r+0x86>
 80098e8:	463e      	mov	r6, r7
 80098ea:	6820      	ldr	r0, [r4, #0]
 80098ec:	4632      	mov	r2, r6
 80098ee:	4641      	mov	r1, r8
 80098f0:	f000 f966 	bl	8009bc0 <memmove>
 80098f4:	68a3      	ldr	r3, [r4, #8]
 80098f6:	1b9b      	subs	r3, r3, r6
 80098f8:	60a3      	str	r3, [r4, #8]
 80098fa:	6823      	ldr	r3, [r4, #0]
 80098fc:	4433      	add	r3, r6
 80098fe:	6023      	str	r3, [r4, #0]
 8009900:	2000      	movs	r0, #0
 8009902:	e7db      	b.n	80098bc <__ssputs_r+0x58>
 8009904:	462a      	mov	r2, r5
 8009906:	f000 f981 	bl	8009c0c <_realloc_r>
 800990a:	4606      	mov	r6, r0
 800990c:	2800      	cmp	r0, #0
 800990e:	d1e1      	bne.n	80098d4 <__ssputs_r+0x70>
 8009910:	6921      	ldr	r1, [r4, #16]
 8009912:	4650      	mov	r0, sl
 8009914:	f7ff fec6 	bl	80096a4 <_free_r>
 8009918:	e7c7      	b.n	80098aa <__ssputs_r+0x46>
	...

0800991c <_svfiprintf_r>:
 800991c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009920:	4698      	mov	r8, r3
 8009922:	898b      	ldrh	r3, [r1, #12]
 8009924:	061b      	lsls	r3, r3, #24
 8009926:	b09d      	sub	sp, #116	; 0x74
 8009928:	4607      	mov	r7, r0
 800992a:	460d      	mov	r5, r1
 800992c:	4614      	mov	r4, r2
 800992e:	d50e      	bpl.n	800994e <_svfiprintf_r+0x32>
 8009930:	690b      	ldr	r3, [r1, #16]
 8009932:	b963      	cbnz	r3, 800994e <_svfiprintf_r+0x32>
 8009934:	2140      	movs	r1, #64	; 0x40
 8009936:	f7ff ff21 	bl	800977c <_malloc_r>
 800993a:	6028      	str	r0, [r5, #0]
 800993c:	6128      	str	r0, [r5, #16]
 800993e:	b920      	cbnz	r0, 800994a <_svfiprintf_r+0x2e>
 8009940:	230c      	movs	r3, #12
 8009942:	603b      	str	r3, [r7, #0]
 8009944:	f04f 30ff 	mov.w	r0, #4294967295
 8009948:	e0d1      	b.n	8009aee <_svfiprintf_r+0x1d2>
 800994a:	2340      	movs	r3, #64	; 0x40
 800994c:	616b      	str	r3, [r5, #20]
 800994e:	2300      	movs	r3, #0
 8009950:	9309      	str	r3, [sp, #36]	; 0x24
 8009952:	2320      	movs	r3, #32
 8009954:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009958:	f8cd 800c 	str.w	r8, [sp, #12]
 800995c:	2330      	movs	r3, #48	; 0x30
 800995e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009b08 <_svfiprintf_r+0x1ec>
 8009962:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009966:	f04f 0901 	mov.w	r9, #1
 800996a:	4623      	mov	r3, r4
 800996c:	469a      	mov	sl, r3
 800996e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009972:	b10a      	cbz	r2, 8009978 <_svfiprintf_r+0x5c>
 8009974:	2a25      	cmp	r2, #37	; 0x25
 8009976:	d1f9      	bne.n	800996c <_svfiprintf_r+0x50>
 8009978:	ebba 0b04 	subs.w	fp, sl, r4
 800997c:	d00b      	beq.n	8009996 <_svfiprintf_r+0x7a>
 800997e:	465b      	mov	r3, fp
 8009980:	4622      	mov	r2, r4
 8009982:	4629      	mov	r1, r5
 8009984:	4638      	mov	r0, r7
 8009986:	f7ff ff6d 	bl	8009864 <__ssputs_r>
 800998a:	3001      	adds	r0, #1
 800998c:	f000 80aa 	beq.w	8009ae4 <_svfiprintf_r+0x1c8>
 8009990:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009992:	445a      	add	r2, fp
 8009994:	9209      	str	r2, [sp, #36]	; 0x24
 8009996:	f89a 3000 	ldrb.w	r3, [sl]
 800999a:	2b00      	cmp	r3, #0
 800999c:	f000 80a2 	beq.w	8009ae4 <_svfiprintf_r+0x1c8>
 80099a0:	2300      	movs	r3, #0
 80099a2:	f04f 32ff 	mov.w	r2, #4294967295
 80099a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099aa:	f10a 0a01 	add.w	sl, sl, #1
 80099ae:	9304      	str	r3, [sp, #16]
 80099b0:	9307      	str	r3, [sp, #28]
 80099b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099b6:	931a      	str	r3, [sp, #104]	; 0x68
 80099b8:	4654      	mov	r4, sl
 80099ba:	2205      	movs	r2, #5
 80099bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099c0:	4851      	ldr	r0, [pc, #324]	; (8009b08 <_svfiprintf_r+0x1ec>)
 80099c2:	f7f6 fc95 	bl	80002f0 <memchr>
 80099c6:	9a04      	ldr	r2, [sp, #16]
 80099c8:	b9d8      	cbnz	r0, 8009a02 <_svfiprintf_r+0xe6>
 80099ca:	06d0      	lsls	r0, r2, #27
 80099cc:	bf44      	itt	mi
 80099ce:	2320      	movmi	r3, #32
 80099d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099d4:	0711      	lsls	r1, r2, #28
 80099d6:	bf44      	itt	mi
 80099d8:	232b      	movmi	r3, #43	; 0x2b
 80099da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099de:	f89a 3000 	ldrb.w	r3, [sl]
 80099e2:	2b2a      	cmp	r3, #42	; 0x2a
 80099e4:	d015      	beq.n	8009a12 <_svfiprintf_r+0xf6>
 80099e6:	9a07      	ldr	r2, [sp, #28]
 80099e8:	4654      	mov	r4, sl
 80099ea:	2000      	movs	r0, #0
 80099ec:	f04f 0c0a 	mov.w	ip, #10
 80099f0:	4621      	mov	r1, r4
 80099f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099f6:	3b30      	subs	r3, #48	; 0x30
 80099f8:	2b09      	cmp	r3, #9
 80099fa:	d94e      	bls.n	8009a9a <_svfiprintf_r+0x17e>
 80099fc:	b1b0      	cbz	r0, 8009a2c <_svfiprintf_r+0x110>
 80099fe:	9207      	str	r2, [sp, #28]
 8009a00:	e014      	b.n	8009a2c <_svfiprintf_r+0x110>
 8009a02:	eba0 0308 	sub.w	r3, r0, r8
 8009a06:	fa09 f303 	lsl.w	r3, r9, r3
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	9304      	str	r3, [sp, #16]
 8009a0e:	46a2      	mov	sl, r4
 8009a10:	e7d2      	b.n	80099b8 <_svfiprintf_r+0x9c>
 8009a12:	9b03      	ldr	r3, [sp, #12]
 8009a14:	1d19      	adds	r1, r3, #4
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	9103      	str	r1, [sp, #12]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	bfbb      	ittet	lt
 8009a1e:	425b      	neglt	r3, r3
 8009a20:	f042 0202 	orrlt.w	r2, r2, #2
 8009a24:	9307      	strge	r3, [sp, #28]
 8009a26:	9307      	strlt	r3, [sp, #28]
 8009a28:	bfb8      	it	lt
 8009a2a:	9204      	strlt	r2, [sp, #16]
 8009a2c:	7823      	ldrb	r3, [r4, #0]
 8009a2e:	2b2e      	cmp	r3, #46	; 0x2e
 8009a30:	d10c      	bne.n	8009a4c <_svfiprintf_r+0x130>
 8009a32:	7863      	ldrb	r3, [r4, #1]
 8009a34:	2b2a      	cmp	r3, #42	; 0x2a
 8009a36:	d135      	bne.n	8009aa4 <_svfiprintf_r+0x188>
 8009a38:	9b03      	ldr	r3, [sp, #12]
 8009a3a:	1d1a      	adds	r2, r3, #4
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	9203      	str	r2, [sp, #12]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	bfb8      	it	lt
 8009a44:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a48:	3402      	adds	r4, #2
 8009a4a:	9305      	str	r3, [sp, #20]
 8009a4c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009b18 <_svfiprintf_r+0x1fc>
 8009a50:	7821      	ldrb	r1, [r4, #0]
 8009a52:	2203      	movs	r2, #3
 8009a54:	4650      	mov	r0, sl
 8009a56:	f7f6 fc4b 	bl	80002f0 <memchr>
 8009a5a:	b140      	cbz	r0, 8009a6e <_svfiprintf_r+0x152>
 8009a5c:	2340      	movs	r3, #64	; 0x40
 8009a5e:	eba0 000a 	sub.w	r0, r0, sl
 8009a62:	fa03 f000 	lsl.w	r0, r3, r0
 8009a66:	9b04      	ldr	r3, [sp, #16]
 8009a68:	4303      	orrs	r3, r0
 8009a6a:	3401      	adds	r4, #1
 8009a6c:	9304      	str	r3, [sp, #16]
 8009a6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a72:	4826      	ldr	r0, [pc, #152]	; (8009b0c <_svfiprintf_r+0x1f0>)
 8009a74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a78:	2206      	movs	r2, #6
 8009a7a:	f7f6 fc39 	bl	80002f0 <memchr>
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	d038      	beq.n	8009af4 <_svfiprintf_r+0x1d8>
 8009a82:	4b23      	ldr	r3, [pc, #140]	; (8009b10 <_svfiprintf_r+0x1f4>)
 8009a84:	bb1b      	cbnz	r3, 8009ace <_svfiprintf_r+0x1b2>
 8009a86:	9b03      	ldr	r3, [sp, #12]
 8009a88:	3307      	adds	r3, #7
 8009a8a:	f023 0307 	bic.w	r3, r3, #7
 8009a8e:	3308      	adds	r3, #8
 8009a90:	9303      	str	r3, [sp, #12]
 8009a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a94:	4433      	add	r3, r6
 8009a96:	9309      	str	r3, [sp, #36]	; 0x24
 8009a98:	e767      	b.n	800996a <_svfiprintf_r+0x4e>
 8009a9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a9e:	460c      	mov	r4, r1
 8009aa0:	2001      	movs	r0, #1
 8009aa2:	e7a5      	b.n	80099f0 <_svfiprintf_r+0xd4>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	3401      	adds	r4, #1
 8009aa8:	9305      	str	r3, [sp, #20]
 8009aaa:	4619      	mov	r1, r3
 8009aac:	f04f 0c0a 	mov.w	ip, #10
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ab6:	3a30      	subs	r2, #48	; 0x30
 8009ab8:	2a09      	cmp	r2, #9
 8009aba:	d903      	bls.n	8009ac4 <_svfiprintf_r+0x1a8>
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d0c5      	beq.n	8009a4c <_svfiprintf_r+0x130>
 8009ac0:	9105      	str	r1, [sp, #20]
 8009ac2:	e7c3      	b.n	8009a4c <_svfiprintf_r+0x130>
 8009ac4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ac8:	4604      	mov	r4, r0
 8009aca:	2301      	movs	r3, #1
 8009acc:	e7f0      	b.n	8009ab0 <_svfiprintf_r+0x194>
 8009ace:	ab03      	add	r3, sp, #12
 8009ad0:	9300      	str	r3, [sp, #0]
 8009ad2:	462a      	mov	r2, r5
 8009ad4:	4b0f      	ldr	r3, [pc, #60]	; (8009b14 <_svfiprintf_r+0x1f8>)
 8009ad6:	a904      	add	r1, sp, #16
 8009ad8:	4638      	mov	r0, r7
 8009ada:	f7fe f861 	bl	8007ba0 <_printf_float>
 8009ade:	1c42      	adds	r2, r0, #1
 8009ae0:	4606      	mov	r6, r0
 8009ae2:	d1d6      	bne.n	8009a92 <_svfiprintf_r+0x176>
 8009ae4:	89ab      	ldrh	r3, [r5, #12]
 8009ae6:	065b      	lsls	r3, r3, #25
 8009ae8:	f53f af2c 	bmi.w	8009944 <_svfiprintf_r+0x28>
 8009aec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009aee:	b01d      	add	sp, #116	; 0x74
 8009af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009af4:	ab03      	add	r3, sp, #12
 8009af6:	9300      	str	r3, [sp, #0]
 8009af8:	462a      	mov	r2, r5
 8009afa:	4b06      	ldr	r3, [pc, #24]	; (8009b14 <_svfiprintf_r+0x1f8>)
 8009afc:	a904      	add	r1, sp, #16
 8009afe:	4638      	mov	r0, r7
 8009b00:	f7fe fada 	bl	80080b8 <_printf_i>
 8009b04:	e7eb      	b.n	8009ade <_svfiprintf_r+0x1c2>
 8009b06:	bf00      	nop
 8009b08:	0800aaec 	.word	0x0800aaec
 8009b0c:	0800aaf6 	.word	0x0800aaf6
 8009b10:	08007ba1 	.word	0x08007ba1
 8009b14:	08009865 	.word	0x08009865
 8009b18:	0800aaf2 	.word	0x0800aaf2

08009b1c <_sbrk_r>:
 8009b1c:	b538      	push	{r3, r4, r5, lr}
 8009b1e:	4d06      	ldr	r5, [pc, #24]	; (8009b38 <_sbrk_r+0x1c>)
 8009b20:	2300      	movs	r3, #0
 8009b22:	4604      	mov	r4, r0
 8009b24:	4608      	mov	r0, r1
 8009b26:	602b      	str	r3, [r5, #0]
 8009b28:	f7f8 f928 	bl	8001d7c <_sbrk>
 8009b2c:	1c43      	adds	r3, r0, #1
 8009b2e:	d102      	bne.n	8009b36 <_sbrk_r+0x1a>
 8009b30:	682b      	ldr	r3, [r5, #0]
 8009b32:	b103      	cbz	r3, 8009b36 <_sbrk_r+0x1a>
 8009b34:	6023      	str	r3, [r4, #0]
 8009b36:	bd38      	pop	{r3, r4, r5, pc}
 8009b38:	24000d50 	.word	0x24000d50

08009b3c <__assert_func>:
 8009b3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b3e:	4614      	mov	r4, r2
 8009b40:	461a      	mov	r2, r3
 8009b42:	4b09      	ldr	r3, [pc, #36]	; (8009b68 <__assert_func+0x2c>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	4605      	mov	r5, r0
 8009b48:	68d8      	ldr	r0, [r3, #12]
 8009b4a:	b14c      	cbz	r4, 8009b60 <__assert_func+0x24>
 8009b4c:	4b07      	ldr	r3, [pc, #28]	; (8009b6c <__assert_func+0x30>)
 8009b4e:	9100      	str	r1, [sp, #0]
 8009b50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b54:	4906      	ldr	r1, [pc, #24]	; (8009b70 <__assert_func+0x34>)
 8009b56:	462b      	mov	r3, r5
 8009b58:	f000 f80e 	bl	8009b78 <fiprintf>
 8009b5c:	f000 faac 	bl	800a0b8 <abort>
 8009b60:	4b04      	ldr	r3, [pc, #16]	; (8009b74 <__assert_func+0x38>)
 8009b62:	461c      	mov	r4, r3
 8009b64:	e7f3      	b.n	8009b4e <__assert_func+0x12>
 8009b66:	bf00      	nop
 8009b68:	24000010 	.word	0x24000010
 8009b6c:	0800aafd 	.word	0x0800aafd
 8009b70:	0800ab0a 	.word	0x0800ab0a
 8009b74:	0800ab38 	.word	0x0800ab38

08009b78 <fiprintf>:
 8009b78:	b40e      	push	{r1, r2, r3}
 8009b7a:	b503      	push	{r0, r1, lr}
 8009b7c:	4601      	mov	r1, r0
 8009b7e:	ab03      	add	r3, sp, #12
 8009b80:	4805      	ldr	r0, [pc, #20]	; (8009b98 <fiprintf+0x20>)
 8009b82:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b86:	6800      	ldr	r0, [r0, #0]
 8009b88:	9301      	str	r3, [sp, #4]
 8009b8a:	f000 f897 	bl	8009cbc <_vfiprintf_r>
 8009b8e:	b002      	add	sp, #8
 8009b90:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b94:	b003      	add	sp, #12
 8009b96:	4770      	bx	lr
 8009b98:	24000010 	.word	0x24000010

08009b9c <__ascii_mbtowc>:
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	b901      	cbnz	r1, 8009ba2 <__ascii_mbtowc+0x6>
 8009ba0:	a901      	add	r1, sp, #4
 8009ba2:	b142      	cbz	r2, 8009bb6 <__ascii_mbtowc+0x1a>
 8009ba4:	b14b      	cbz	r3, 8009bba <__ascii_mbtowc+0x1e>
 8009ba6:	7813      	ldrb	r3, [r2, #0]
 8009ba8:	600b      	str	r3, [r1, #0]
 8009baa:	7812      	ldrb	r2, [r2, #0]
 8009bac:	1e10      	subs	r0, r2, #0
 8009bae:	bf18      	it	ne
 8009bb0:	2001      	movne	r0, #1
 8009bb2:	b002      	add	sp, #8
 8009bb4:	4770      	bx	lr
 8009bb6:	4610      	mov	r0, r2
 8009bb8:	e7fb      	b.n	8009bb2 <__ascii_mbtowc+0x16>
 8009bba:	f06f 0001 	mvn.w	r0, #1
 8009bbe:	e7f8      	b.n	8009bb2 <__ascii_mbtowc+0x16>

08009bc0 <memmove>:
 8009bc0:	4288      	cmp	r0, r1
 8009bc2:	b510      	push	{r4, lr}
 8009bc4:	eb01 0402 	add.w	r4, r1, r2
 8009bc8:	d902      	bls.n	8009bd0 <memmove+0x10>
 8009bca:	4284      	cmp	r4, r0
 8009bcc:	4623      	mov	r3, r4
 8009bce:	d807      	bhi.n	8009be0 <memmove+0x20>
 8009bd0:	1e43      	subs	r3, r0, #1
 8009bd2:	42a1      	cmp	r1, r4
 8009bd4:	d008      	beq.n	8009be8 <memmove+0x28>
 8009bd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009bda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009bde:	e7f8      	b.n	8009bd2 <memmove+0x12>
 8009be0:	4402      	add	r2, r0
 8009be2:	4601      	mov	r1, r0
 8009be4:	428a      	cmp	r2, r1
 8009be6:	d100      	bne.n	8009bea <memmove+0x2a>
 8009be8:	bd10      	pop	{r4, pc}
 8009bea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009bf2:	e7f7      	b.n	8009be4 <memmove+0x24>

08009bf4 <__malloc_lock>:
 8009bf4:	4801      	ldr	r0, [pc, #4]	; (8009bfc <__malloc_lock+0x8>)
 8009bf6:	f000 bc1f 	b.w	800a438 <__retarget_lock_acquire_recursive>
 8009bfa:	bf00      	nop
 8009bfc:	24000d54 	.word	0x24000d54

08009c00 <__malloc_unlock>:
 8009c00:	4801      	ldr	r0, [pc, #4]	; (8009c08 <__malloc_unlock+0x8>)
 8009c02:	f000 bc1a 	b.w	800a43a <__retarget_lock_release_recursive>
 8009c06:	bf00      	nop
 8009c08:	24000d54 	.word	0x24000d54

08009c0c <_realloc_r>:
 8009c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c10:	4680      	mov	r8, r0
 8009c12:	4614      	mov	r4, r2
 8009c14:	460e      	mov	r6, r1
 8009c16:	b921      	cbnz	r1, 8009c22 <_realloc_r+0x16>
 8009c18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	f7ff bdad 	b.w	800977c <_malloc_r>
 8009c22:	b92a      	cbnz	r2, 8009c30 <_realloc_r+0x24>
 8009c24:	f7ff fd3e 	bl	80096a4 <_free_r>
 8009c28:	4625      	mov	r5, r4
 8009c2a:	4628      	mov	r0, r5
 8009c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c30:	f000 fc6a 	bl	800a508 <_malloc_usable_size_r>
 8009c34:	4284      	cmp	r4, r0
 8009c36:	4607      	mov	r7, r0
 8009c38:	d802      	bhi.n	8009c40 <_realloc_r+0x34>
 8009c3a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009c3e:	d812      	bhi.n	8009c66 <_realloc_r+0x5a>
 8009c40:	4621      	mov	r1, r4
 8009c42:	4640      	mov	r0, r8
 8009c44:	f7ff fd9a 	bl	800977c <_malloc_r>
 8009c48:	4605      	mov	r5, r0
 8009c4a:	2800      	cmp	r0, #0
 8009c4c:	d0ed      	beq.n	8009c2a <_realloc_r+0x1e>
 8009c4e:	42bc      	cmp	r4, r7
 8009c50:	4622      	mov	r2, r4
 8009c52:	4631      	mov	r1, r6
 8009c54:	bf28      	it	cs
 8009c56:	463a      	movcs	r2, r7
 8009c58:	f7ff f97c 	bl	8008f54 <memcpy>
 8009c5c:	4631      	mov	r1, r6
 8009c5e:	4640      	mov	r0, r8
 8009c60:	f7ff fd20 	bl	80096a4 <_free_r>
 8009c64:	e7e1      	b.n	8009c2a <_realloc_r+0x1e>
 8009c66:	4635      	mov	r5, r6
 8009c68:	e7df      	b.n	8009c2a <_realloc_r+0x1e>

08009c6a <__sfputc_r>:
 8009c6a:	6893      	ldr	r3, [r2, #8]
 8009c6c:	3b01      	subs	r3, #1
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	b410      	push	{r4}
 8009c72:	6093      	str	r3, [r2, #8]
 8009c74:	da08      	bge.n	8009c88 <__sfputc_r+0x1e>
 8009c76:	6994      	ldr	r4, [r2, #24]
 8009c78:	42a3      	cmp	r3, r4
 8009c7a:	db01      	blt.n	8009c80 <__sfputc_r+0x16>
 8009c7c:	290a      	cmp	r1, #10
 8009c7e:	d103      	bne.n	8009c88 <__sfputc_r+0x1e>
 8009c80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c84:	f000 b94a 	b.w	8009f1c <__swbuf_r>
 8009c88:	6813      	ldr	r3, [r2, #0]
 8009c8a:	1c58      	adds	r0, r3, #1
 8009c8c:	6010      	str	r0, [r2, #0]
 8009c8e:	7019      	strb	r1, [r3, #0]
 8009c90:	4608      	mov	r0, r1
 8009c92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <__sfputs_r>:
 8009c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c9a:	4606      	mov	r6, r0
 8009c9c:	460f      	mov	r7, r1
 8009c9e:	4614      	mov	r4, r2
 8009ca0:	18d5      	adds	r5, r2, r3
 8009ca2:	42ac      	cmp	r4, r5
 8009ca4:	d101      	bne.n	8009caa <__sfputs_r+0x12>
 8009ca6:	2000      	movs	r0, #0
 8009ca8:	e007      	b.n	8009cba <__sfputs_r+0x22>
 8009caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cae:	463a      	mov	r2, r7
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	f7ff ffda 	bl	8009c6a <__sfputc_r>
 8009cb6:	1c43      	adds	r3, r0, #1
 8009cb8:	d1f3      	bne.n	8009ca2 <__sfputs_r+0xa>
 8009cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009cbc <_vfiprintf_r>:
 8009cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc0:	460d      	mov	r5, r1
 8009cc2:	b09d      	sub	sp, #116	; 0x74
 8009cc4:	4614      	mov	r4, r2
 8009cc6:	4698      	mov	r8, r3
 8009cc8:	4606      	mov	r6, r0
 8009cca:	b118      	cbz	r0, 8009cd4 <_vfiprintf_r+0x18>
 8009ccc:	6983      	ldr	r3, [r0, #24]
 8009cce:	b90b      	cbnz	r3, 8009cd4 <_vfiprintf_r+0x18>
 8009cd0:	f000 fb14 	bl	800a2fc <__sinit>
 8009cd4:	4b89      	ldr	r3, [pc, #548]	; (8009efc <_vfiprintf_r+0x240>)
 8009cd6:	429d      	cmp	r5, r3
 8009cd8:	d11b      	bne.n	8009d12 <_vfiprintf_r+0x56>
 8009cda:	6875      	ldr	r5, [r6, #4]
 8009cdc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009cde:	07d9      	lsls	r1, r3, #31
 8009ce0:	d405      	bmi.n	8009cee <_vfiprintf_r+0x32>
 8009ce2:	89ab      	ldrh	r3, [r5, #12]
 8009ce4:	059a      	lsls	r2, r3, #22
 8009ce6:	d402      	bmi.n	8009cee <_vfiprintf_r+0x32>
 8009ce8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cea:	f000 fba5 	bl	800a438 <__retarget_lock_acquire_recursive>
 8009cee:	89ab      	ldrh	r3, [r5, #12]
 8009cf0:	071b      	lsls	r3, r3, #28
 8009cf2:	d501      	bpl.n	8009cf8 <_vfiprintf_r+0x3c>
 8009cf4:	692b      	ldr	r3, [r5, #16]
 8009cf6:	b9eb      	cbnz	r3, 8009d34 <_vfiprintf_r+0x78>
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f000 f96e 	bl	8009fdc <__swsetup_r>
 8009d00:	b1c0      	cbz	r0, 8009d34 <_vfiprintf_r+0x78>
 8009d02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d04:	07dc      	lsls	r4, r3, #31
 8009d06:	d50e      	bpl.n	8009d26 <_vfiprintf_r+0x6a>
 8009d08:	f04f 30ff 	mov.w	r0, #4294967295
 8009d0c:	b01d      	add	sp, #116	; 0x74
 8009d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d12:	4b7b      	ldr	r3, [pc, #492]	; (8009f00 <_vfiprintf_r+0x244>)
 8009d14:	429d      	cmp	r5, r3
 8009d16:	d101      	bne.n	8009d1c <_vfiprintf_r+0x60>
 8009d18:	68b5      	ldr	r5, [r6, #8]
 8009d1a:	e7df      	b.n	8009cdc <_vfiprintf_r+0x20>
 8009d1c:	4b79      	ldr	r3, [pc, #484]	; (8009f04 <_vfiprintf_r+0x248>)
 8009d1e:	429d      	cmp	r5, r3
 8009d20:	bf08      	it	eq
 8009d22:	68f5      	ldreq	r5, [r6, #12]
 8009d24:	e7da      	b.n	8009cdc <_vfiprintf_r+0x20>
 8009d26:	89ab      	ldrh	r3, [r5, #12]
 8009d28:	0598      	lsls	r0, r3, #22
 8009d2a:	d4ed      	bmi.n	8009d08 <_vfiprintf_r+0x4c>
 8009d2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d2e:	f000 fb84 	bl	800a43a <__retarget_lock_release_recursive>
 8009d32:	e7e9      	b.n	8009d08 <_vfiprintf_r+0x4c>
 8009d34:	2300      	movs	r3, #0
 8009d36:	9309      	str	r3, [sp, #36]	; 0x24
 8009d38:	2320      	movs	r3, #32
 8009d3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d42:	2330      	movs	r3, #48	; 0x30
 8009d44:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009f08 <_vfiprintf_r+0x24c>
 8009d48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d4c:	f04f 0901 	mov.w	r9, #1
 8009d50:	4623      	mov	r3, r4
 8009d52:	469a      	mov	sl, r3
 8009d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d58:	b10a      	cbz	r2, 8009d5e <_vfiprintf_r+0xa2>
 8009d5a:	2a25      	cmp	r2, #37	; 0x25
 8009d5c:	d1f9      	bne.n	8009d52 <_vfiprintf_r+0x96>
 8009d5e:	ebba 0b04 	subs.w	fp, sl, r4
 8009d62:	d00b      	beq.n	8009d7c <_vfiprintf_r+0xc0>
 8009d64:	465b      	mov	r3, fp
 8009d66:	4622      	mov	r2, r4
 8009d68:	4629      	mov	r1, r5
 8009d6a:	4630      	mov	r0, r6
 8009d6c:	f7ff ff94 	bl	8009c98 <__sfputs_r>
 8009d70:	3001      	adds	r0, #1
 8009d72:	f000 80aa 	beq.w	8009eca <_vfiprintf_r+0x20e>
 8009d76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d78:	445a      	add	r2, fp
 8009d7a:	9209      	str	r2, [sp, #36]	; 0x24
 8009d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	f000 80a2 	beq.w	8009eca <_vfiprintf_r+0x20e>
 8009d86:	2300      	movs	r3, #0
 8009d88:	f04f 32ff 	mov.w	r2, #4294967295
 8009d8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d90:	f10a 0a01 	add.w	sl, sl, #1
 8009d94:	9304      	str	r3, [sp, #16]
 8009d96:	9307      	str	r3, [sp, #28]
 8009d98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d9c:	931a      	str	r3, [sp, #104]	; 0x68
 8009d9e:	4654      	mov	r4, sl
 8009da0:	2205      	movs	r2, #5
 8009da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009da6:	4858      	ldr	r0, [pc, #352]	; (8009f08 <_vfiprintf_r+0x24c>)
 8009da8:	f7f6 faa2 	bl	80002f0 <memchr>
 8009dac:	9a04      	ldr	r2, [sp, #16]
 8009dae:	b9d8      	cbnz	r0, 8009de8 <_vfiprintf_r+0x12c>
 8009db0:	06d1      	lsls	r1, r2, #27
 8009db2:	bf44      	itt	mi
 8009db4:	2320      	movmi	r3, #32
 8009db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dba:	0713      	lsls	r3, r2, #28
 8009dbc:	bf44      	itt	mi
 8009dbe:	232b      	movmi	r3, #43	; 0x2b
 8009dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8009dc8:	2b2a      	cmp	r3, #42	; 0x2a
 8009dca:	d015      	beq.n	8009df8 <_vfiprintf_r+0x13c>
 8009dcc:	9a07      	ldr	r2, [sp, #28]
 8009dce:	4654      	mov	r4, sl
 8009dd0:	2000      	movs	r0, #0
 8009dd2:	f04f 0c0a 	mov.w	ip, #10
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ddc:	3b30      	subs	r3, #48	; 0x30
 8009dde:	2b09      	cmp	r3, #9
 8009de0:	d94e      	bls.n	8009e80 <_vfiprintf_r+0x1c4>
 8009de2:	b1b0      	cbz	r0, 8009e12 <_vfiprintf_r+0x156>
 8009de4:	9207      	str	r2, [sp, #28]
 8009de6:	e014      	b.n	8009e12 <_vfiprintf_r+0x156>
 8009de8:	eba0 0308 	sub.w	r3, r0, r8
 8009dec:	fa09 f303 	lsl.w	r3, r9, r3
 8009df0:	4313      	orrs	r3, r2
 8009df2:	9304      	str	r3, [sp, #16]
 8009df4:	46a2      	mov	sl, r4
 8009df6:	e7d2      	b.n	8009d9e <_vfiprintf_r+0xe2>
 8009df8:	9b03      	ldr	r3, [sp, #12]
 8009dfa:	1d19      	adds	r1, r3, #4
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	9103      	str	r1, [sp, #12]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	bfbb      	ittet	lt
 8009e04:	425b      	neglt	r3, r3
 8009e06:	f042 0202 	orrlt.w	r2, r2, #2
 8009e0a:	9307      	strge	r3, [sp, #28]
 8009e0c:	9307      	strlt	r3, [sp, #28]
 8009e0e:	bfb8      	it	lt
 8009e10:	9204      	strlt	r2, [sp, #16]
 8009e12:	7823      	ldrb	r3, [r4, #0]
 8009e14:	2b2e      	cmp	r3, #46	; 0x2e
 8009e16:	d10c      	bne.n	8009e32 <_vfiprintf_r+0x176>
 8009e18:	7863      	ldrb	r3, [r4, #1]
 8009e1a:	2b2a      	cmp	r3, #42	; 0x2a
 8009e1c:	d135      	bne.n	8009e8a <_vfiprintf_r+0x1ce>
 8009e1e:	9b03      	ldr	r3, [sp, #12]
 8009e20:	1d1a      	adds	r2, r3, #4
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	9203      	str	r2, [sp, #12]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	bfb8      	it	lt
 8009e2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e2e:	3402      	adds	r4, #2
 8009e30:	9305      	str	r3, [sp, #20]
 8009e32:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009f18 <_vfiprintf_r+0x25c>
 8009e36:	7821      	ldrb	r1, [r4, #0]
 8009e38:	2203      	movs	r2, #3
 8009e3a:	4650      	mov	r0, sl
 8009e3c:	f7f6 fa58 	bl	80002f0 <memchr>
 8009e40:	b140      	cbz	r0, 8009e54 <_vfiprintf_r+0x198>
 8009e42:	2340      	movs	r3, #64	; 0x40
 8009e44:	eba0 000a 	sub.w	r0, r0, sl
 8009e48:	fa03 f000 	lsl.w	r0, r3, r0
 8009e4c:	9b04      	ldr	r3, [sp, #16]
 8009e4e:	4303      	orrs	r3, r0
 8009e50:	3401      	adds	r4, #1
 8009e52:	9304      	str	r3, [sp, #16]
 8009e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e58:	482c      	ldr	r0, [pc, #176]	; (8009f0c <_vfiprintf_r+0x250>)
 8009e5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e5e:	2206      	movs	r2, #6
 8009e60:	f7f6 fa46 	bl	80002f0 <memchr>
 8009e64:	2800      	cmp	r0, #0
 8009e66:	d03f      	beq.n	8009ee8 <_vfiprintf_r+0x22c>
 8009e68:	4b29      	ldr	r3, [pc, #164]	; (8009f10 <_vfiprintf_r+0x254>)
 8009e6a:	bb1b      	cbnz	r3, 8009eb4 <_vfiprintf_r+0x1f8>
 8009e6c:	9b03      	ldr	r3, [sp, #12]
 8009e6e:	3307      	adds	r3, #7
 8009e70:	f023 0307 	bic.w	r3, r3, #7
 8009e74:	3308      	adds	r3, #8
 8009e76:	9303      	str	r3, [sp, #12]
 8009e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e7a:	443b      	add	r3, r7
 8009e7c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e7e:	e767      	b.n	8009d50 <_vfiprintf_r+0x94>
 8009e80:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e84:	460c      	mov	r4, r1
 8009e86:	2001      	movs	r0, #1
 8009e88:	e7a5      	b.n	8009dd6 <_vfiprintf_r+0x11a>
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	3401      	adds	r4, #1
 8009e8e:	9305      	str	r3, [sp, #20]
 8009e90:	4619      	mov	r1, r3
 8009e92:	f04f 0c0a 	mov.w	ip, #10
 8009e96:	4620      	mov	r0, r4
 8009e98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e9c:	3a30      	subs	r2, #48	; 0x30
 8009e9e:	2a09      	cmp	r2, #9
 8009ea0:	d903      	bls.n	8009eaa <_vfiprintf_r+0x1ee>
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d0c5      	beq.n	8009e32 <_vfiprintf_r+0x176>
 8009ea6:	9105      	str	r1, [sp, #20]
 8009ea8:	e7c3      	b.n	8009e32 <_vfiprintf_r+0x176>
 8009eaa:	fb0c 2101 	mla	r1, ip, r1, r2
 8009eae:	4604      	mov	r4, r0
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	e7f0      	b.n	8009e96 <_vfiprintf_r+0x1da>
 8009eb4:	ab03      	add	r3, sp, #12
 8009eb6:	9300      	str	r3, [sp, #0]
 8009eb8:	462a      	mov	r2, r5
 8009eba:	4b16      	ldr	r3, [pc, #88]	; (8009f14 <_vfiprintf_r+0x258>)
 8009ebc:	a904      	add	r1, sp, #16
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	f7fd fe6e 	bl	8007ba0 <_printf_float>
 8009ec4:	4607      	mov	r7, r0
 8009ec6:	1c78      	adds	r0, r7, #1
 8009ec8:	d1d6      	bne.n	8009e78 <_vfiprintf_r+0x1bc>
 8009eca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ecc:	07d9      	lsls	r1, r3, #31
 8009ece:	d405      	bmi.n	8009edc <_vfiprintf_r+0x220>
 8009ed0:	89ab      	ldrh	r3, [r5, #12]
 8009ed2:	059a      	lsls	r2, r3, #22
 8009ed4:	d402      	bmi.n	8009edc <_vfiprintf_r+0x220>
 8009ed6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ed8:	f000 faaf 	bl	800a43a <__retarget_lock_release_recursive>
 8009edc:	89ab      	ldrh	r3, [r5, #12]
 8009ede:	065b      	lsls	r3, r3, #25
 8009ee0:	f53f af12 	bmi.w	8009d08 <_vfiprintf_r+0x4c>
 8009ee4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ee6:	e711      	b.n	8009d0c <_vfiprintf_r+0x50>
 8009ee8:	ab03      	add	r3, sp, #12
 8009eea:	9300      	str	r3, [sp, #0]
 8009eec:	462a      	mov	r2, r5
 8009eee:	4b09      	ldr	r3, [pc, #36]	; (8009f14 <_vfiprintf_r+0x258>)
 8009ef0:	a904      	add	r1, sp, #16
 8009ef2:	4630      	mov	r0, r6
 8009ef4:	f7fe f8e0 	bl	80080b8 <_printf_i>
 8009ef8:	e7e4      	b.n	8009ec4 <_vfiprintf_r+0x208>
 8009efa:	bf00      	nop
 8009efc:	0800ac64 	.word	0x0800ac64
 8009f00:	0800ac84 	.word	0x0800ac84
 8009f04:	0800ac44 	.word	0x0800ac44
 8009f08:	0800aaec 	.word	0x0800aaec
 8009f0c:	0800aaf6 	.word	0x0800aaf6
 8009f10:	08007ba1 	.word	0x08007ba1
 8009f14:	08009c99 	.word	0x08009c99
 8009f18:	0800aaf2 	.word	0x0800aaf2

08009f1c <__swbuf_r>:
 8009f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f1e:	460e      	mov	r6, r1
 8009f20:	4614      	mov	r4, r2
 8009f22:	4605      	mov	r5, r0
 8009f24:	b118      	cbz	r0, 8009f2e <__swbuf_r+0x12>
 8009f26:	6983      	ldr	r3, [r0, #24]
 8009f28:	b90b      	cbnz	r3, 8009f2e <__swbuf_r+0x12>
 8009f2a:	f000 f9e7 	bl	800a2fc <__sinit>
 8009f2e:	4b21      	ldr	r3, [pc, #132]	; (8009fb4 <__swbuf_r+0x98>)
 8009f30:	429c      	cmp	r4, r3
 8009f32:	d12b      	bne.n	8009f8c <__swbuf_r+0x70>
 8009f34:	686c      	ldr	r4, [r5, #4]
 8009f36:	69a3      	ldr	r3, [r4, #24]
 8009f38:	60a3      	str	r3, [r4, #8]
 8009f3a:	89a3      	ldrh	r3, [r4, #12]
 8009f3c:	071a      	lsls	r2, r3, #28
 8009f3e:	d52f      	bpl.n	8009fa0 <__swbuf_r+0x84>
 8009f40:	6923      	ldr	r3, [r4, #16]
 8009f42:	b36b      	cbz	r3, 8009fa0 <__swbuf_r+0x84>
 8009f44:	6923      	ldr	r3, [r4, #16]
 8009f46:	6820      	ldr	r0, [r4, #0]
 8009f48:	1ac0      	subs	r0, r0, r3
 8009f4a:	6963      	ldr	r3, [r4, #20]
 8009f4c:	b2f6      	uxtb	r6, r6
 8009f4e:	4283      	cmp	r3, r0
 8009f50:	4637      	mov	r7, r6
 8009f52:	dc04      	bgt.n	8009f5e <__swbuf_r+0x42>
 8009f54:	4621      	mov	r1, r4
 8009f56:	4628      	mov	r0, r5
 8009f58:	f000 f93c 	bl	800a1d4 <_fflush_r>
 8009f5c:	bb30      	cbnz	r0, 8009fac <__swbuf_r+0x90>
 8009f5e:	68a3      	ldr	r3, [r4, #8]
 8009f60:	3b01      	subs	r3, #1
 8009f62:	60a3      	str	r3, [r4, #8]
 8009f64:	6823      	ldr	r3, [r4, #0]
 8009f66:	1c5a      	adds	r2, r3, #1
 8009f68:	6022      	str	r2, [r4, #0]
 8009f6a:	701e      	strb	r6, [r3, #0]
 8009f6c:	6963      	ldr	r3, [r4, #20]
 8009f6e:	3001      	adds	r0, #1
 8009f70:	4283      	cmp	r3, r0
 8009f72:	d004      	beq.n	8009f7e <__swbuf_r+0x62>
 8009f74:	89a3      	ldrh	r3, [r4, #12]
 8009f76:	07db      	lsls	r3, r3, #31
 8009f78:	d506      	bpl.n	8009f88 <__swbuf_r+0x6c>
 8009f7a:	2e0a      	cmp	r6, #10
 8009f7c:	d104      	bne.n	8009f88 <__swbuf_r+0x6c>
 8009f7e:	4621      	mov	r1, r4
 8009f80:	4628      	mov	r0, r5
 8009f82:	f000 f927 	bl	800a1d4 <_fflush_r>
 8009f86:	b988      	cbnz	r0, 8009fac <__swbuf_r+0x90>
 8009f88:	4638      	mov	r0, r7
 8009f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f8c:	4b0a      	ldr	r3, [pc, #40]	; (8009fb8 <__swbuf_r+0x9c>)
 8009f8e:	429c      	cmp	r4, r3
 8009f90:	d101      	bne.n	8009f96 <__swbuf_r+0x7a>
 8009f92:	68ac      	ldr	r4, [r5, #8]
 8009f94:	e7cf      	b.n	8009f36 <__swbuf_r+0x1a>
 8009f96:	4b09      	ldr	r3, [pc, #36]	; (8009fbc <__swbuf_r+0xa0>)
 8009f98:	429c      	cmp	r4, r3
 8009f9a:	bf08      	it	eq
 8009f9c:	68ec      	ldreq	r4, [r5, #12]
 8009f9e:	e7ca      	b.n	8009f36 <__swbuf_r+0x1a>
 8009fa0:	4621      	mov	r1, r4
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	f000 f81a 	bl	8009fdc <__swsetup_r>
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	d0cb      	beq.n	8009f44 <__swbuf_r+0x28>
 8009fac:	f04f 37ff 	mov.w	r7, #4294967295
 8009fb0:	e7ea      	b.n	8009f88 <__swbuf_r+0x6c>
 8009fb2:	bf00      	nop
 8009fb4:	0800ac64 	.word	0x0800ac64
 8009fb8:	0800ac84 	.word	0x0800ac84
 8009fbc:	0800ac44 	.word	0x0800ac44

08009fc0 <__ascii_wctomb>:
 8009fc0:	b149      	cbz	r1, 8009fd6 <__ascii_wctomb+0x16>
 8009fc2:	2aff      	cmp	r2, #255	; 0xff
 8009fc4:	bf85      	ittet	hi
 8009fc6:	238a      	movhi	r3, #138	; 0x8a
 8009fc8:	6003      	strhi	r3, [r0, #0]
 8009fca:	700a      	strbls	r2, [r1, #0]
 8009fcc:	f04f 30ff 	movhi.w	r0, #4294967295
 8009fd0:	bf98      	it	ls
 8009fd2:	2001      	movls	r0, #1
 8009fd4:	4770      	bx	lr
 8009fd6:	4608      	mov	r0, r1
 8009fd8:	4770      	bx	lr
	...

08009fdc <__swsetup_r>:
 8009fdc:	4b32      	ldr	r3, [pc, #200]	; (800a0a8 <__swsetup_r+0xcc>)
 8009fde:	b570      	push	{r4, r5, r6, lr}
 8009fe0:	681d      	ldr	r5, [r3, #0]
 8009fe2:	4606      	mov	r6, r0
 8009fe4:	460c      	mov	r4, r1
 8009fe6:	b125      	cbz	r5, 8009ff2 <__swsetup_r+0x16>
 8009fe8:	69ab      	ldr	r3, [r5, #24]
 8009fea:	b913      	cbnz	r3, 8009ff2 <__swsetup_r+0x16>
 8009fec:	4628      	mov	r0, r5
 8009fee:	f000 f985 	bl	800a2fc <__sinit>
 8009ff2:	4b2e      	ldr	r3, [pc, #184]	; (800a0ac <__swsetup_r+0xd0>)
 8009ff4:	429c      	cmp	r4, r3
 8009ff6:	d10f      	bne.n	800a018 <__swsetup_r+0x3c>
 8009ff8:	686c      	ldr	r4, [r5, #4]
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a000:	0719      	lsls	r1, r3, #28
 800a002:	d42c      	bmi.n	800a05e <__swsetup_r+0x82>
 800a004:	06dd      	lsls	r5, r3, #27
 800a006:	d411      	bmi.n	800a02c <__swsetup_r+0x50>
 800a008:	2309      	movs	r3, #9
 800a00a:	6033      	str	r3, [r6, #0]
 800a00c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a010:	81a3      	strh	r3, [r4, #12]
 800a012:	f04f 30ff 	mov.w	r0, #4294967295
 800a016:	e03e      	b.n	800a096 <__swsetup_r+0xba>
 800a018:	4b25      	ldr	r3, [pc, #148]	; (800a0b0 <__swsetup_r+0xd4>)
 800a01a:	429c      	cmp	r4, r3
 800a01c:	d101      	bne.n	800a022 <__swsetup_r+0x46>
 800a01e:	68ac      	ldr	r4, [r5, #8]
 800a020:	e7eb      	b.n	8009ffa <__swsetup_r+0x1e>
 800a022:	4b24      	ldr	r3, [pc, #144]	; (800a0b4 <__swsetup_r+0xd8>)
 800a024:	429c      	cmp	r4, r3
 800a026:	bf08      	it	eq
 800a028:	68ec      	ldreq	r4, [r5, #12]
 800a02a:	e7e6      	b.n	8009ffa <__swsetup_r+0x1e>
 800a02c:	0758      	lsls	r0, r3, #29
 800a02e:	d512      	bpl.n	800a056 <__swsetup_r+0x7a>
 800a030:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a032:	b141      	cbz	r1, 800a046 <__swsetup_r+0x6a>
 800a034:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a038:	4299      	cmp	r1, r3
 800a03a:	d002      	beq.n	800a042 <__swsetup_r+0x66>
 800a03c:	4630      	mov	r0, r6
 800a03e:	f7ff fb31 	bl	80096a4 <_free_r>
 800a042:	2300      	movs	r3, #0
 800a044:	6363      	str	r3, [r4, #52]	; 0x34
 800a046:	89a3      	ldrh	r3, [r4, #12]
 800a048:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a04c:	81a3      	strh	r3, [r4, #12]
 800a04e:	2300      	movs	r3, #0
 800a050:	6063      	str	r3, [r4, #4]
 800a052:	6923      	ldr	r3, [r4, #16]
 800a054:	6023      	str	r3, [r4, #0]
 800a056:	89a3      	ldrh	r3, [r4, #12]
 800a058:	f043 0308 	orr.w	r3, r3, #8
 800a05c:	81a3      	strh	r3, [r4, #12]
 800a05e:	6923      	ldr	r3, [r4, #16]
 800a060:	b94b      	cbnz	r3, 800a076 <__swsetup_r+0x9a>
 800a062:	89a3      	ldrh	r3, [r4, #12]
 800a064:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a068:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a06c:	d003      	beq.n	800a076 <__swsetup_r+0x9a>
 800a06e:	4621      	mov	r1, r4
 800a070:	4630      	mov	r0, r6
 800a072:	f000 fa09 	bl	800a488 <__smakebuf_r>
 800a076:	89a0      	ldrh	r0, [r4, #12]
 800a078:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a07c:	f010 0301 	ands.w	r3, r0, #1
 800a080:	d00a      	beq.n	800a098 <__swsetup_r+0xbc>
 800a082:	2300      	movs	r3, #0
 800a084:	60a3      	str	r3, [r4, #8]
 800a086:	6963      	ldr	r3, [r4, #20]
 800a088:	425b      	negs	r3, r3
 800a08a:	61a3      	str	r3, [r4, #24]
 800a08c:	6923      	ldr	r3, [r4, #16]
 800a08e:	b943      	cbnz	r3, 800a0a2 <__swsetup_r+0xc6>
 800a090:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a094:	d1ba      	bne.n	800a00c <__swsetup_r+0x30>
 800a096:	bd70      	pop	{r4, r5, r6, pc}
 800a098:	0781      	lsls	r1, r0, #30
 800a09a:	bf58      	it	pl
 800a09c:	6963      	ldrpl	r3, [r4, #20]
 800a09e:	60a3      	str	r3, [r4, #8]
 800a0a0:	e7f4      	b.n	800a08c <__swsetup_r+0xb0>
 800a0a2:	2000      	movs	r0, #0
 800a0a4:	e7f7      	b.n	800a096 <__swsetup_r+0xba>
 800a0a6:	bf00      	nop
 800a0a8:	24000010 	.word	0x24000010
 800a0ac:	0800ac64 	.word	0x0800ac64
 800a0b0:	0800ac84 	.word	0x0800ac84
 800a0b4:	0800ac44 	.word	0x0800ac44

0800a0b8 <abort>:
 800a0b8:	b508      	push	{r3, lr}
 800a0ba:	2006      	movs	r0, #6
 800a0bc:	f000 fa54 	bl	800a568 <raise>
 800a0c0:	2001      	movs	r0, #1
 800a0c2:	f7f7 fde3 	bl	8001c8c <_exit>
	...

0800a0c8 <__sflush_r>:
 800a0c8:	898a      	ldrh	r2, [r1, #12]
 800a0ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0ce:	4605      	mov	r5, r0
 800a0d0:	0710      	lsls	r0, r2, #28
 800a0d2:	460c      	mov	r4, r1
 800a0d4:	d458      	bmi.n	800a188 <__sflush_r+0xc0>
 800a0d6:	684b      	ldr	r3, [r1, #4]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	dc05      	bgt.n	800a0e8 <__sflush_r+0x20>
 800a0dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	dc02      	bgt.n	800a0e8 <__sflush_r+0x20>
 800a0e2:	2000      	movs	r0, #0
 800a0e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a0ea:	2e00      	cmp	r6, #0
 800a0ec:	d0f9      	beq.n	800a0e2 <__sflush_r+0x1a>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a0f4:	682f      	ldr	r7, [r5, #0]
 800a0f6:	602b      	str	r3, [r5, #0]
 800a0f8:	d032      	beq.n	800a160 <__sflush_r+0x98>
 800a0fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a0fc:	89a3      	ldrh	r3, [r4, #12]
 800a0fe:	075a      	lsls	r2, r3, #29
 800a100:	d505      	bpl.n	800a10e <__sflush_r+0x46>
 800a102:	6863      	ldr	r3, [r4, #4]
 800a104:	1ac0      	subs	r0, r0, r3
 800a106:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a108:	b10b      	cbz	r3, 800a10e <__sflush_r+0x46>
 800a10a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a10c:	1ac0      	subs	r0, r0, r3
 800a10e:	2300      	movs	r3, #0
 800a110:	4602      	mov	r2, r0
 800a112:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a114:	6a21      	ldr	r1, [r4, #32]
 800a116:	4628      	mov	r0, r5
 800a118:	47b0      	blx	r6
 800a11a:	1c43      	adds	r3, r0, #1
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	d106      	bne.n	800a12e <__sflush_r+0x66>
 800a120:	6829      	ldr	r1, [r5, #0]
 800a122:	291d      	cmp	r1, #29
 800a124:	d82c      	bhi.n	800a180 <__sflush_r+0xb8>
 800a126:	4a2a      	ldr	r2, [pc, #168]	; (800a1d0 <__sflush_r+0x108>)
 800a128:	40ca      	lsrs	r2, r1
 800a12a:	07d6      	lsls	r6, r2, #31
 800a12c:	d528      	bpl.n	800a180 <__sflush_r+0xb8>
 800a12e:	2200      	movs	r2, #0
 800a130:	6062      	str	r2, [r4, #4]
 800a132:	04d9      	lsls	r1, r3, #19
 800a134:	6922      	ldr	r2, [r4, #16]
 800a136:	6022      	str	r2, [r4, #0]
 800a138:	d504      	bpl.n	800a144 <__sflush_r+0x7c>
 800a13a:	1c42      	adds	r2, r0, #1
 800a13c:	d101      	bne.n	800a142 <__sflush_r+0x7a>
 800a13e:	682b      	ldr	r3, [r5, #0]
 800a140:	b903      	cbnz	r3, 800a144 <__sflush_r+0x7c>
 800a142:	6560      	str	r0, [r4, #84]	; 0x54
 800a144:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a146:	602f      	str	r7, [r5, #0]
 800a148:	2900      	cmp	r1, #0
 800a14a:	d0ca      	beq.n	800a0e2 <__sflush_r+0x1a>
 800a14c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a150:	4299      	cmp	r1, r3
 800a152:	d002      	beq.n	800a15a <__sflush_r+0x92>
 800a154:	4628      	mov	r0, r5
 800a156:	f7ff faa5 	bl	80096a4 <_free_r>
 800a15a:	2000      	movs	r0, #0
 800a15c:	6360      	str	r0, [r4, #52]	; 0x34
 800a15e:	e7c1      	b.n	800a0e4 <__sflush_r+0x1c>
 800a160:	6a21      	ldr	r1, [r4, #32]
 800a162:	2301      	movs	r3, #1
 800a164:	4628      	mov	r0, r5
 800a166:	47b0      	blx	r6
 800a168:	1c41      	adds	r1, r0, #1
 800a16a:	d1c7      	bne.n	800a0fc <__sflush_r+0x34>
 800a16c:	682b      	ldr	r3, [r5, #0]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d0c4      	beq.n	800a0fc <__sflush_r+0x34>
 800a172:	2b1d      	cmp	r3, #29
 800a174:	d001      	beq.n	800a17a <__sflush_r+0xb2>
 800a176:	2b16      	cmp	r3, #22
 800a178:	d101      	bne.n	800a17e <__sflush_r+0xb6>
 800a17a:	602f      	str	r7, [r5, #0]
 800a17c:	e7b1      	b.n	800a0e2 <__sflush_r+0x1a>
 800a17e:	89a3      	ldrh	r3, [r4, #12]
 800a180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a184:	81a3      	strh	r3, [r4, #12]
 800a186:	e7ad      	b.n	800a0e4 <__sflush_r+0x1c>
 800a188:	690f      	ldr	r7, [r1, #16]
 800a18a:	2f00      	cmp	r7, #0
 800a18c:	d0a9      	beq.n	800a0e2 <__sflush_r+0x1a>
 800a18e:	0793      	lsls	r3, r2, #30
 800a190:	680e      	ldr	r6, [r1, #0]
 800a192:	bf08      	it	eq
 800a194:	694b      	ldreq	r3, [r1, #20]
 800a196:	600f      	str	r7, [r1, #0]
 800a198:	bf18      	it	ne
 800a19a:	2300      	movne	r3, #0
 800a19c:	eba6 0807 	sub.w	r8, r6, r7
 800a1a0:	608b      	str	r3, [r1, #8]
 800a1a2:	f1b8 0f00 	cmp.w	r8, #0
 800a1a6:	dd9c      	ble.n	800a0e2 <__sflush_r+0x1a>
 800a1a8:	6a21      	ldr	r1, [r4, #32]
 800a1aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a1ac:	4643      	mov	r3, r8
 800a1ae:	463a      	mov	r2, r7
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	47b0      	blx	r6
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	dc06      	bgt.n	800a1c6 <__sflush_r+0xfe>
 800a1b8:	89a3      	ldrh	r3, [r4, #12]
 800a1ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1be:	81a3      	strh	r3, [r4, #12]
 800a1c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c4:	e78e      	b.n	800a0e4 <__sflush_r+0x1c>
 800a1c6:	4407      	add	r7, r0
 800a1c8:	eba8 0800 	sub.w	r8, r8, r0
 800a1cc:	e7e9      	b.n	800a1a2 <__sflush_r+0xda>
 800a1ce:	bf00      	nop
 800a1d0:	20400001 	.word	0x20400001

0800a1d4 <_fflush_r>:
 800a1d4:	b538      	push	{r3, r4, r5, lr}
 800a1d6:	690b      	ldr	r3, [r1, #16]
 800a1d8:	4605      	mov	r5, r0
 800a1da:	460c      	mov	r4, r1
 800a1dc:	b913      	cbnz	r3, 800a1e4 <_fflush_r+0x10>
 800a1de:	2500      	movs	r5, #0
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	bd38      	pop	{r3, r4, r5, pc}
 800a1e4:	b118      	cbz	r0, 800a1ee <_fflush_r+0x1a>
 800a1e6:	6983      	ldr	r3, [r0, #24]
 800a1e8:	b90b      	cbnz	r3, 800a1ee <_fflush_r+0x1a>
 800a1ea:	f000 f887 	bl	800a2fc <__sinit>
 800a1ee:	4b14      	ldr	r3, [pc, #80]	; (800a240 <_fflush_r+0x6c>)
 800a1f0:	429c      	cmp	r4, r3
 800a1f2:	d11b      	bne.n	800a22c <_fflush_r+0x58>
 800a1f4:	686c      	ldr	r4, [r5, #4]
 800a1f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d0ef      	beq.n	800a1de <_fflush_r+0xa>
 800a1fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a200:	07d0      	lsls	r0, r2, #31
 800a202:	d404      	bmi.n	800a20e <_fflush_r+0x3a>
 800a204:	0599      	lsls	r1, r3, #22
 800a206:	d402      	bmi.n	800a20e <_fflush_r+0x3a>
 800a208:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a20a:	f000 f915 	bl	800a438 <__retarget_lock_acquire_recursive>
 800a20e:	4628      	mov	r0, r5
 800a210:	4621      	mov	r1, r4
 800a212:	f7ff ff59 	bl	800a0c8 <__sflush_r>
 800a216:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a218:	07da      	lsls	r2, r3, #31
 800a21a:	4605      	mov	r5, r0
 800a21c:	d4e0      	bmi.n	800a1e0 <_fflush_r+0xc>
 800a21e:	89a3      	ldrh	r3, [r4, #12]
 800a220:	059b      	lsls	r3, r3, #22
 800a222:	d4dd      	bmi.n	800a1e0 <_fflush_r+0xc>
 800a224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a226:	f000 f908 	bl	800a43a <__retarget_lock_release_recursive>
 800a22a:	e7d9      	b.n	800a1e0 <_fflush_r+0xc>
 800a22c:	4b05      	ldr	r3, [pc, #20]	; (800a244 <_fflush_r+0x70>)
 800a22e:	429c      	cmp	r4, r3
 800a230:	d101      	bne.n	800a236 <_fflush_r+0x62>
 800a232:	68ac      	ldr	r4, [r5, #8]
 800a234:	e7df      	b.n	800a1f6 <_fflush_r+0x22>
 800a236:	4b04      	ldr	r3, [pc, #16]	; (800a248 <_fflush_r+0x74>)
 800a238:	429c      	cmp	r4, r3
 800a23a:	bf08      	it	eq
 800a23c:	68ec      	ldreq	r4, [r5, #12]
 800a23e:	e7da      	b.n	800a1f6 <_fflush_r+0x22>
 800a240:	0800ac64 	.word	0x0800ac64
 800a244:	0800ac84 	.word	0x0800ac84
 800a248:	0800ac44 	.word	0x0800ac44

0800a24c <std>:
 800a24c:	2300      	movs	r3, #0
 800a24e:	b510      	push	{r4, lr}
 800a250:	4604      	mov	r4, r0
 800a252:	e9c0 3300 	strd	r3, r3, [r0]
 800a256:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a25a:	6083      	str	r3, [r0, #8]
 800a25c:	8181      	strh	r1, [r0, #12]
 800a25e:	6643      	str	r3, [r0, #100]	; 0x64
 800a260:	81c2      	strh	r2, [r0, #14]
 800a262:	6183      	str	r3, [r0, #24]
 800a264:	4619      	mov	r1, r3
 800a266:	2208      	movs	r2, #8
 800a268:	305c      	adds	r0, #92	; 0x5c
 800a26a:	f7fd fc01 	bl	8007a70 <memset>
 800a26e:	4b05      	ldr	r3, [pc, #20]	; (800a284 <std+0x38>)
 800a270:	6263      	str	r3, [r4, #36]	; 0x24
 800a272:	4b05      	ldr	r3, [pc, #20]	; (800a288 <std+0x3c>)
 800a274:	62a3      	str	r3, [r4, #40]	; 0x28
 800a276:	4b05      	ldr	r3, [pc, #20]	; (800a28c <std+0x40>)
 800a278:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a27a:	4b05      	ldr	r3, [pc, #20]	; (800a290 <std+0x44>)
 800a27c:	6224      	str	r4, [r4, #32]
 800a27e:	6323      	str	r3, [r4, #48]	; 0x30
 800a280:	bd10      	pop	{r4, pc}
 800a282:	bf00      	nop
 800a284:	0800a5a1 	.word	0x0800a5a1
 800a288:	0800a5c3 	.word	0x0800a5c3
 800a28c:	0800a5fb 	.word	0x0800a5fb
 800a290:	0800a61f 	.word	0x0800a61f

0800a294 <_cleanup_r>:
 800a294:	4901      	ldr	r1, [pc, #4]	; (800a29c <_cleanup_r+0x8>)
 800a296:	f000 b8af 	b.w	800a3f8 <_fwalk_reent>
 800a29a:	bf00      	nop
 800a29c:	0800a1d5 	.word	0x0800a1d5

0800a2a0 <__sfmoreglue>:
 800a2a0:	b570      	push	{r4, r5, r6, lr}
 800a2a2:	2268      	movs	r2, #104	; 0x68
 800a2a4:	1e4d      	subs	r5, r1, #1
 800a2a6:	4355      	muls	r5, r2
 800a2a8:	460e      	mov	r6, r1
 800a2aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a2ae:	f7ff fa65 	bl	800977c <_malloc_r>
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	b140      	cbz	r0, 800a2c8 <__sfmoreglue+0x28>
 800a2b6:	2100      	movs	r1, #0
 800a2b8:	e9c0 1600 	strd	r1, r6, [r0]
 800a2bc:	300c      	adds	r0, #12
 800a2be:	60a0      	str	r0, [r4, #8]
 800a2c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a2c4:	f7fd fbd4 	bl	8007a70 <memset>
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	bd70      	pop	{r4, r5, r6, pc}

0800a2cc <__sfp_lock_acquire>:
 800a2cc:	4801      	ldr	r0, [pc, #4]	; (800a2d4 <__sfp_lock_acquire+0x8>)
 800a2ce:	f000 b8b3 	b.w	800a438 <__retarget_lock_acquire_recursive>
 800a2d2:	bf00      	nop
 800a2d4:	24000d55 	.word	0x24000d55

0800a2d8 <__sfp_lock_release>:
 800a2d8:	4801      	ldr	r0, [pc, #4]	; (800a2e0 <__sfp_lock_release+0x8>)
 800a2da:	f000 b8ae 	b.w	800a43a <__retarget_lock_release_recursive>
 800a2de:	bf00      	nop
 800a2e0:	24000d55 	.word	0x24000d55

0800a2e4 <__sinit_lock_acquire>:
 800a2e4:	4801      	ldr	r0, [pc, #4]	; (800a2ec <__sinit_lock_acquire+0x8>)
 800a2e6:	f000 b8a7 	b.w	800a438 <__retarget_lock_acquire_recursive>
 800a2ea:	bf00      	nop
 800a2ec:	24000d56 	.word	0x24000d56

0800a2f0 <__sinit_lock_release>:
 800a2f0:	4801      	ldr	r0, [pc, #4]	; (800a2f8 <__sinit_lock_release+0x8>)
 800a2f2:	f000 b8a2 	b.w	800a43a <__retarget_lock_release_recursive>
 800a2f6:	bf00      	nop
 800a2f8:	24000d56 	.word	0x24000d56

0800a2fc <__sinit>:
 800a2fc:	b510      	push	{r4, lr}
 800a2fe:	4604      	mov	r4, r0
 800a300:	f7ff fff0 	bl	800a2e4 <__sinit_lock_acquire>
 800a304:	69a3      	ldr	r3, [r4, #24]
 800a306:	b11b      	cbz	r3, 800a310 <__sinit+0x14>
 800a308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a30c:	f7ff bff0 	b.w	800a2f0 <__sinit_lock_release>
 800a310:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a314:	6523      	str	r3, [r4, #80]	; 0x50
 800a316:	4b13      	ldr	r3, [pc, #76]	; (800a364 <__sinit+0x68>)
 800a318:	4a13      	ldr	r2, [pc, #76]	; (800a368 <__sinit+0x6c>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a31e:	42a3      	cmp	r3, r4
 800a320:	bf04      	itt	eq
 800a322:	2301      	moveq	r3, #1
 800a324:	61a3      	streq	r3, [r4, #24]
 800a326:	4620      	mov	r0, r4
 800a328:	f000 f820 	bl	800a36c <__sfp>
 800a32c:	6060      	str	r0, [r4, #4]
 800a32e:	4620      	mov	r0, r4
 800a330:	f000 f81c 	bl	800a36c <__sfp>
 800a334:	60a0      	str	r0, [r4, #8]
 800a336:	4620      	mov	r0, r4
 800a338:	f000 f818 	bl	800a36c <__sfp>
 800a33c:	2200      	movs	r2, #0
 800a33e:	60e0      	str	r0, [r4, #12]
 800a340:	2104      	movs	r1, #4
 800a342:	6860      	ldr	r0, [r4, #4]
 800a344:	f7ff ff82 	bl	800a24c <std>
 800a348:	68a0      	ldr	r0, [r4, #8]
 800a34a:	2201      	movs	r2, #1
 800a34c:	2109      	movs	r1, #9
 800a34e:	f7ff ff7d 	bl	800a24c <std>
 800a352:	68e0      	ldr	r0, [r4, #12]
 800a354:	2202      	movs	r2, #2
 800a356:	2112      	movs	r1, #18
 800a358:	f7ff ff78 	bl	800a24c <std>
 800a35c:	2301      	movs	r3, #1
 800a35e:	61a3      	str	r3, [r4, #24]
 800a360:	e7d2      	b.n	800a308 <__sinit+0xc>
 800a362:	bf00      	nop
 800a364:	0800a8c8 	.word	0x0800a8c8
 800a368:	0800a295 	.word	0x0800a295

0800a36c <__sfp>:
 800a36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36e:	4607      	mov	r7, r0
 800a370:	f7ff ffac 	bl	800a2cc <__sfp_lock_acquire>
 800a374:	4b1e      	ldr	r3, [pc, #120]	; (800a3f0 <__sfp+0x84>)
 800a376:	681e      	ldr	r6, [r3, #0]
 800a378:	69b3      	ldr	r3, [r6, #24]
 800a37a:	b913      	cbnz	r3, 800a382 <__sfp+0x16>
 800a37c:	4630      	mov	r0, r6
 800a37e:	f7ff ffbd 	bl	800a2fc <__sinit>
 800a382:	3648      	adds	r6, #72	; 0x48
 800a384:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a388:	3b01      	subs	r3, #1
 800a38a:	d503      	bpl.n	800a394 <__sfp+0x28>
 800a38c:	6833      	ldr	r3, [r6, #0]
 800a38e:	b30b      	cbz	r3, 800a3d4 <__sfp+0x68>
 800a390:	6836      	ldr	r6, [r6, #0]
 800a392:	e7f7      	b.n	800a384 <__sfp+0x18>
 800a394:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a398:	b9d5      	cbnz	r5, 800a3d0 <__sfp+0x64>
 800a39a:	4b16      	ldr	r3, [pc, #88]	; (800a3f4 <__sfp+0x88>)
 800a39c:	60e3      	str	r3, [r4, #12]
 800a39e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3a2:	6665      	str	r5, [r4, #100]	; 0x64
 800a3a4:	f000 f847 	bl	800a436 <__retarget_lock_init_recursive>
 800a3a8:	f7ff ff96 	bl	800a2d8 <__sfp_lock_release>
 800a3ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a3b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a3b4:	6025      	str	r5, [r4, #0]
 800a3b6:	61a5      	str	r5, [r4, #24]
 800a3b8:	2208      	movs	r2, #8
 800a3ba:	4629      	mov	r1, r5
 800a3bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a3c0:	f7fd fb56 	bl	8007a70 <memset>
 800a3c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a3c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3d0:	3468      	adds	r4, #104	; 0x68
 800a3d2:	e7d9      	b.n	800a388 <__sfp+0x1c>
 800a3d4:	2104      	movs	r1, #4
 800a3d6:	4638      	mov	r0, r7
 800a3d8:	f7ff ff62 	bl	800a2a0 <__sfmoreglue>
 800a3dc:	4604      	mov	r4, r0
 800a3de:	6030      	str	r0, [r6, #0]
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	d1d5      	bne.n	800a390 <__sfp+0x24>
 800a3e4:	f7ff ff78 	bl	800a2d8 <__sfp_lock_release>
 800a3e8:	230c      	movs	r3, #12
 800a3ea:	603b      	str	r3, [r7, #0]
 800a3ec:	e7ee      	b.n	800a3cc <__sfp+0x60>
 800a3ee:	bf00      	nop
 800a3f0:	0800a8c8 	.word	0x0800a8c8
 800a3f4:	ffff0001 	.word	0xffff0001

0800a3f8 <_fwalk_reent>:
 800a3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	4688      	mov	r8, r1
 800a400:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a404:	2700      	movs	r7, #0
 800a406:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a40a:	f1b9 0901 	subs.w	r9, r9, #1
 800a40e:	d505      	bpl.n	800a41c <_fwalk_reent+0x24>
 800a410:	6824      	ldr	r4, [r4, #0]
 800a412:	2c00      	cmp	r4, #0
 800a414:	d1f7      	bne.n	800a406 <_fwalk_reent+0xe>
 800a416:	4638      	mov	r0, r7
 800a418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a41c:	89ab      	ldrh	r3, [r5, #12]
 800a41e:	2b01      	cmp	r3, #1
 800a420:	d907      	bls.n	800a432 <_fwalk_reent+0x3a>
 800a422:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a426:	3301      	adds	r3, #1
 800a428:	d003      	beq.n	800a432 <_fwalk_reent+0x3a>
 800a42a:	4629      	mov	r1, r5
 800a42c:	4630      	mov	r0, r6
 800a42e:	47c0      	blx	r8
 800a430:	4307      	orrs	r7, r0
 800a432:	3568      	adds	r5, #104	; 0x68
 800a434:	e7e9      	b.n	800a40a <_fwalk_reent+0x12>

0800a436 <__retarget_lock_init_recursive>:
 800a436:	4770      	bx	lr

0800a438 <__retarget_lock_acquire_recursive>:
 800a438:	4770      	bx	lr

0800a43a <__retarget_lock_release_recursive>:
 800a43a:	4770      	bx	lr

0800a43c <__swhatbuf_r>:
 800a43c:	b570      	push	{r4, r5, r6, lr}
 800a43e:	460e      	mov	r6, r1
 800a440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a444:	2900      	cmp	r1, #0
 800a446:	b096      	sub	sp, #88	; 0x58
 800a448:	4614      	mov	r4, r2
 800a44a:	461d      	mov	r5, r3
 800a44c:	da08      	bge.n	800a460 <__swhatbuf_r+0x24>
 800a44e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a452:	2200      	movs	r2, #0
 800a454:	602a      	str	r2, [r5, #0]
 800a456:	061a      	lsls	r2, r3, #24
 800a458:	d410      	bmi.n	800a47c <__swhatbuf_r+0x40>
 800a45a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a45e:	e00e      	b.n	800a47e <__swhatbuf_r+0x42>
 800a460:	466a      	mov	r2, sp
 800a462:	f000 f903 	bl	800a66c <_fstat_r>
 800a466:	2800      	cmp	r0, #0
 800a468:	dbf1      	blt.n	800a44e <__swhatbuf_r+0x12>
 800a46a:	9a01      	ldr	r2, [sp, #4]
 800a46c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a470:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a474:	425a      	negs	r2, r3
 800a476:	415a      	adcs	r2, r3
 800a478:	602a      	str	r2, [r5, #0]
 800a47a:	e7ee      	b.n	800a45a <__swhatbuf_r+0x1e>
 800a47c:	2340      	movs	r3, #64	; 0x40
 800a47e:	2000      	movs	r0, #0
 800a480:	6023      	str	r3, [r4, #0]
 800a482:	b016      	add	sp, #88	; 0x58
 800a484:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a488 <__smakebuf_r>:
 800a488:	898b      	ldrh	r3, [r1, #12]
 800a48a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a48c:	079d      	lsls	r5, r3, #30
 800a48e:	4606      	mov	r6, r0
 800a490:	460c      	mov	r4, r1
 800a492:	d507      	bpl.n	800a4a4 <__smakebuf_r+0x1c>
 800a494:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a498:	6023      	str	r3, [r4, #0]
 800a49a:	6123      	str	r3, [r4, #16]
 800a49c:	2301      	movs	r3, #1
 800a49e:	6163      	str	r3, [r4, #20]
 800a4a0:	b002      	add	sp, #8
 800a4a2:	bd70      	pop	{r4, r5, r6, pc}
 800a4a4:	ab01      	add	r3, sp, #4
 800a4a6:	466a      	mov	r2, sp
 800a4a8:	f7ff ffc8 	bl	800a43c <__swhatbuf_r>
 800a4ac:	9900      	ldr	r1, [sp, #0]
 800a4ae:	4605      	mov	r5, r0
 800a4b0:	4630      	mov	r0, r6
 800a4b2:	f7ff f963 	bl	800977c <_malloc_r>
 800a4b6:	b948      	cbnz	r0, 800a4cc <__smakebuf_r+0x44>
 800a4b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4bc:	059a      	lsls	r2, r3, #22
 800a4be:	d4ef      	bmi.n	800a4a0 <__smakebuf_r+0x18>
 800a4c0:	f023 0303 	bic.w	r3, r3, #3
 800a4c4:	f043 0302 	orr.w	r3, r3, #2
 800a4c8:	81a3      	strh	r3, [r4, #12]
 800a4ca:	e7e3      	b.n	800a494 <__smakebuf_r+0xc>
 800a4cc:	4b0d      	ldr	r3, [pc, #52]	; (800a504 <__smakebuf_r+0x7c>)
 800a4ce:	62b3      	str	r3, [r6, #40]	; 0x28
 800a4d0:	89a3      	ldrh	r3, [r4, #12]
 800a4d2:	6020      	str	r0, [r4, #0]
 800a4d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4d8:	81a3      	strh	r3, [r4, #12]
 800a4da:	9b00      	ldr	r3, [sp, #0]
 800a4dc:	6163      	str	r3, [r4, #20]
 800a4de:	9b01      	ldr	r3, [sp, #4]
 800a4e0:	6120      	str	r0, [r4, #16]
 800a4e2:	b15b      	cbz	r3, 800a4fc <__smakebuf_r+0x74>
 800a4e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4e8:	4630      	mov	r0, r6
 800a4ea:	f000 f8d1 	bl	800a690 <_isatty_r>
 800a4ee:	b128      	cbz	r0, 800a4fc <__smakebuf_r+0x74>
 800a4f0:	89a3      	ldrh	r3, [r4, #12]
 800a4f2:	f023 0303 	bic.w	r3, r3, #3
 800a4f6:	f043 0301 	orr.w	r3, r3, #1
 800a4fa:	81a3      	strh	r3, [r4, #12]
 800a4fc:	89a0      	ldrh	r0, [r4, #12]
 800a4fe:	4305      	orrs	r5, r0
 800a500:	81a5      	strh	r5, [r4, #12]
 800a502:	e7cd      	b.n	800a4a0 <__smakebuf_r+0x18>
 800a504:	0800a295 	.word	0x0800a295

0800a508 <_malloc_usable_size_r>:
 800a508:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a50c:	1f18      	subs	r0, r3, #4
 800a50e:	2b00      	cmp	r3, #0
 800a510:	bfbc      	itt	lt
 800a512:	580b      	ldrlt	r3, [r1, r0]
 800a514:	18c0      	addlt	r0, r0, r3
 800a516:	4770      	bx	lr

0800a518 <_raise_r>:
 800a518:	291f      	cmp	r1, #31
 800a51a:	b538      	push	{r3, r4, r5, lr}
 800a51c:	4604      	mov	r4, r0
 800a51e:	460d      	mov	r5, r1
 800a520:	d904      	bls.n	800a52c <_raise_r+0x14>
 800a522:	2316      	movs	r3, #22
 800a524:	6003      	str	r3, [r0, #0]
 800a526:	f04f 30ff 	mov.w	r0, #4294967295
 800a52a:	bd38      	pop	{r3, r4, r5, pc}
 800a52c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a52e:	b112      	cbz	r2, 800a536 <_raise_r+0x1e>
 800a530:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a534:	b94b      	cbnz	r3, 800a54a <_raise_r+0x32>
 800a536:	4620      	mov	r0, r4
 800a538:	f000 f830 	bl	800a59c <_getpid_r>
 800a53c:	462a      	mov	r2, r5
 800a53e:	4601      	mov	r1, r0
 800a540:	4620      	mov	r0, r4
 800a542:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a546:	f000 b817 	b.w	800a578 <_kill_r>
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d00a      	beq.n	800a564 <_raise_r+0x4c>
 800a54e:	1c59      	adds	r1, r3, #1
 800a550:	d103      	bne.n	800a55a <_raise_r+0x42>
 800a552:	2316      	movs	r3, #22
 800a554:	6003      	str	r3, [r0, #0]
 800a556:	2001      	movs	r0, #1
 800a558:	e7e7      	b.n	800a52a <_raise_r+0x12>
 800a55a:	2400      	movs	r4, #0
 800a55c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a560:	4628      	mov	r0, r5
 800a562:	4798      	blx	r3
 800a564:	2000      	movs	r0, #0
 800a566:	e7e0      	b.n	800a52a <_raise_r+0x12>

0800a568 <raise>:
 800a568:	4b02      	ldr	r3, [pc, #8]	; (800a574 <raise+0xc>)
 800a56a:	4601      	mov	r1, r0
 800a56c:	6818      	ldr	r0, [r3, #0]
 800a56e:	f7ff bfd3 	b.w	800a518 <_raise_r>
 800a572:	bf00      	nop
 800a574:	24000010 	.word	0x24000010

0800a578 <_kill_r>:
 800a578:	b538      	push	{r3, r4, r5, lr}
 800a57a:	4d07      	ldr	r5, [pc, #28]	; (800a598 <_kill_r+0x20>)
 800a57c:	2300      	movs	r3, #0
 800a57e:	4604      	mov	r4, r0
 800a580:	4608      	mov	r0, r1
 800a582:	4611      	mov	r1, r2
 800a584:	602b      	str	r3, [r5, #0]
 800a586:	f7f7 fb71 	bl	8001c6c <_kill>
 800a58a:	1c43      	adds	r3, r0, #1
 800a58c:	d102      	bne.n	800a594 <_kill_r+0x1c>
 800a58e:	682b      	ldr	r3, [r5, #0]
 800a590:	b103      	cbz	r3, 800a594 <_kill_r+0x1c>
 800a592:	6023      	str	r3, [r4, #0]
 800a594:	bd38      	pop	{r3, r4, r5, pc}
 800a596:	bf00      	nop
 800a598:	24000d50 	.word	0x24000d50

0800a59c <_getpid_r>:
 800a59c:	f7f7 bb5e 	b.w	8001c5c <_getpid>

0800a5a0 <__sread>:
 800a5a0:	b510      	push	{r4, lr}
 800a5a2:	460c      	mov	r4, r1
 800a5a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5a8:	f000 f894 	bl	800a6d4 <_read_r>
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	bfab      	itete	ge
 800a5b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a5b2:	89a3      	ldrhlt	r3, [r4, #12]
 800a5b4:	181b      	addge	r3, r3, r0
 800a5b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a5ba:	bfac      	ite	ge
 800a5bc:	6563      	strge	r3, [r4, #84]	; 0x54
 800a5be:	81a3      	strhlt	r3, [r4, #12]
 800a5c0:	bd10      	pop	{r4, pc}

0800a5c2 <__swrite>:
 800a5c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5c6:	461f      	mov	r7, r3
 800a5c8:	898b      	ldrh	r3, [r1, #12]
 800a5ca:	05db      	lsls	r3, r3, #23
 800a5cc:	4605      	mov	r5, r0
 800a5ce:	460c      	mov	r4, r1
 800a5d0:	4616      	mov	r6, r2
 800a5d2:	d505      	bpl.n	800a5e0 <__swrite+0x1e>
 800a5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5d8:	2302      	movs	r3, #2
 800a5da:	2200      	movs	r2, #0
 800a5dc:	f000 f868 	bl	800a6b0 <_lseek_r>
 800a5e0:	89a3      	ldrh	r3, [r4, #12]
 800a5e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5ea:	81a3      	strh	r3, [r4, #12]
 800a5ec:	4632      	mov	r2, r6
 800a5ee:	463b      	mov	r3, r7
 800a5f0:	4628      	mov	r0, r5
 800a5f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f6:	f000 b817 	b.w	800a628 <_write_r>

0800a5fa <__sseek>:
 800a5fa:	b510      	push	{r4, lr}
 800a5fc:	460c      	mov	r4, r1
 800a5fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a602:	f000 f855 	bl	800a6b0 <_lseek_r>
 800a606:	1c43      	adds	r3, r0, #1
 800a608:	89a3      	ldrh	r3, [r4, #12]
 800a60a:	bf15      	itete	ne
 800a60c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a60e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a612:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a616:	81a3      	strheq	r3, [r4, #12]
 800a618:	bf18      	it	ne
 800a61a:	81a3      	strhne	r3, [r4, #12]
 800a61c:	bd10      	pop	{r4, pc}

0800a61e <__sclose>:
 800a61e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a622:	f000 b813 	b.w	800a64c <_close_r>
	...

0800a628 <_write_r>:
 800a628:	b538      	push	{r3, r4, r5, lr}
 800a62a:	4d07      	ldr	r5, [pc, #28]	; (800a648 <_write_r+0x20>)
 800a62c:	4604      	mov	r4, r0
 800a62e:	4608      	mov	r0, r1
 800a630:	4611      	mov	r1, r2
 800a632:	2200      	movs	r2, #0
 800a634:	602a      	str	r2, [r5, #0]
 800a636:	461a      	mov	r2, r3
 800a638:	f7f7 fb4f 	bl	8001cda <_write>
 800a63c:	1c43      	adds	r3, r0, #1
 800a63e:	d102      	bne.n	800a646 <_write_r+0x1e>
 800a640:	682b      	ldr	r3, [r5, #0]
 800a642:	b103      	cbz	r3, 800a646 <_write_r+0x1e>
 800a644:	6023      	str	r3, [r4, #0]
 800a646:	bd38      	pop	{r3, r4, r5, pc}
 800a648:	24000d50 	.word	0x24000d50

0800a64c <_close_r>:
 800a64c:	b538      	push	{r3, r4, r5, lr}
 800a64e:	4d06      	ldr	r5, [pc, #24]	; (800a668 <_close_r+0x1c>)
 800a650:	2300      	movs	r3, #0
 800a652:	4604      	mov	r4, r0
 800a654:	4608      	mov	r0, r1
 800a656:	602b      	str	r3, [r5, #0]
 800a658:	f7f7 fb5b 	bl	8001d12 <_close>
 800a65c:	1c43      	adds	r3, r0, #1
 800a65e:	d102      	bne.n	800a666 <_close_r+0x1a>
 800a660:	682b      	ldr	r3, [r5, #0]
 800a662:	b103      	cbz	r3, 800a666 <_close_r+0x1a>
 800a664:	6023      	str	r3, [r4, #0]
 800a666:	bd38      	pop	{r3, r4, r5, pc}
 800a668:	24000d50 	.word	0x24000d50

0800a66c <_fstat_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	4d07      	ldr	r5, [pc, #28]	; (800a68c <_fstat_r+0x20>)
 800a670:	2300      	movs	r3, #0
 800a672:	4604      	mov	r4, r0
 800a674:	4608      	mov	r0, r1
 800a676:	4611      	mov	r1, r2
 800a678:	602b      	str	r3, [r5, #0]
 800a67a:	f7f7 fb56 	bl	8001d2a <_fstat>
 800a67e:	1c43      	adds	r3, r0, #1
 800a680:	d102      	bne.n	800a688 <_fstat_r+0x1c>
 800a682:	682b      	ldr	r3, [r5, #0]
 800a684:	b103      	cbz	r3, 800a688 <_fstat_r+0x1c>
 800a686:	6023      	str	r3, [r4, #0]
 800a688:	bd38      	pop	{r3, r4, r5, pc}
 800a68a:	bf00      	nop
 800a68c:	24000d50 	.word	0x24000d50

0800a690 <_isatty_r>:
 800a690:	b538      	push	{r3, r4, r5, lr}
 800a692:	4d06      	ldr	r5, [pc, #24]	; (800a6ac <_isatty_r+0x1c>)
 800a694:	2300      	movs	r3, #0
 800a696:	4604      	mov	r4, r0
 800a698:	4608      	mov	r0, r1
 800a69a:	602b      	str	r3, [r5, #0]
 800a69c:	f7f7 fb55 	bl	8001d4a <_isatty>
 800a6a0:	1c43      	adds	r3, r0, #1
 800a6a2:	d102      	bne.n	800a6aa <_isatty_r+0x1a>
 800a6a4:	682b      	ldr	r3, [r5, #0]
 800a6a6:	b103      	cbz	r3, 800a6aa <_isatty_r+0x1a>
 800a6a8:	6023      	str	r3, [r4, #0]
 800a6aa:	bd38      	pop	{r3, r4, r5, pc}
 800a6ac:	24000d50 	.word	0x24000d50

0800a6b0 <_lseek_r>:
 800a6b0:	b538      	push	{r3, r4, r5, lr}
 800a6b2:	4d07      	ldr	r5, [pc, #28]	; (800a6d0 <_lseek_r+0x20>)
 800a6b4:	4604      	mov	r4, r0
 800a6b6:	4608      	mov	r0, r1
 800a6b8:	4611      	mov	r1, r2
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	602a      	str	r2, [r5, #0]
 800a6be:	461a      	mov	r2, r3
 800a6c0:	f7f7 fb4e 	bl	8001d60 <_lseek>
 800a6c4:	1c43      	adds	r3, r0, #1
 800a6c6:	d102      	bne.n	800a6ce <_lseek_r+0x1e>
 800a6c8:	682b      	ldr	r3, [r5, #0]
 800a6ca:	b103      	cbz	r3, 800a6ce <_lseek_r+0x1e>
 800a6cc:	6023      	str	r3, [r4, #0]
 800a6ce:	bd38      	pop	{r3, r4, r5, pc}
 800a6d0:	24000d50 	.word	0x24000d50

0800a6d4 <_read_r>:
 800a6d4:	b538      	push	{r3, r4, r5, lr}
 800a6d6:	4d07      	ldr	r5, [pc, #28]	; (800a6f4 <_read_r+0x20>)
 800a6d8:	4604      	mov	r4, r0
 800a6da:	4608      	mov	r0, r1
 800a6dc:	4611      	mov	r1, r2
 800a6de:	2200      	movs	r2, #0
 800a6e0:	602a      	str	r2, [r5, #0]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	f7f7 fadc 	bl	8001ca0 <_read>
 800a6e8:	1c43      	adds	r3, r0, #1
 800a6ea:	d102      	bne.n	800a6f2 <_read_r+0x1e>
 800a6ec:	682b      	ldr	r3, [r5, #0]
 800a6ee:	b103      	cbz	r3, 800a6f2 <_read_r+0x1e>
 800a6f0:	6023      	str	r3, [r4, #0]
 800a6f2:	bd38      	pop	{r3, r4, r5, pc}
 800a6f4:	24000d50 	.word	0x24000d50

0800a6f8 <_init>:
 800a6f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6fa:	bf00      	nop
 800a6fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6fe:	bc08      	pop	{r3}
 800a700:	469e      	mov	lr, r3
 800a702:	4770      	bx	lr

0800a704 <_fini>:
 800a704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a706:	bf00      	nop
 800a708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a70a:	bc08      	pop	{r3}
 800a70c:	469e      	mov	lr, r3
 800a70e:	4770      	bx	lr
