Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 14 22:11:55 2020
| Host         : eecs-gyaryu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bridge_top_control_sets_placed.rpt
| Design       : bridge_top
| Device       : xc7a15t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              79 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             138 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | buff/rd_i0                       | rst_IBUF                     |                1 |              1 |
|  clk_IBUF_BUFG | buff/ram_reg_0_15_0_0_i_1_n_0    |                              |                1 |              2 |
|  clk_IBUF_BUFG | buff/ram_reg_0_15_0_0__0_i_1_n_0 |                              |                1 |              2 |
|  clk_IBUF_BUFG |                                  | rst_IBUF                     |                3 |              5 |
|  clk_IBUF_BUFG | buff/E[0]                        | fake_rob/ticks[4]_i_1_n_0    |                1 |              5 |
|  clk_IBUF_BUFG | buff/rd_i0                       | buff/wr_i0                   |                1 |              6 |
|  clk_IBUF_BUFG |                                  |                              |                4 |              7 |
|  clk_IBUF_BUFG |                                  | clear                        |                2 |             10 |
|  clk_IBUF_BUFG | buff/sel                         | buff/tmp_h_period[0]_i_1_n_0 |                8 |             31 |
|  clk_IBUF_BUFG | fake_rob/Q[0]                    | fake_rob/ticks[4]_i_1_n_0    |                8 |             31 |
|  clk_IBUF_BUFG |                                  | buff/edge_rd_reg[1]_0        |                8 |             32 |
|  clk_IBUF_BUFG |                                  | buff/tmp_h_period[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | buff/h_period0                   | rst_IBUF                     |               14 |             32 |
|  clk_IBUF_BUFG | buff/edge_rd_reg[0]_0[0]         | rst_IBUF                     |                8 |             32 |
+----------------+----------------------------------+------------------------------+------------------+----------------+


