

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:1,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c31c93721e023652a20c610afeebf46a  /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG > _cuobjdump_complete_output_7cRzW3"
Parsing file _cuobjdump_complete_output_7cRzW3
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x406eac, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43293_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43423_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43956_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44098_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_P1jdgj"
Running: cat _ptx_P1jdgj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gacIBy
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gacIBy --output-file  /dev/null 2> _ptx_P1jdgjinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_P1jdgj _ptx2_gacIBy _ptx_P1jdgjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x406e1c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x406d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x406cfc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x406c6c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x406bdc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x406b3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x406a4e, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x637e60; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638160; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638164; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638168; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63816c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638170; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638174; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638178; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638180; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x406c6c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 76800 (ipc=153.6) sim_rate=76800 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:54:33 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 199680 (ipc=133.1) sim_rate=99840 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:54:34 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 301344 (ipc=86.1) sim_rate=100448 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:54:35 2019
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,7,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 485984 (ipc=97.2) sim_rate=121496 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:54:36 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(12,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(10,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,0,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 865760 (ipc=144.3) sim_rate=173152 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:54:37 2019
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(11,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,3,0) tid=(7,3,1)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(15,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1262688 (ipc=180.4) sim_rate=210448 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:54:38 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,1,0) tid=(7,3,1)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,7,0) tid=(7,3,1)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,0,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1561568 (ipc=195.2) sim_rate=223081 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:54:39 2019
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9029,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9030,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9047,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9047,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9048,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9048,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9053,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9054,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9059,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9060,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9060,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9061,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9065,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9066,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9071,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9072,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9077,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9078,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9078,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9079,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9089,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9090,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9095,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9096,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9101,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9102,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9113,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9114,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9120,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9121,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9125,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9126,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9138,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9139,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9149,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9150,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9155,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9156,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9161,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9162,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9167,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9168,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9173,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9173,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9174,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9174,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9179,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9180,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9197,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9198,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9203,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9204,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9209,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9210,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9210,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9211,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9227,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9228,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9233,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9233,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9234,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9234,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9239,0), 7 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(6,4,0) tid=(7,3,1)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9240,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9245,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9245,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9246,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9246,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9251,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9252,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9257,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9257,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9258,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9258,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9275,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9276,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9288,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9289,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9293,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9294,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9294,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9295,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9305,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9306,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9311,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9312,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9317,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9317,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9318,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9318,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9318,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9319,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9335,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9335,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9335,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9336,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9336,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9341,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9347,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9347,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9348,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9348,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9355,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9356,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9365,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9366,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9366,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9367,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9371,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9371,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9372,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9372,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9377,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (9377,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9378,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(9378,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (9389,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(9390,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9390,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9391,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9395,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9396,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9401,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9402,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9407,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9408,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9408,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9409,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (9413,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (9413,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(9414,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(9414,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9414,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (9414,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9415,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(9415,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9419,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9419,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9420,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9420,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (9439,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(9440,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (9445,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(9446,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9449,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9450,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (9453,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(9454,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (9457,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9457,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(9458,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9458,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (9461,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(9462,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9463,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (9463,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9463,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(9464,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9464,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9464,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9473,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9474,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9476,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9477,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9481,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9482,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9484,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9485,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (9487,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(9488,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1882272 (ipc=198.1) sim_rate=235284 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: Shader 6 finished CTA #7 (9505,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9505,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (9505,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9506,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(9506,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(9506,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9507,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (9507,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9508,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(9508,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9517,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9518,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (9518,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(9519,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9519,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9520,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9527,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9528,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,13,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9537,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9537,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9538,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9538,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9541,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9542,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9544,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9545,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9565,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9566,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9572,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9573,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9575,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9576,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (9577,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(9578,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9579,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9580,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (9587,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(9588,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (9599,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(9600,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (9603,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(9604,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (9624,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(9625,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9631,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9632,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (9638,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(9639,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9647,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(9648,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (9669,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(9670,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (9675,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(9676,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (9691,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(9692,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (9708,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(9709,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9788,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9789,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (9824,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(9825,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (9837,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(9838,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (9850,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(9851,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (9881,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(9882,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1983680 (ipc=198.4) sim_rate=220408 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:54:41 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(14,14,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2087200 (ipc=181.5) sim_rate=208720 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:54:42 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(13,11,0) tid=(7,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,10,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2348736 (ipc=187.9) sim_rate=213521 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:54:43 2019
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(9,9,0) tid=(7,3,1)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(11,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,13,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2650368 (ipc=203.9) sim_rate=220864 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:54:44 2019
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,9,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13168,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13169,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(11,9,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13239,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13240,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13250,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13251,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13289,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13290,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13325,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13326,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13335,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13336,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13349,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13350,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13356,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13357,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13357,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13358,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13363,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13364,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,8,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13372,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13373,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13399,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13400,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13415,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13416,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13431,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13432,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13454,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13455,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13470,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13471,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2983808 (ipc=221.0) sim_rate=229523 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13502,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(13503,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(9,13,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13562,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13563,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13582,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13583,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13646,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13647,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,9,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13700,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13701,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13739,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13740,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13756,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13757,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13797,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13798,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13808,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13809,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13840,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13841,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13875,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13876,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(9,16,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13888,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13889,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13901,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13902,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13953,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13954,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13967,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13968,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13991,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13992,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3254912 (ipc=232.5) sim_rate=232493 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:54:46 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14007,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14008,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14040,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14041,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14041,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14042,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14055,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14056,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14065,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14066,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14070,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14071,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(8,14,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14094,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14095,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14095,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14096,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14103,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14104,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14127,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14128,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14147,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14148,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14155,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14156,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14167,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14168,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14206,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14207,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14213,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14214,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14224,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14225,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14229,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14230,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14245,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14246,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14288,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14289,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14293,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14294,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,18,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14307,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14308,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14332,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14333,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14333,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14334,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14400,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(14401,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14430,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14431,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14437,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14438,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14454,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14455,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14474,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14475,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3466240 (ipc=239.1) sim_rate=231082 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14510,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14511,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14539,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14540,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14571,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14572,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(10,18,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14592,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14593,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (14608,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(14609,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14626,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14627,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14639,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14640,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14667,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(14668,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14698,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14699,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (14706,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(14707,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (14725,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(14726,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14726,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14727,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14751,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14752,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14793,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14794,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14830,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14831,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14882,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14883,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (14884,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(14885,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(15,10,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (14949,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(14950,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15001,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15002,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (15112,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(15113,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15135,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15136,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (15200,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(15201,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (15209,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(15210,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15213,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15214,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15229,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15230,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15259,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15260,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (15301,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(15302,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (15386,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(15387,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (15431,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(15432,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15435,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15436,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(9,20,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (15498,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(15499,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3704704 (ipc=239.0) sim_rate=231544 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15577,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15578,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (15587,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(15588,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15596,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15597,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (15608,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(15609,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15726,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15727,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15758,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15759,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15814,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15815,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15966,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15967,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16051,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(16052,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16055,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(16056,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (16103,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(16104,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16151,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16152,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (16167,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(16168,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(13,17,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (16226,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(16227,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (16240,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(16241,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16402,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(16403,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (16433,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(16434,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (16462,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(16463,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (16476,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(16477,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3845504 (ipc=233.1) sim_rate=226206 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: Shader 4 finished CTA #7 (16541,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(16542,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (16602,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(16603,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (16672,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(16673,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (16698,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(16699,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (16734,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(16735,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(6,16,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (17060,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(17061,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17167,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17168,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,17,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17488,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17489,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(15,15,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4092064 (ipc=233.8) sim_rate=227336 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17561,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17562,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17565,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17566,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (17641,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (17641,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(17642,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(17642,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (17701,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(17702,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17713,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17714,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(11,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17768,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(17769,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17821,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17948,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17949,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (17978,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(17979,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 4277632 (ipc=237.6) sim_rate=225138 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:54:51 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,17,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18157,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18158,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18175,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18176,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18193,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18194,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18220,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(18221,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(15,17,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18328,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18329,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18449,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18450,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,19,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4509760 (ipc=243.8) sim_rate=225488 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: Shader 14 finished CTA #6 (18640,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(18641,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,23,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18694,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18695,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18708,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18709,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (18730,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(18731,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18760,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18761,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18804,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18805,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18854,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18855,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18870,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(18871,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18874,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18875,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(12,18,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18951,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18952,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18976,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18977,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4735360 (ipc=249.2) sim_rate=225493 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19011,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19012,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19014,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19015,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19067,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19068,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19076,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19077,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19106,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19107,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(11,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19198,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19199,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19201,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(19202,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19266,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19273,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19343,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19344,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19377,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19378,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19383,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(19384,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19494,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19495,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19551,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19552,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19586,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19587,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(11,19,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19618,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19619,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19645,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(19646,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19659,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(19660,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19661,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19662,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19763,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19764,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19778,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19779,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19787,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(19788,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19798,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19799,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(10,24,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19844,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(19845,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19845,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19846,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19901,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(19902,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19982,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19983,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19997,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(19998,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 5151808 (ipc=257.6) sim_rate=234173 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: Shader 10 finished CTA #6 (20010,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(20011,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (20021,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(20022,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (20037,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(20038,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20057,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(20058,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20098,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(20099,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20109,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(20110,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20113,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20114,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20128,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(20129,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20177,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20178,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20189,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20190,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20207,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20208,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20233,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20234,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20271,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20272,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20295,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(20296,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (20357,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(20358,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20378,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(20379,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20392,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20393,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20402,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20403,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20474,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(20475,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(14,26,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20483,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(20484,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 5299680 (ipc=258.5) sim_rate=230420 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20545,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(20546,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20552,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(20553,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20619,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(20620,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20620,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(20621,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20655,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(20656,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20688,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20689,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(14,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (20862,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(20863,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20920,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(20921,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (20963,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(20964,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (21045,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(21046,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21061,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(21062,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (21103,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(21104,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,22,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21143,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21144,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (21183,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(21184,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21193,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(21194,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21205,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(21206,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21255,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21256,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (21267,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(21268,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21275,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(21276,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21291,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(21292,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21298,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21376,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(21377,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21380,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(21381,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21475,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21476,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 5592704 (ipc=260.1) sim_rate=233029 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:54:56 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(12,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21542,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(21543,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (21544,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(21545,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21591,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21592,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21611,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(21612,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (21631,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(21632,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (21701,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(21702,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21709,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(21710,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (21776,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(21777,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21800,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(21801,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (21900,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(21901,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21920,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(21921,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(13,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21955,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(21956,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 5706528 (ipc=259.4) sim_rate=228261 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: Shader 2 finished CTA #6 (22097,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(22098,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (22246,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(22247,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22264,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(22265,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22267,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(22268,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22306,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(22307,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (22319,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(22320,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(6,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (22420,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(22421,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (22456,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(22457,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 5832576 (ipc=259.2) sim_rate=224329 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:54:58 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(7,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22751,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22752,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22900,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22901,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (22936,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(22937,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22961,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22962,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (23019,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(23020,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (23047,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(23048,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,24,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23071,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23072,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (23156,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(23157,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23164,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23165,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23255,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(23256,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23281,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(23282,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23282,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23283,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (23298,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(23299,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(6,26,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (23431,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(23432,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 6144000 (ipc=261.4) sim_rate=227555 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #7 (23524,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(23525,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23595,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23596,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (23601,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(23602,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(10,30,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23656,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23657,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23709,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(23710,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23716,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23717,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23748,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23749,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23856,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23857,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23859,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23860,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(13,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23891,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23892,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23940,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(23941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23968,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23969,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 6348608 (ipc=264.5) sim_rate=226736 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24000,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24001,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24004,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24005,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24059,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(24060,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24079,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24080,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (24096,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(24097,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(11,23,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24232,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(24233,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24257,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24258,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24317,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24318,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(13,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (24339,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(24340,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24373,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24394,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24622,0), 7 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(11,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24666,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24729,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24750,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24792,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24806,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24811,0), 6 CTAs running
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(10,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24943,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24986,0), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 6723456 (ipc=268.9) sim_rate=231843 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: Shader 10 finished CTA #7 (25026,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25131,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25217,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25221,0), 6 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(6,27,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25266,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25319,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (25348,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25364,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (25380,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25416,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25462,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25471,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25508,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25541,0), 6 CTAs running
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(2,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25672,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25735,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25745,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25746,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (25751,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25767,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25775,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25778,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25779,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25786,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25837,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25842,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (25908,0), 5 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (25953,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (25957,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25966,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25990,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 7012032 (ipc=269.7) sim_rate=233734 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26068,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26128,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26137,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (26140,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26188,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26193,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26241,0), 2 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,29,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (26362,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26392,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (26424,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (26440,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (26449,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (26460,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26461,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (26467,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (26473,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (26504,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (26512,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26555,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (26581,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26608,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26629,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26652,0), 3 CTAs running
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(15,27,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26752,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (26771,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (26823,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26830,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (26836,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26849,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26894,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (26920,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26961,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (26962,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26995,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 7284160 (ipc=269.8) sim_rate=234972 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (27028,0), 2 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(13,30,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27057,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (27074,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (27089,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (27105,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27129,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (27214,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 0 finished CTA #6 (27263,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27265,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (27333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27380,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (27409,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (27484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (27582,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (27703,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27711,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (27814,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (27857,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27909,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27912,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (27949,0), 1 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(15,30,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27999,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28095,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28116,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (28160,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28175,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28322,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28367,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 7556128 (ipc=265.1) sim_rate=236129 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28523,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (28585,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28601,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28648,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28672,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28695,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28715,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (28733,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (28761,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28768,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28781,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28796,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29054,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29185,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 13.
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 29186
gpu_sim_insn = 7569408
gpu_ipc =     259.3506
gpu_tot_sim_cycle = 29186
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     259.3506
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 757
gpu_stall_icnt2sh    = 6776
gpu_total_sim_rate=236544

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 121788
	L1I_total_cache_misses = 3004
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1024, Miss = 801, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 11080
	L1D_cache_core[1]: Access = 1120, Miss = 871, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 10072
	L1D_cache_core[2]: Access = 1056, Miss = 833, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 8253
	L1D_cache_core[3]: Access = 1024, Miss = 811, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 11831
	L1D_cache_core[4]: Access = 1024, Miss = 855, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 11880
	L1D_cache_core[5]: Access = 1024, Miss = 813, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 12161
	L1D_cache_core[6]: Access = 1152, Miss = 902, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 8291
	L1D_cache_core[7]: Access = 1024, Miss = 800, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 10359
	L1D_cache_core[8]: Access = 1056, Miss = 827, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 11196
	L1D_cache_core[9]: Access = 1024, Miss = 792, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 10106
	L1D_cache_core[10]: Access = 1216, Miss = 942, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 6382
	L1D_cache_core[11]: Access = 1088, Miss = 873, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9391
	L1D_cache_core[12]: Access = 1152, Miss = 916, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 8899
	L1D_cache_core[13]: Access = 1120, Miss = 922, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 10282
	L1D_cache_core[14]: Access = 1280, Miss = 976, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 4099
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 12934
	L1D_total_cache_miss_rate = 0.7894
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 144282
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 490
	L1C_total_cache_miss_rate = 0.0532
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8726
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64439
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 118784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3004
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 144282
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 144282
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:228193	W0_Idle:77408	W0_Scoreboard:305265	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 146 
maxdqlatency = 0 
maxmflatency = 442 
averagemflatency = 230 
max_icnt2mem_latency = 281 
max_icnt2sh_latency = 29185 
mrq_lat_table:7437 	381 	241 	363 	1129 	619 	83 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7580 	8834 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10037 	2826 	1250 	1925 	591 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3860 	2979 	1304 	79 	0 	0 	0 	0 	0 	59 	3693 	4440 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      8291      7900      9585      9653      8794      9076      9591      9779     10981     10675     12060     12608     12842     12900     12368     12801 
dram[1]:      6000      9615      9666      9671      8747      8841      9587     10147      9546      9842     12394     12278     12586     12719     12758     13100 
dram[2]:      6215      9544      9625      9772      9030      9027      9332      9779     10662     10343     12096     12452     12881     13079     12405     12599 
dram[3]:      6431      9615      9609      9685      9050      9137      9601      9864     10128      9253     12244     12361     12673     12821     12885     13087 
dram[4]:      6416      9616      9704      9697      8788      9398      9761      9861     10693     10464     12400     12706     12885     12663     12797     12897 
dram[5]:      7116      9377      9685      9719      8819      9300     10018      9946      9945      9105     12444     12228     12618     12837     13006     13164 
average row accesses per activate:
dram[0]: 13.400000 22.000000 32.000000 23.000000  3.818182  3.652174  2.782609  2.607843  3.459460  2.909091  3.368421  2.782609  2.844445  2.612245  2.976744  3.025641 
dram[1]: 16.750000 32.000000 32.000000 32.000000  5.250000  4.666667  3.022727  2.723404  3.657143  3.282051  3.368421  3.121951  2.976744  2.723404  3.000000  2.844445 
dram[2]: 22.000000 32.000000 23.000000 32.000000  3.652174  3.666667  2.714286  2.782609  3.047619  3.047619  3.047619  3.121951  2.509804  2.723404  2.950000  3.121951 
dram[3]: 22.000000 32.000000 32.000000 32.000000  4.200000  4.888889  3.121951  2.627451  3.459460  3.459460  2.844445  3.282051  2.782609  3.282051  3.121951  2.904762 
dram[4]: 22.000000 32.000000 32.000000 23.333334  4.000000  3.384615  2.976744  3.268293  3.368421  2.909091  3.200000  3.047619  2.612245  2.844445  2.844445  3.314286 
dram[5]: 22.000000 21.666666 32.000000 32.000000  4.666667  4.400000  2.660000  3.200000  2.976744  3.282051  3.555556  3.121951  2.976744  3.282051  2.860465  2.612245 
average row locality = 10257/2873 = 3.570136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         0         5        10        10        32        37        32        32        32        32        32        32        32        22 
dram[1]:         0         0         0         0        10        10        37        32        32        32        32        32        32        32        27        32 
dram[2]:         0         0         5         0        10        12        37        32        32        32        32        32        32        32        22        32 
dram[3]:         0         0         0         0        10        12        32        38        32        32        32        32        32        32        32        26 
dram[4]:         0         0         0         6        10        12        32        38        32        32        32        32        32        32        32        20 
dram[5]:         0         0         0         0        10        12        37        32        32        32        32        32        32        32        27        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        478       418       448       406       397       394       354       347       351       357       357       356       357       359       343       370
dram[1]:        466       435       441       435       390       394       349       353       353       347       356       351       353       351       363       345
dram[2]:        420       437       409       446       395       391       340       360       353       353       353       355       355       355       367       347
dram[3]:        424       438       439       437       397       382       358       338       348       355       351       357       352       352       341       364
dram[4]:        427       431       445       400       397       385       363       338       355       355       356       351       354       353       342       373
dram[5]:        427       428       439       436       391       386       341       353       353       348       354       346       351       351       355       341
maximum mf latency per bank:
dram[0]:        345       338       330       312       354       320       345       345       342       377       346       377       375       388       354       362
dram[1]:        372       331       343       308       388       348       380       348       368       357       375       410       357       346       357       389
dram[2]:        353       322       311       326       322       336       345       362       388       368       364       341       416       442       366       394
dram[3]:        308       338       311       336       369       390       343       404       348       354       355       378       360       345       375       403
dram[4]:        326       336       330       300       347       315       393       387       411       387       347       345       363       361       361       367
dram[5]:        378       330       321       334       332       366       338       336       331       357       387       334       351       353       344       375

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38525 n_nop=34131 n_act=496 n_pre=480 n_req=1709 n_rd=2738 n_write=680 bw_util=0.1774
n_activity=19810 dram_eff=0.3451
bk0: 134a 37974i bk1: 132a 38098i bk2: 128a 38080i bk3: 128a 38194i bk4: 148a 37365i bk5: 148a 37234i bk6: 192a 36338i bk7: 192a 35852i bk8: 192a 36416i bk9: 192a 36227i bk10: 192a 36333i bk11: 192a 36079i bk12: 192a 35891i bk13: 192a 36005i bk14: 192a 36352i bk15: 192a 36545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.373524
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38525 n_nop=34199 n_act=464 n_pre=448 n_req=1707 n_rd=2734 n_write=680 bw_util=0.1772
n_activity=19591 dram_eff=0.3485
bk0: 134a 38017i bk1: 128a 38154i bk2: 128a 38170i bk3: 128a 38213i bk4: 148a 37602i bk5: 148a 37519i bk6: 192a 36420i bk7: 192a 36195i bk8: 192a 36467i bk9: 192a 36491i bk10: 192a 36334i bk11: 192a 36145i bk12: 192a 36172i bk13: 192a 36128i bk14: 192a 36323i bk15: 192a 36207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.364465
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38525 n_nop=34125 n_act=498 n_pre=482 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1775
n_activity=19275 dram_eff=0.3549
bk0: 132a 38034i bk1: 128a 38153i bk2: 128a 38123i bk3: 128a 38253i bk4: 148a 37394i bk5: 152a 37257i bk6: 192a 36129i bk7: 192a 36187i bk8: 192a 36153i bk9: 192a 36187i bk10: 192a 36147i bk11: 192a 36077i bk12: 192a 35837i bk13: 192a 35880i bk14: 192a 36533i bk15: 192a 36330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.38427
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38525 n_nop=34191 n_act=465 n_pre=449 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1775
n_activity=19110 dram_eff=0.3579
bk0: 132a 38020i bk1: 128a 38086i bk2: 128a 38138i bk3: 128a 38233i bk4: 148a 37403i bk5: 152a 37455i bk6: 192a 36564i bk7: 192a 35958i bk8: 192a 36493i bk9: 192a 36505i bk10: 192a 35976i bk11: 192a 36270i bk12: 192a 36131i bk13: 192a 36176i bk14: 192a 36327i bk15: 192a 36295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.367657
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38525 n_nop=34163 n_act=479 n_pre=463 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1775
n_activity=19008 dram_eff=0.3598
bk0: 132a 37995i bk1: 128a 38134i bk2: 128a 38136i bk3: 128a 38107i bk4: 148a 37454i bk5: 152a 37277i bk6: 192a 36039i bk7: 192a 36127i bk8: 192a 36470i bk9: 192a 36164i bk10: 192a 36145i bk11: 192a 36166i bk12: 192a 36012i bk13: 192a 35993i bk14: 192a 36272i bk15: 192a 36597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.379364
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38525 n_nop=34177 n_act=471 n_pre=455 n_req=1711 n_rd=2738 n_write=684 bw_util=0.1777
n_activity=19634 dram_eff=0.3486
bk0: 132a 37998i bk1: 130a 38099i bk2: 128a 38169i bk3: 128a 38200i bk4: 148a 37562i bk5: 152a 37372i bk6: 192a 36249i bk7: 192a 36452i bk8: 192a 36336i bk9: 192a 36569i bk10: 192a 36486i bk11: 192a 36205i bk12: 192a 36151i bk13: 192a 36299i bk14: 192a 36343i bk15: 192a 36147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.339961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 159
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 7, Reservation_fails = 91
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 203
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 189
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 192
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 183
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 49
L2_total_cache_reservation_fails = 1459
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 167
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 43
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1259
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.094

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.9825
	minimum = 6
	maximum = 165
Network latency average = 12.1813
	minimum = 6
	maximum = 154
Slowest packet = 4818
Flit latency average = 11.3076
	minimum = 6
	maximum = 150
Slowest flit = 15217
Fragmentation average = 0.00231384
	minimum = 0
	maximum = 77
Injected packet rate average = 0.0422298
	minimum = 0.0356678 (at node 0)
	maximum = 0.0482766 (at node 15)
Accepted packet rate average = 0.0422298
	minimum = 0.0356678 (at node 0)
	maximum = 0.0482766 (at node 15)
Injected flit rate average = 0.126613
	minimum = 0.105838 (at node 0)
	maximum = 0.146885 (at node 15)
Accepted flit rate average= 0.126613
	minimum = 0.108031 (at node 0)
	maximum = 0.141746 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9825 (1 samples)
	minimum = 6 (1 samples)
	maximum = 165 (1 samples)
Network latency average = 12.1813 (1 samples)
	minimum = 6 (1 samples)
	maximum = 154 (1 samples)
Flit latency average = 11.3076 (1 samples)
	minimum = 6 (1 samples)
	maximum = 150 (1 samples)
Fragmentation average = 0.00231384 (1 samples)
	minimum = 0 (1 samples)
	maximum = 77 (1 samples)
Injected packet rate average = 0.0422298 (1 samples)
	minimum = 0.0356678 (1 samples)
	maximum = 0.0482766 (1 samples)
Accepted packet rate average = 0.0422298 (1 samples)
	minimum = 0.0356678 (1 samples)
	maximum = 0.0482766 (1 samples)
Injected flit rate average = 0.126613 (1 samples)
	minimum = 0.105838 (1 samples)
	maximum = 0.146885 (1 samples)
Accepted flit rate average = 0.126613 (1 samples)
	minimum = 0.108031 (1 samples)
	maximum = 0.141746 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 236544 (inst/sec)
gpgpu_simulation_rate = 912 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
31059.601562
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
