(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP tackle) (NP (NP (DT the) (NN problem)) (PP (IN of) (S (VP (ADVP (RB incrementally)) (VBG learning) (NP (DT a) (NN classifier)) (, ,) (NP (NP (CD one) (NN example)) (PP (IN at) (NP (DT a) (NN time)))) (, ,) (ADVP (RB directly)) (PP (IN on) (NP (NN chip)))))))) (. .))
(S (PP (TO To) (NP (DT this) (NN end))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT an) (JJ efficient) (NN hardware) (NN implementation)) (PP (IN of) (NP (NP (DT a) (ADJP (RB recently) (VBN introduced)) (JJ incremental) (JJ learning) (NN procedure)) (SBAR (WHNP (WDT that)) (S (VP (VBZ achieves) (NP (JJ state-of-the-art) (NN performance)) (PP (IN by) (S (VP (VBG combining) (NP (NN transfer) (VBG learning)) (PP (IN with) (NP (NP (NN majority) (NNS votes)) (CC and) (NP (NN quantization) (NNS techniques)))))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN design)) (VP (VBZ is) (ADJP (JJ able) (S (VP (TO to) (VP (VB accommodate) (PP (IN for) (NP (DT both) (NP (JJ new) (NNS examples)) (CC and) (NP (JJ new) (NNS classes)))) (PP (ADVP (RB directly)) (IN on) (NP (DT the) (NN chip)))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP detail) (NP (NP (DT the) (NN hardware) (NN implementation)) (PP (IN of) (NP (DT the) (NN method))) (PRN (-LRB- -LRB-) (VP (VBN implemented) (PP (IN on) (NP (NNP FPGA) (NN target)))) (-RRB- -RRB-)))) (CC and) (VP (VB show) (SBAR (S (NP (PRP it)) (VP (VBZ requires) (NP (JJ limited) (NNS resources)) (SBAR (IN while) (S (VP (VBG providing) (NP (NP (DT a) (JJ significant) (NN acceleration)) (PP (VBN compared) (PP (TO to) (S (VP (VBG using) (NP (DT a) (NNP CPU))))))))))))))) (. .))
