Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:27:39 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 nolabel_line253/latch_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line253/latch_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 2.239ns (57.900%)  route 1.628ns (42.100%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.584     2.920    nolabel_line253/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  nolabel_line253/latch_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  nolabel_line253/latch_counter_reg[4]/Q
                         net (fo=3, unplaced)         1.001     4.377    nolabel_line253/latch_counter[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     5.074 r  nolabel_line253/latch_counter_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     5.083    nolabel_line253/latch_counter_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.197 r  nolabel_line253/latch_counter_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.197    nolabel_line253/latch_counter_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.311 r  nolabel_line253/latch_counter_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.311    nolabel_line253/latch_counter_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.425 r  nolabel_line253/latch_counter_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.425    nolabel_line253/latch_counter_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.539 r  nolabel_line253/latch_counter_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.539    nolabel_line253/latch_counter_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.868 r  nolabel_line253/latch_counter_reg[24]_i_2/O[3]
                         net (fo=1, unplaced)         0.618     6.486    nolabel_line253/latch_counter0[24]
                         LUT3 (Prop_lut3_I2_O)        0.301     6.787 r  nolabel_line253/latch_counter[24]_i_1/O
                         net (fo=1, unplaced)         0.000     6.787    nolabel_line253/p_1_in[24]
                         FDRE                                         r  nolabel_line253/latch_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.439    12.660    nolabel_line253/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  nolabel_line253/latch_counter_reg[24]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    nolabel_line253/latch_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  5.982    




