Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Sat Dec 12 23:42:17 2020
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.770        0.000                      0                   73        0.155        0.000                      0                   73        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.770        0.000                      0                   73        0.155        0.000                      0                   73        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 1.090ns (20.969%)  route 4.108ns (79.031%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.323    10.221    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124    10.345 r  ms_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000    10.345    ms_ctrl_0/cnt_0/next_count[25]
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.031    15.116    ms_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.120ns (21.422%)  route 4.108ns (78.578%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.323    10.221    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.154    10.375 r  ms_ctrl_0/cnt_0/count[26]_i_2/O
                         net (fo=1, routed)           0.000    10.375    ms_ctrl_0/cnt_0/next_count[26]
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[26]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.075    15.160    ms_ctrl_0/cnt_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.090ns (21.231%)  route 4.044ns (78.769%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.259    10.157    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124    10.281 r  ms_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000    10.281    ms_ctrl_0/cnt_0/next_count[21]
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.029    15.114    ms_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.090ns (21.239%)  route 4.042ns (78.761%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.257    10.155    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.124    10.279 r  ms_ctrl_0/cnt_0/count[22]_i_1/O
                         net (fo=1, routed)           0.000    10.279    ms_ctrl_0/cnt_0/next_count[22]
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[22]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.031    15.116    ms_ctrl_0/cnt_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 1.116ns (21.628%)  route 4.044ns (78.372%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.259    10.157    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.150    10.307 r  ms_ctrl_0/cnt_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000    10.307    ms_ctrl_0/cnt_0/next_count[23]
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[23]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.075    15.160    ms_ctrl_0/cnt_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.855ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.116ns (21.636%)  route 4.042ns (78.364%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.257    10.155    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y59         LUT2 (Prop_lut2_I0_O)        0.150    10.305 r  ms_ctrl_0/cnt_0/count[24]_i_1/O
                         net (fo=1, routed)           0.000    10.305    ms_ctrl_0/cnt_0/next_count[24]
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[24]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)        0.075    15.160    ms_ctrl_0/cnt_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.090ns (21.870%)  route 3.894ns (78.130%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.109    10.007    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.131 r  ms_ctrl_0/cnt_0/count[17]_i_1/O
                         net (fo=1, routed)           0.000    10.131    ms_ctrl_0/cnt_0/next_count[17]
    SLICE_X65Y58         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[17]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)        0.029    15.115    ms_ctrl_0/cnt_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.090ns (21.879%)  route 3.892ns (78.121%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.107    10.005    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.129 r  ms_ctrl_0/cnt_0/count[18]_i_1/O
                         net (fo=1, routed)           0.000    10.129    ms_ctrl_0/cnt_0/next_count[18]
    SLICE_X65Y58         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[18]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)        0.031    15.117    ms_ctrl_0/cnt_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.116ns (22.276%)  route 3.894ns (77.724%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.109    10.007    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.150    10.157 r  ms_ctrl_0/cnt_0/count[19]_i_1/O
                         net (fo=1, routed)           0.000    10.157    ms_ctrl_0/cnt_0/next_count[19]
    SLICE_X65Y58         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[19]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)        0.075    15.161    ms_ctrl_0/cnt_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 ms_ctrl_0/cnt_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/cnt_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.116ns (22.285%)  route 3.892ns (77.715%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.147    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.419     5.566 f  ms_ctrl_0/cnt_0/count_reg[8]/Q
                         net (fo=2, routed)           0.998     6.564    ms_ctrl_0/cnt_0/count[8]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.299     6.863 r  ms_ctrl_0/cnt_0/count[0]_i_5/O
                         net (fo=1, routed)           0.806     7.669    ms_ctrl_0/cnt_0/count[0]_i_5_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.793 r  ms_ctrl_0/cnt_0/count[0]_i_2/O
                         net (fo=3, routed)           0.981     8.774    ms_ctrl_0/cnt_0/count[0]_i_2_n_0
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.898 r  ms_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=29, routed)          1.107    10.005    ms_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X65Y58         LUT2 (Prop_lut2_I0_O)        0.150    10.155 r  ms_ctrl_0/cnt_0/count[20]_i_1/O
                         net (fo=1, routed)           0.000    10.155    ms_ctrl_0/cnt_0/next_count[20]
    SLICE_X65Y58         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    ms_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  ms_ctrl_0/cnt_0/count_reg[20]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)        0.075    15.161    ms_ctrl_0/cnt_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  5.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ms_ctrl_0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.475    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  ms_ctrl_0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ms_ctrl_0/start_reg/Q
                         net (fo=5, routed)           0.110     1.727    ms_ctrl_0/cnt_0/notice_reg
    SLICE_X60Y54         LUT5 (Prop_lut5_I2_O)        0.048     1.775 r  ms_ctrl_0/cnt_0/valid_i_1/O
                         net (fo=1, routed)           0.000     1.775    ms_ctrl_0/next_valid
    SLICE_X60Y54         FDRE                                         r  ms_ctrl_0/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.989    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  ms_ctrl_0/valid_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.131     1.619    ms_ctrl_0/valid_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ms_ctrl_0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.475    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  ms_ctrl_0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  ms_ctrl_0/start_reg/Q
                         net (fo=5, routed)           0.110     1.727    ms_ctrl_0/cnt_0/notice_reg
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.772 r  ms_ctrl_0/cnt_0/notice_i_1/O
                         net (fo=1, routed)           0.000     1.772    ms_ctrl_0/next_notice
    SLICE_X60Y54         FDRE                                         r  ms_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.989    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  ms_ctrl_0/notice_reg/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.120     1.608    ms_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 db_1/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_1/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    db_1/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  db_1/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_1/DFF_reg[0]/Q
                         net (fo=3, routed)           0.109     1.726    db_1/DFF[0]
    SLICE_X62Y56         LUT5 (Prop_lut5_I1_O)        0.048     1.774 r  db_1/pb_one_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    op_1/pb_one_pulse_reg_1
    SLICE_X62Y56         FDRE                                         r  op_1/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.991    op_1/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  op_1/pb_one_pulse_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.107     1.596    op_1/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 db_1/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_1/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    db_1/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  db_1/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_1/DFF_reg[0]/Q
                         net (fo=3, routed)           0.109     1.726    db_1/DFF[0]
    SLICE_X62Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  db_1/pb_debounced/O
                         net (fo=1, routed)           0.000     1.771    op_1/db_rst_n
    SLICE_X62Y56         FDRE                                         r  op_1/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.991    op_1/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  op_1/pb_debounced_delay_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.091     1.580    op_1/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    db_0/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.128     1.768    db_0/DFF[1]
    SLICE_X65Y54         FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.991    db_0/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.066     1.555    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 op_0/pb_debounced_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    op_0/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  op_0/pb_debounced_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  op_0/pb_debounced_delay_reg/Q
                         net (fo=1, routed)           0.156     1.773    db_0/pb_debounced_delay
    SLICE_X65Y54         LUT5 (Prop_lut5_I4_O)        0.042     1.815 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.815    op_0/pb_one_pulse_reg_0
    SLICE_X65Y54         FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.991    op_0/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.107     1.583    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 db_1/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_1/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    db_1/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  db_1/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_1/DFF_reg[1]/Q
                         net (fo=3, routed)           0.188     1.805    db_1/DFF[1]
    SLICE_X62Y56         FDRE                                         r  db_1/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.991    db_1/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  db_1/DFF_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.066     1.555    db_1/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    db_0/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  db_0/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  db_0/DFF_reg[0]/Q
                         net (fo=3, routed)           0.146     1.786    db_0/DFF[0]
    SLICE_X65Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.831 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.831    op_0/db_request
    SLICE_X65Y54         FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.991    op_0/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.091     1.580    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 db_1/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_1/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.593     1.476    db_1/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  db_1/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_1/DFF_reg[2]/Q
                         net (fo=3, routed)           0.183     1.800    db_1/DFF[2]
    SLICE_X62Y56         FDRE                                         r  db_1/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.863     1.991    db_1/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  db_1/DFF_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y56         FDRE (Hold_fdre_C_D)         0.070     1.546    db_1/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ms_ctrl_0/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms_ctrl_0/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.475    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  ms_ctrl_0/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  ms_ctrl_0/start_reg/Q
                         net (fo=5, routed)           0.179     1.796    ms_ctrl_0/cnt_0/notice_reg
    SLICE_X61Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  ms_ctrl_0/cnt_0/start_i_1/O
                         net (fo=1, routed)           0.000     1.841    ms_ctrl_0/cnt_0_n_2
    SLICE_X61Y54         FDRE                                         r  ms_ctrl_0/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     1.989    ms_ctrl_0/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  ms_ctrl_0/start_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.091     1.566    ms_ctrl_0/start_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y54   db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y54   db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y54   db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y54   db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56   db_1/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56   db_1/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   db_1/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   db_1/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54   ms_ctrl_0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   ms_ctrl_0/cnt_0/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   ms_ctrl_0/cnt_0/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   ms_ctrl_0/cnt_0/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   ms_ctrl_0/cnt_0/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   ms_ctrl_0/cnt_0/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   ms_ctrl_0/cnt_0/count_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   ms_ctrl_0/cnt_0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   ms_ctrl_0/cnt_0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   ms_ctrl_0/cnt_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y57   ms_ctrl_0/cnt_0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   db_0/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   db_1/DFF_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   db_1/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   db_1/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   db_1/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54   ms_ctrl_0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54   ms_ctrl_0/FSM_sequential_state_reg[1]/C



