# vsim -c -do "run -all" tb_top "+UVM_TESTNAME=reset_test" 
# Start time: 13:04:56 on Jul 12,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_monitor_bfm(fast)
# Loading work.apb_driver_bfm(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.rgu_reg_pkg(fast)
# Loading work.rgu_monitor_bfm(fast)
# Loading work.rgu_driver_bfm(fast)
# Loading work.rgu_agent_pkg(fast)
# Loading work.apb_agent_pkg(fast)
# Loading work.rgu_env_pkg(fast)
# Loading work.rgu_bus_sequence_lib_pkg(fast)
# Loading work.rgu_test_seq_lib_pkg(fast)
# Loading work.rgu_test_lib_pkg(fast)
# Loading work.tb_top_sv_unit(fast)
# Loading work.tb_top(fast)
# Loading work.apb_driver_bfm(fast)
# Loading work.apb_monitor_bfm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading c:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test reset_test...
# UVM_INFO ../sequences/rgu_test_seq_lib_pkg.sv(93) @ 0: reporter@@t_seq [register_test_one_reg_vseq] REG_SEQUENCE STARTED SANDEEP
# UVM_INFO ../sequences/rgu_bus_sequence_lib_pkg.sv(58) @ 0: reporter@@reg_seq [rgu_reset_one_seq] Resetting one register
# UVM_INFO ../sequences/rgu_bus_sequence_lib_pkg.sv(61) @ 30: reporter@@reg_seq [rgu_reset_one_seq] ...Value 1
# UVM_INFO ../sequences/rgu_bus_sequence_lib_pkg.sv(63) @ 70: reporter@@reg_seq [rgu_reset_one_seq] read: 0
# UVM_INFO ../sequences/rgu_bus_sequence_lib_pkg.sv(64) @ 70: reporter@@reg_seq [rgu_reset_one_seq] ...Value 0
# UVM_INFO ../sequences/rgu_bus_sequence_lib_pkg.sv(65) @ 70: reporter@@reg_seq [rgu_reset_one_seq] Resetting one register done
# UVM_INFO ../sequences/rgu_test_seq_lib_pkg.sv(95) @ 70: reporter@@t_seq [register_test_one_reg_vseq] REG_SEQUENCE ENDED SANDEEP
# ** Note: $finish    : ../tb_top/tb_top.sv(46)
#    Time: 170 ns  Iteration: 0  Instance: /tb_top
# End time: 13:04:58 on Jul 12,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
