vhdl fpgalib ../../../../fpga_lib/vhdl/verif/verif_pkg.vhdl
vhdl fpgalib ../../../../fpga_lib/vhdl/verif/loopcheck.vhdl
vhdl fpgalib ../../../../fpga_lib/vhdl/simul/simul_pkg.vhdl
vhdl fpgalib ../../../../fpga_lib/vhdl/simul/clock.vhdl

vhdl  work  ../temp/mig/user_design/rtl/controller/arb_mux.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/arb_row_col.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/arb_select.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/bank_cntrl.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/bank_common.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/bank_compare.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/bank_mach.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/bank_queue.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/bank_state.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/col_mach.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/mc.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/rank_cntrl.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/rank_common.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/rank_mach.vhd
vhdl  work  ../temp/mig/user_design/rtl/controller/round_robin_arb.vhd
vhdl  work  ../temp/mig/user_design/rtl/ecc/ecc_buf.vhd
vhdl  work  ../temp/mig/user_design/rtl/ecc/ecc_dec_fix.vhd
vhdl  work  ../temp/mig/user_design/rtl/ecc/ecc_gen.vhd
vhdl  work  ../temp/mig/user_design/rtl/ecc/ecc_merge_enc.vhd
vhdl  work  ../temp/mig/user_design/rtl/ip_top/clk_ibuf.vhd
vhdl  work  ../temp/mig/user_design/rtl/ip_top/ddr2_ddr3_chipscope.vhd
vhdl  work  ../temp/mig/user_design/rtl/ip_top/infrastructure.vhd
vhdl  work  ../temp/mig/user_design/rtl/ip_top/iodelay_ctrl.vhd
vhdl  work  ../temp/mig/user_design/rtl/ip_top/mem_intfc.vhd
vhdl  work  ../temp/mig/user_design/rtl/ip_top/memc_ui_top.vhd
vhdl  work  ../temp/mig/user_design/rtl/ip_top/mig.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/circ_buffer.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_ck_iob.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_clock_io.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_control_io.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_data_io.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_dly_ctrl.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_dm_iob.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_dq_iob.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_dqs_iob.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_init.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_pd.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_pd_top.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_rdclk_gen.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_rdctrl_sync.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_rddata_sync.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_rdlvl.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_read.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_top.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_write.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/phy_wrlvl.vhd
vhdl  work  ../temp/mig/user_design/rtl/phy/rd_bitslip.vhd
vhdl  work  ../temp/mig/user_design/rtl/ui/ui_cmd.vhd
vhdl  work  ../temp/mig/user_design/rtl/ui/ui_rd_data.vhd
vhdl  work  ../temp/mig/user_design/rtl/ui/ui_top.vhd
vhdl  work  ../temp/mig/user_design/rtl/ui/ui_wr_data.vhd

verilog  work  $XILINX/verilog/src/glbl.v
vhdl     work  ../top.vhdl
vhdl     work  top_tb.vhdl
verilog  work  ../temp/mig/user_design/sim/ddr3_model.v -d x1Gb -d sg187E -d x16 -i ./
