

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Thu Feb  6 04:49:07 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.347 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1047|     1047| 5.235 us | 5.235 us |  1048|  1048|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s_fu_72           |pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s           |      197|      197| 0.985 us | 0.985 us |  144|  144| function |
        |grp_mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_fu_81  |mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s  |       42|       42| 0.210 us | 0.210 us |   36|   36| function |
        |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s_fu_91         |transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s         |      144|      144| 0.720 us | 0.720 us |  144|  144| function |
        |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s_fu_99         |transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s         |      144|      144| 0.720 us | 0.720 us |  144|  144| function |
        |grp_bmm_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_fu_107                |bmm_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s                 |      426|      426| 2.130 us | 2.130 us |  426|  426|   none   |
        |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_v_s_fu_114         |transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_v_s          |       72|       72| 0.360 us | 0.360 us |   72|   72| function |
        |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_output_s_fu_121    |transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_output_s     |       72|       72| 0.360 us | 0.360 us |   72|   72| function |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|   1098|    65968|   222664|     -|
|Memory               |        5|      -|       22|       13|     -|
|Multiplexer          |        -|      -|        -|     2631|     -|
|Register             |        -|      -|      627|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        7|   1098|    66617|   225308|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |     35|        7|       52|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      8|        1|       13|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+--------+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+--------+-----+
    |grp_bmm_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_fu_107                |bmm_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s                 |        0|   18|   1062|    7202|    0|
    |grp_mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_fu_81  |mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s  |        1|  216|  10514|   27842|    0|
    |grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s_fu_72           |pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s           |        1|  864|  53952|  177832|    0|
    |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_output_s_fu_121    |transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_output_s     |        0|    0|     74|    1647|    0|
    |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s_fu_91         |transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s         |        0|    0|    146|    3247|    0|
    |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s_fu_99         |transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_qk_s         |        0|    0|    146|    3247|    0|
    |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_v_s_fu_114         |transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_v_s          |        0|    0|     74|    1647|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+--------+-----+
    |Total                                                                           |                                                                      |        2| 1098|  65968|  222664|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |q_perm_V_U       |q_perm_V   |        1|   0|   0|    0|   288|   16|     1|         4608|
    |k_perm_V_U       |q_perm_V   |        1|   0|   0|    0|   288|   16|     1|         4608|
    |qk_V_U           |qk_V       |        0|  22|  13|    0|    72|   11|     1|          792|
    |qk_norm_V_U      |qk_norm_V  |        1|   0|   0|    0|    72|   16|     1|         1152|
    |v_perm_V_U       |v_perm_V   |        1|   0|   0|    0|   144|   16|     1|         2304|
    |output_perm_V_U  |v_perm_V   |        1|   0|   0|    0|   144|   16|     1|         2304|
    +-----------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |           |        5|  22|  13|    0|  1008|   91|     6|        15768|
    +-----------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+------+-----------+-----+-----------+
    |          Name          |  LUT | Input Size| Bits| Total Bits|
    +------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm               |  2193|        623|    1|        623|
    |k_perm_V_address0       |    15|          3|    9|         27|
    |k_perm_V_address1       |    15|          3|    9|         27|
    |k_perm_V_ce0            |    15|          3|    1|          3|
    |k_perm_V_ce1            |    15|          3|    1|          3|
    |k_perm_V_we0            |     9|          2|    1|          2|
    |k_perm_V_we1            |     9|          2|    1|          2|
    |output_perm_V_address0  |    15|          3|    8|         24|
    |output_perm_V_address1  |    15|          3|    8|         24|
    |output_perm_V_ce0       |    15|          3|    1|          3|
    |output_perm_V_ce1       |    15|          3|    1|          3|
    |output_perm_V_we0       |     9|          2|    1|          2|
    |output_perm_V_we1       |     9|          2|    1|          2|
    |q_perm_V_address0       |    15|          3|    9|         27|
    |q_perm_V_address1       |    15|          3|    9|         27|
    |q_perm_V_ce0            |    15|          3|    1|          3|
    |q_perm_V_ce1            |    15|          3|    1|          3|
    |q_perm_V_we0            |     9|          2|    1|          2|
    |q_perm_V_we1            |     9|          2|    1|          2|
    |qk_V_address0           |    15|          3|    7|         21|
    |qk_V_ce0                |    15|          3|    1|          3|
    |qk_V_ce1                |     9|          2|    1|          2|
    |qk_V_we0                |     9|          2|    1|          2|
    |qk_norm_V_address0      |    15|          3|    7|         21|
    |qk_norm_V_address1      |    15|          3|    7|         21|
    |qk_norm_V_ce0           |    15|          3|    1|          3|
    |qk_norm_V_ce1           |    15|          3|    1|          3|
    |qk_norm_V_we0           |     9|          2|    1|          2|
    |qk_norm_V_we1           |     9|          2|    1|          2|
    |v_perm_V_address0       |    15|          3|    8|         24|
    |v_perm_V_address1       |    15|          3|    8|         24|
    |v_perm_V_ce0            |    15|          3|    1|          3|
    |v_perm_V_ce1            |    15|          3|    1|          3|
    |v_perm_V_we0            |     9|          2|    1|          2|
    |v_perm_V_we1            |     9|          2|    1|          2|
    +------------------------+------+-----------+-----+-----------+
    |Total                   |  2631|        713|  113|        947|
    +------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                             Name                                            |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  622|   0|  622|          0|
    |grp_bmm_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_fu_107_ap_start_reg                |    1|   0|    1|          0|
    |grp_mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s_fu_81_ap_start_reg  |    1|   0|    1|          0|
    |grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_16_6_4_0_0_config5_s_fu_72_ap_start_reg           |    1|   0|    1|          0|
    |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_output_s_fu_121_ap_start_reg    |    1|   0|    1|          0|
    |grp_transpose_ap_fixed_ap_fixed_16_6_4_0_0_config5_transpose_v_s_fu_114_ap_start_reg         |    1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                        |  627|   0|  627|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   myproject  | return value |
|query_address0         | out |    9|  ap_memory |     query    |     array    |
|query_ce0              | out |    1|  ap_memory |     query    |     array    |
|query_q0               |  in |   16|  ap_memory |     query    |     array    |
|query_address1         | out |    9|  ap_memory |     query    |     array    |
|query_ce1              | out |    1|  ap_memory |     query    |     array    |
|query_q1               |  in |   16|  ap_memory |     query    |     array    |
|key_address0           | out |    9|  ap_memory |      key     |     array    |
|key_ce0                | out |    1|  ap_memory |      key     |     array    |
|key_q0                 |  in |   16|  ap_memory |      key     |     array    |
|key_address1           | out |    9|  ap_memory |      key     |     array    |
|key_ce1                | out |    1|  ap_memory |      key     |     array    |
|key_q1                 |  in |   16|  ap_memory |      key     |     array    |
|value_r_address0       | out |    8|  ap_memory |    value_r   |     array    |
|value_r_ce0            | out |    1|  ap_memory |    value_r   |     array    |
|value_r_q0             |  in |   16|  ap_memory |    value_r   |     array    |
|value_r_address1       | out |    8|  ap_memory |    value_r   |     array    |
|value_r_ce1            | out |    1|  ap_memory |    value_r   |     array    |
|value_r_q1             |  in |   16|  ap_memory |    value_r   |     array    |
|padding_mask_address0  | out |    4|  ap_memory | padding_mask |     array    |
|padding_mask_ce0       | out |    1|  ap_memory | padding_mask |     array    |
|padding_mask_q0        |  in |   16|  ap_memory | padding_mask |     array    |
|padding_mask_address1  | out |    4|  ap_memory | padding_mask |     array    |
|padding_mask_ce1       | out |    1|  ap_memory | padding_mask |     array    |
|padding_mask_q1        |  in |   16|  ap_memory | padding_mask |     array    |
|layer5_out_address0    | out |    8|  ap_memory |  layer5_out  |     array    |
|layer5_out_ce0         | out |    1|  ap_memory |  layer5_out  |     array    |
|layer5_out_we0         | out |    1|  ap_memory |  layer5_out  |     array    |
|layer5_out_d0          | out |   16|  ap_memory |  layer5_out  |     array    |
|layer5_out_address1    | out |    8|  ap_memory |  layer5_out  |     array    |
|layer5_out_ce1         | out |    1|  ap_memory |  layer5_out  |     array    |
|layer5_out_we1         | out |    1|  ap_memory |  layer5_out  |     array    |
|layer5_out_d1          | out |   16|  ap_memory |  layer5_out  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

