KEY LIBERO "12.800"
KEY CAPTURE "12.800.0.16"
KEY DEFAULT_IMPORT_LOC "E:\Naveen\Projects\G4_i\G4i_AnalogPairs\trunk\HW\VL_33V_18V\proj01\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "IGLOO2"
KEY VendorTechnology_Die "PA4MGL2500_N"
KEY VendorTechnology_Package "vf256"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_33"
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4MGL2500_N"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\Main_Project\IGL2_MiV_FreeRTOS_Demo"
KEY ProjectDescription "SPI4.2"
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "Top_Level::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAPB3_LIB
COREJTAGDEBUG_LIB
CORETIMER_LIB
MIRSLV2MIRMSTRBRIDGE_AHB_LIB
COREAHBLSRAM_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_MIRSLV2MIRMSTRBRIDGE_AHB_LIB
ALIAS=MIRSLV2MIRMSTRBRIDGE_AHB_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_LIB
ALIAS=COREAHBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CORE10100\5.1.105\rtl\vlog\test\user\testram.v,tb_hdl"
STATE="utd"
TIME="1604351794"
SIZE="1628"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1604351794"
SIZE="4344"
PARENT="<project>\component\work\AHB_MEM\AHB_MEM.cxf"
PARENT="<project>\component\work\AHB_MMIO\AHB_MMIO.cxf"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604351795"
SIZE="3063"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1604351795"
SIZE="1462"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1604351795"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1604351795"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1604351795"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1604351795"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1604351795"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1604351795"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1604351796"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1604351796"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604351796"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604351796"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1604351796"
SIZE="21472"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1604351796"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1604351796"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1604351796"
SIZE="16943"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1604351796"
SIZE="208865"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1604351796"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1604351796"
SIZE="8561"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604351796"
SIZE="52586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1604351797"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1604351797"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604351797"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604351797"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1604351797"
SIZE="2657"
PARENT="<project>\component\work\AHBtoAPB3\AHBtoAPB3.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604351797"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1604351798"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1604351798"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1604351798"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1604351798"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1604351798"
SIZE="2769"
PARENT="<project>\component\work\APB3_Bus\APB3_Bus.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1604351798"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604351798"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v,hdl"
STATE="utd"
TIME="1604351798"
SIZE="32806"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1604351799"
SIZE="3556"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1604351799"
SIZE="6765"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604351799"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\CoreConfigMaster.cxf,actgen_cxf"
STATE="utd"
TIME="1604351799"
SIZE="485"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v,hdl"
STATE="utd"
TIME="1604351799"
SIZE="26681"
PARENT="<project>\component\Actel\DirectCore\CoreConfigMaster\2.1.102\CoreConfigMaster.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf,actgen_cxf"
STATE="utd"
TIME="1604351799"
SIZE="475"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v,hdl"
STATE="utd"
TIME="1604351799"
SIZE="25365"
PARENT="<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\CoreConfigP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1604351799"
SIZE="752"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vlog\test\user\i2c_spk.v,tb_hdl"
STATE="utd"
TIME="1604351799"
SIZE="2117"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1604351799"
SIZE="1782"
PARENT="<project>\component\work\JTAG\JTAG.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1604351799"
SIZE="21442"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v,hdl"
STATE="utd"
TIME="1604351799"
SIZE="5789"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1604351799"
SIZE="17528"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\mti\corejtagdebug_wave.do,do"
STATE="utd"
TIME="1604351800"
SIZE="1934"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="9726"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="11170"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="12137"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\COREJTAGDEBUG.cxf"
MODULE_UNDER_TEST="COREJTAGDEBUG_TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf,actgen_cxf"
STATE="utd"
TIME="1604351800"
SIZE="584"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v,hdl"
STATE="utd"
TIME="1604351800"
SIZE="65628"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v,hdl"
STATE="utd"
TIME="1604351800"
SIZE="8822"
PARENT="<project>\component\Actel\DirectCore\CoreResetP\7.1.100\CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1604351800"
SIZE="2315"
PARENT="<project>\component\work\Timer\Timer.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1604351800"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1604351800"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1604351800"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1604351800"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\FCCC\2.0.201\FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="241"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="684"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v,hdl"
STATE="utd"
TIME="1604351801"
SIZE="924"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps_pre.v,hdl"
STATE="utd"
TIME="1604351801"
SIZE="726"
PARENT="<project>\component\Actel\SgCore\OSC\2.0.101\OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS\1.1.500\MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="526"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CCC\1.0.100\MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="253"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_CFGM\1.1.100\MSS_CFGM.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="254"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_DDRB\1.0.200\MSS_DDRB.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="254"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_EDAC\1.0.101\MSS_EDAC.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="254"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_ENVM\1.0.101\MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="254"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_FIC32\1.0.100\MSS_FIC32.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="255"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_INTR\1.0.200\MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="254"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_MDDR\1.0.203\MSS_MDDR.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="254"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_RESET\1.0.100\MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="255"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SECURITY\1.0.100\MSS_SECURITY.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="258"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Actel\SmartFusion2MSS\MSS_SWITCH\1.0.101\MSS_SWITCH.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="256"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AHB\2.3.100\MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="372"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32.cxf"
ENDFILE
VALUE "<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\MIRSLV2MIRMSTRBRIDGE_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="548"
PARENT="<project>\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.cxf"
ENDFILE
VALUE "<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v,hdl"
STATE="utd"
TIME="1604351801"
SIZE="7100"
LIBRARY="MIRSLV2MIRMSTRBRIDGE_AHB_LIB"
PARENT="<project>\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\MIRSLV2MIRMSTRBRIDGE_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHBtoAPB3\AHBtoAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1604351802"
SIZE="6873"
ENDFILE
VALUE "<project>\component\work\AHBtoAPB3\AHBtoAPB3.v,hdl"
STATE="utd"
TIME="1604351802"
SIZE="4406"
PARENT="<project>\component\work\AHBtoAPB3\AHBtoAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHB_MEM\AHB_MEM.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="14834"
ENDFILE
VALUE "<project>\component\work\AHB_MEM\AHB_MEM.v,hdl"
STATE="utd"
TIME="1604351801"
SIZE="25183"
PARENT="<project>\component\work\AHB_MEM\AHB_MEM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHB_MMIO\AHB_MMIO.cxf,actgen_cxf"
STATE="utd"
TIME="1604351801"
SIZE="18739"
ENDFILE
VALUE "<project>\component\work\AHB_MMIO\AHB_MMIO.v,hdl"
STATE="utd"
TIME="1604351801"
SIZE="27649"
PARENT="<project>\component\work\AHB_MMIO\AHB_MMIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.cxf,actgen_cxf"
STATE="utd"
TIME="1604351802"
SIZE="9176"
ENDFILE
VALUE "<project>\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.v,hdl"
STATE="utd"
TIME="1604351802"
SIZE="6090"
PARENT="<project>\component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\APB3_Bus\APB3_Bus.cxf,actgen_cxf"
STATE="utd"
TIME="1604351802"
SIZE="13533"
ENDFILE
VALUE "<project>\component\work\APB3_Bus\APB3_Bus.v,hdl"
STATE="utd"
TIME="1604351802"
SIZE="12303"
PARENT="<project>\component\work\APB3_Bus\APB3_Bus.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface.cdb,arm_db"
STATE="utd"
TIME="1604351802"
SIZE="86092"
PARENT="<project>\component\work\BasicIO_Interface\BasicIO_Interface.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideDESIGNER"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
ENDFILE
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface.cxf,actgen_cxf"
STATE="utd"
TIME="1604351802"
SIZE="6636"
ENDFILE
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface.sdc,sdc"
STATE="utd"
TIME="1604351802"
SIZE="89"
PARENT="<project>\component\work\BasicIO_Interface\BasicIO_Interface.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface_sim.v,hdl"
STATE="utd"
TIME="1604351802"
SIZE="126741"
PARENT="<project>\component\work\BasicIO_Interface\BasicIO_Interface.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface_syn.v,hdl"
STATE="utd"
TIME="1604351802"
SIZE="7063"
PARENT="<project>\component\work\BasicIO_Interface\BasicIO_Interface.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\BasicIO_Interface\header_report.log,log"
STATE="utd"
TIME="1604351802"
SIZE="402"
PARENT="<project>\component\work\BasicIO_Interface\BasicIO_Interface.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1.cxf,actgen_cxf"
STATE="utd"
TIME="1604351802"
SIZE="12804"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1.v,hdl"
STATE="utd"
TIME="1604351802"
SIZE="7830"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1604351802"
SIZE="1218"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1604351802"
SIZE="3320"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1.cxf"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="4039"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="8110"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="11232"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="2487"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="48776"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="4661"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="9150"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="25153"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="36299"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="4724"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="122557"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1604351802"
SIZE="29302"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604351802"
SIZE="13862"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\wave_vlog.do,do"
STATE="utd"
TIME="1604351802"
SIZE="1452"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\JTAG\JTAG.cxf,actgen_cxf"
STATE="utd"
TIME="1604351803"
SIZE="6788"
ENDFILE
VALUE "<project>\component\work\JTAG\JTAG.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="9424"
PARENT="<project>\component\work\JTAG\JTAG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32.cxf,actgen_cxf"
STATE="utd"
TIME="1604351803"
SIZE="10726"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="10281"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="6309"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_alu.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="34270"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_amoalu.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="14169"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="16956"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter_1.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="9203"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="22669"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="22714"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="18391"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="19517"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="16636"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="19482"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="3202"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4190"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="5857"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="48240"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="10568"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4086"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="5738"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="6478"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4105"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4366"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4353"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4087"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4392"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4379"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="27011"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="45222"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="63755"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="80402"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="14277"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="60255"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="172372"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="5494"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4116"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4008"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4203"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="11618"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="324251"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="55793"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="8140"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="33031"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="9752"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_ibuf.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="19662"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="36213"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_identity_module.v,hdl"
STATE="utd"
TIME="1604351803"
SIZE="4023"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="4252"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3584"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3099"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="6859"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="9911"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3813"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xing.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="25611"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="7824"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="14918"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="13600"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="5244"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="34104"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="43055"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3606"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="4005"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="106849"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3063"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="22145"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="21975"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="15119"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="22505"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="13837"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="18581"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="8280"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="25104"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="11471"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="10362"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="14434"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="20225"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="22094"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="12222"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="12224"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="4918"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="301624"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="170575"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="97105"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rvcexpander.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="4129"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="51320"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="30911"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3632"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="4145"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="4185"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3632"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3632"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="118605"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3805"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="4019"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="4000"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v,hdl"
STATE="utd"
TIME="1604351804"
SIZE="3954"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="24424"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="24873"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="133715"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="59727"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="15211"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="20461"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="33723"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="51566"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="31079"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="81754"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="32652"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="34530"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="926233"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="45937"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="29131"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="39108"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="31503"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="28284"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfilter.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="7115"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="118065"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="475556"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="7417"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="54386"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="54398"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="7121"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="12223"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="47596"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="12132"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="60702"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="82345"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="54646"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_Core32\MiV_Core32_0\MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB.cxf,actgen_cxf"
STATE="utd"
TIME="1604351803"
SIZE="21829"
PARENT="<project>\component\work\MiV_Core32\MiV_Core32.cxf"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb\CCC_0\MSS_SubSystem_sb_CCC_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1604351805"
SIZE="717"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb\CCC_0\MSS_SubSystem_sb_CCC_0_FCCC.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="1817"
PARENT="<project>\component\work\MSS_SubSystem_sb\CCC_0\MSS_SubSystem_sb_CCC_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1604351805"
SIZE="481"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="800"
PARENT="<project>\component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf,actgen_cxf"
STATE="utd"
TIME="1604351805"
SIZE="20291"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.v,hdl"
STATE="utd"
TIME="1604351805"
SIZE="56386"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf,actgen_cxf"
STATE="utd"
TIME="1604351805"
SIZE="28178"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v,hdl"
STATE="utd"
TIME="1604351806"
SIZE="100338"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_pre.v,hdl"
STATE="utd"
TIME="1604351806"
SIZE="78198"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v,hdl"
STATE="utd"
TIME="1604351806"
SIZE="65996"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Timer\Timer.cxf,actgen_cxf"
STATE="utd"
TIME="1604351806"
SIZE="3811"
ENDFILE
VALUE "<project>\component\work\Timer\Timer.v,hdl"
STATE="utd"
TIME="1604351806"
SIZE="2450"
PARENT="<project>\component\work\Timer\Timer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Top_Level\Top_Level.cxf,actgen_cxf"
STATE="utd"
TIME="1605898587"
SIZE="11116"
ENDFILE
VALUE "<project>\component\work\Top_Level\Top_Level.v,hdl"
STATE="utd"
TIME="1605898586"
SIZE="32683"
PARENT="<project>\component\work\Top_Level\Top_Level.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\fp\Top_Level_derived_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1604351806"
SIZE="360"
ENDFILE
VALUE "<project>\constraint\io\Creative_Rev1_IOs_def.pdc,io_pdc"
STATE="utd"
TIME="1604351806"
SIZE="8846"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1604351806"
SIZE="1581"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\JTAG_tck_constraint.sdc,sdc"
STATE="utd"
TIME="1604351806"
SIZE="436"
ENDFILE
VALUE "<project>\constraint\Top_Level_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1604351806"
SIZE="3871"
ENDFILE
VALUE "<project>\designer\impl1\Top_Level.ide_des,ide_des"
STATE="utd"
TIME="1604351806"
SIZE="1047"
ENDFILE
VALUE "<project>\designer\Top_Level\Top_Level.block.fp.pdc,fp_pdc"
STATE="utd"
TIME="1604351807"
SIZE="674"
ENDFILE
VALUE "<project>\designer\Top_Level\Top_Level.block.io.pdc,io_pdc"
STATE="utd"
TIME="1604351807"
SIZE="3780"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1604351809"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="2823"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="23755"
PARENT="<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\peripheral_init.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="8450"
PARENT="<project>\component\Actel\SmartFusion2MSS\MSS\1.1.500\MSS.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1605898586"
SIZE="2172"
PARENT="<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.cxf"
PARENT="<project>\component\work\Top_Level\Top_Level.cxf"
ENDFILE
VALUE "<project>\simulation\test.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="537"
PARENT="<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1604351809"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\synthesis\Top_Level.so,so"
STATE="utd"
TIME="1604351809"
SIZE="245"
ENDFILE
VALUE "<project>\synthesis\Top_Level.vm,syn_vm"
STATE="ood"
TIME="1604351810"
SIZE="5514484"
ENDFILE
VALUE "<project>\synthesis\Top_Level_syn.prj,prj"
STATE="utd"
TIME="1611375602"
SIZE="36233"
ENDFILE
VALUE "<project>\synthesis\Top_Level_vm.sdc,syn_sdc"
STATE="utd"
TIME="1604351810"
SIZE="3871"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "BasicIO_Interface::work"
FILE "<project>\component\work\BasicIO_Interface\BasicIO_Interface_syn.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface.sdc,sdc"
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface_sim.v,hdl"
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface.cdb,arm_db"
ENDLIST
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO::work"
FILE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\wave_vlog.do,do"
ENDLIST
ENDLIST
LIST "MSS_SubSystem_sb::work"
FILE "<project>\component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "MSS_SubSystem_sb_HPMS::work"
FILE "<project>\component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST "Top_Level::work"
FILE "<project>\component\work\Top_Level\Top_Level.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST SynthesisConstraints
VALUE "<project>\constraint\Top_Level_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\JTAG_tck_constraint.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\Top_Level_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\JTAG_tck_constraint.sdc,sdc"
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB"
FILE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\mti\corejtagdebug_wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST COREAHBTOAPB3
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREJTAGDEBUG
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
ENDLIST
LIST MSS_SubSystem_sb
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST Top_Level
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST BasicIO_Interface
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface.sdc,sdc"
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface_sim.v,hdl"
VALUE "<project>\component\work\BasicIO_Interface\BasicIO_Interface.cdb,arm_db"
ENDLIST
LIST CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_C1\CoreGPIO_C1_0\wave_vlog.do,do"
ENDLIST
LIST COREJTAGDEBUG
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\mti\corejtagdebug_wave.do,do"
ENDLIST
LIST MSS_SubSystem_sb
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST MSS_SubSystem_sb_HPMS
VALUE "<project>\simulation\test.bfm,sim"
VALUE "<project>\simulation\peripheral_init.bfm,sim"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1fs
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microsemi\Libero_SoC_v12.3\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v12.3\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "MSS_SubSystem_sb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Constraint Manager;Constraint Manager;0
StartPage;StartPage;0
SmartDesign;Top_Level;0
ACTIVEVIEW;Top_Level
ENDLIST
LIST ModuleSubBlockList
LIST "AHB_MEM::work","component\work\AHB_MEM\AHB_MEM.v","TRUE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "AHB_MMIO::work","component\work\AHB_MMIO\AHB_MMIO.v","TRUE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "AHB_Slave2MasterBridge::work","component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.v","TRUE","FALSE"
SUBBLOCK "MIRSLV2MIRMSTRBRIDGE_AHB::MIRSLV2MIRMSTRBRIDGE_AHB_LIB","component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v","FALSE","FALSE"
ENDLIST
LIST "AHBtoAPB3::work","component\work\AHBtoAPB3\AHBtoAPB3.v","TRUE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "APB3_Bus::work","component\work\APB3_Bus\APB3_Bus.v","TRUE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "BasicIO_Interface::work","component\work\BasicIO_Interface\BasicIO_Interface_syn.v","TRUE","FALSE"
ENDLIST
LIST "CoreGPIO_C1::work","component\work\CoreGPIO_C1\CoreGPIO_C1.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v","FALSE","FALSE"
ENDLIST
LIST "CoreConfigMaster::work","component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v","FALSE","FALSE"
ENDLIST
LIST "CoreConfigP::work","component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v","FALSE","FALSE"
ENDLIST
LIST "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v","FALSE","FALSE"
SUBBLOCK "coreresetp_pcie_hotreset::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v","FALSE","FALSE"
ENDLIST
LIST "MSS_025::work","component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v","FALSE","FALSE"
ENDLIST
LIST "JTAG::work","component\work\JTAG\JTAG.v","TRUE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32::work","component\work\MiV_Core32\MiV_Core32.v","TRUE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_alu.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_amoalu.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_amoalu.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_arbiter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_chain.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_ibuf.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rvcexpander.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_icache_icache.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_identity_module.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xing.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_alu.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_csrfile.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_ibuf.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_mul_div.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_system.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xing.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFILTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfilter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket_tile.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rocket.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_rvcexpander.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_shift_queue.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlb_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_11.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_13.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_14.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_15.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_4.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_5.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_18.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_19.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFILTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfilter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_repeater.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_queue_16.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_identity_module.v","FALSE","FALSE"
ENDLIST
LIST "MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR::work","component\work\MiV_Core32\MiV_Core32_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MSS_SubSystem_sb::work","component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.v","TRUE","FALSE"
SUBBLOCK "MSS_SubSystem_sb_CCC_0_FCCC::work","component\work\MSS_SubSystem_sb\CCC_0\MSS_SubSystem_sb_CCC_0_FCCC.v","FALSE","FALSE"
SUBBLOCK "MSS_SubSystem_sb_FABOSC_0_OSC::work","component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v","FALSE","FALSE"
SUBBLOCK "MSS_SubSystem_sb_HPMS::work","component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v","TRUE","FALSE"
SUBBLOCK "CoreConfigMaster::work","component\Actel\DirectCore\CoreConfigMaster\2.1.102\rtl\vlog\core\coreconfigmaster.v","FALSE","FALSE"
SUBBLOCK "CoreConfigP::work","component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v","FALSE","FALSE"
SUBBLOCK "CoreResetP::work","component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v","FALSE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "MSS_SubSystem_sb_CCC_0_FCCC::work","component\work\MSS_SubSystem_sb\CCC_0\MSS_SubSystem_sb_CCC_0_FCCC.v","FALSE","FALSE"
ENDLIST
LIST "MSS_SubSystem_sb_FABOSC_0_OSC::work","component\work\MSS_SubSystem_sb\FABOSC_0\MSS_SubSystem_sb_FABOSC_0_OSC.v","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "MSS_SubSystem_sb_HPMS::work","component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS.v","TRUE","FALSE"
SUBBLOCK "MSS_025::work","component\work\MSS_SubSystem_sb_HPMS\MSS_SubSystem_sb_HPMS_syn.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "Timer::work","component\work\Timer\Timer.v","TRUE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "Top_Level::work","component\work\Top_Level\Top_Level.v","TRUE","FALSE"
SUBBLOCK "AHB_MEM::work","component\work\AHB_MEM\AHB_MEM.v","TRUE","FALSE"
SUBBLOCK "AHB_MMIO::work","component\work\AHB_MMIO\AHB_MMIO.v","TRUE","FALSE"
SUBBLOCK "AHB_Slave2MasterBridge::work","component\work\AHB_Slave2MasterBridge\AHB_Slave2MasterBridge.v","TRUE","FALSE"
SUBBLOCK "AHBtoAPB3::work","component\work\AHBtoAPB3\AHBtoAPB3.v","TRUE","FALSE"
SUBBLOCK "APB3_Bus::work","component\work\APB3_Bus\APB3_Bus.v","TRUE","FALSE"
SUBBLOCK "BasicIO_Interface::work","component\work\BasicIO_Interface\BasicIO_Interface_syn.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_C1::work","component\work\CoreGPIO_C1\CoreGPIO_C1.v","TRUE","FALSE"
SUBBLOCK "JTAG::work","component\work\JTAG\JTAG.v","TRUE","FALSE"
SUBBLOCK "MSS_SubSystem_sb::work","component\work\MSS_SubSystem_sb\MSS_SubSystem_sb.v","TRUE","FALSE"
SUBBLOCK "MiV_Core32::work","component\work\MiV_Core32\MiV_Core32.v","TRUE","FALSE"
SUBBLOCK "Timer::work","component\work\Timer\Timer.v","TRUE","FALSE"
ENDLIST
LIST "XTLOSC::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "XTLOSC_FAB::work","component\Actel\SgCore\OSC\2.0.101\osc_comps.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFMA1l1OII::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_AHBL::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C1_CoreGPIO_C1_0_BFM_MAIN::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_AHBLAPB::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "CoreGPIO_C1_CoreGPIO_C1_0_BFM_MAIN::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_AHBSLAVE::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_AHBSLAVEEXT::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_APB2APB::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_APBSLAVE::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_APBSLAVEEXT::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_APB::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C1_CoreGPIO_C1_0_BFMA1l1OII::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C1_CoreGPIO_C1_0_BFM_MAIN::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_MAIN::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFMA1l1OII::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_C1_CoreGPIO_C1_0_BFM_MAIN::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO_C1_CoreGPIO_C1_0_BFM_APB::work","component\work\CoreGPIO_C1\CoreGPIO_C1_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "CAPB3II::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "CAPB3O::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v","FALSE","FALSE"
SUBBLOCK "CAPB3II::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "CAPB3O::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v","FALSE","FALSE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_TESTBENCH::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_testbench.v","FALSE","TRUE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
SUBBLOCK "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "MIRSLV2MIRMSTRBRIDGE_AHB::MIRSLV2MIRMSTRBRIDGE_AHB_LIB","component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
VALUE "designer\Top_Level\Top_Level.block.io.pdc"
VALUE "constraint\io\Creative_Rev1_IOs_def.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\Top_Level_derived_constraints.pdc"
VALUE "designer\Top_Level\Top_Level.block.fp.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\Top_Level_derived_constraints.sdc"
VALUE "constraint\JTAG_tck_constraint.sdc"
VALUE "component\work\BasicIO_Interface\BasicIO_Interface.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
