<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='642' type='1787'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='642'>// llvm.amdgcn.s.buffer.load</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='947' c='_ZL37simplifyAMDGCNMemoryIntrinsicDemandedRN4llvm12InstCombinerERNS_13IntrinsicInstENS_5APIntEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='1061' c='_ZNK4llvm10GCNTTIImpl35simplifyDemandedVectorEltsIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstENS_5APIntERS5_S6_S6_St8functionIFvPNS_11InstructionEjS5_S6_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4765' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='379' c='_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6450' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
