vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/e60c/hdl/ControlServos_2_slave_lite_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/e60c/hdl/ControlServos_2.vhd" \
"../../../bd/design_1/ip/design_1_ControlServos_2_0_0/sim/design_1_ControlServos_2_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
