Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: SAPDXC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SAPDXC.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SAPDXC"
Output Format                      : NGC
Target Device                      : xc3s50an-5-tqg144

---- Source Options
Top Module Name                    : SAPDXC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Code/ZsySPI_TxByte.v" in library work
Compiling verilog file "Code/ZsyOledRegsData.v" in library work
Module <ZsySPI_TxByte> compiled
Compiling verilog file "Code/ZsyDotMatrix.v" in library work
Module <ZsyOledRegsData> compiled
Compiling verilog file "Code/Zsy_OLEDModule.v" in library work
Module <ZsyDotMatrix> compiled
Compiling verilog file "Zsy_DCM.v" in library work
Module <Zsy_OLEDModule> compiled
Compiling verilog file "SAPDXC.v" in library work
Module <Zsy_DCM> compiled
Module <SAPDXC> compiled
No errors in compilation
Analysis of file <"SAPDXC.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SAPDXC> in library <work>.

Analyzing hierarchy for module <Zsy_DCM> in library <work>.

Analyzing hierarchy for module <Zsy_OLEDModule> in library <work> with parameters.
	DC_CMD = "0"
	DC_DATA = "1"

Analyzing hierarchy for module <ZsyOledRegsData> in library <work> with parameters.
	DC_CMD = "0"
	DC_DATA = "1"

Analyzing hierarchy for module <ZsySPI_TxByte> in library <work> with parameters.
	DC_CMD = "0"
	DC_DATA = "1"

Analyzing hierarchy for module <ZsyDotMatrix> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SAPDXC>.
Module <SAPDXC> is correct for synthesis.
 
Analyzing module <Zsy_DCM> in library <work>.
Module <Zsy_DCM> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <Zsy_DCM>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <Zsy_DCM>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <Zsy_DCM>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <Zsy_DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "CLKFX_DIVIDE =  20" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <Zsy_DCM>.
Analyzing module <Zsy_OLEDModule> in library <work>.
	DC_CMD = 1'b0
	DC_DATA = 1'b1
Module <Zsy_OLEDModule> is correct for synthesis.
 
Analyzing module <ZsyOledRegsData> in library <work>.
	DC_CMD = 1'b0
	DC_DATA = 1'b1
Module <ZsyOledRegsData> is correct for synthesis.
 
Analyzing module <ZsySPI_TxByte> in library <work>.
	DC_CMD = 1'b0
	DC_DATA = 1'b1
Module <ZsySPI_TxByte> is correct for synthesis.
 
Analyzing module <ZsyDotMatrix> in library <work>.
Module <ZsyDotMatrix> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <y> in unit <SAPDXC> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dc_flag> in unit <ZsyOledRegsData> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ZsyOledRegsData>.
    Related source file is "Code/ZsyOledRegsData.v".
    Found 8-bit register for signal <data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ZsyOledRegsData> synthesized.


Synthesizing Unit <ZsySPI_TxByte>.
    Related source file is "Code/ZsySPI_TxByte.v".
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <isDone>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit register for signal <sdin>.
    Found 8-bit up counter for signal <cnt_clk>.
    Found 5-bit register for signal <i>.
    Found 5-bit adder for signal <i$addsub0000>.
    Found 8-bit register for signal <tmpTxByte>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ZsySPI_TxByte> synthesized.


Synthesizing Unit <ZsyDotMatrix>.
    Related source file is "Code/ZsyDotMatrix.v".
    Found 128-bit register for signal <rdata_btm>.
    Found 128-bit register for signal <rdata_top>.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <ZsyDotMatrix> synthesized.


Synthesizing Unit <Zsy_DCM>.
    Related source file is "Zsy_DCM.v".
Unit <Zsy_DCM> synthesized.


Synthesizing Unit <Zsy_OLEDModule>.
    Related source file is "Code/Zsy_OLEDModule.v".
    Found 5-bit register for signal <cnt_byte>.
    Found 5-bit adder for signal <cnt_byte$share0000> created at line 115.
    Found 8-bit register for signal <conf_reg_addr>.
    Found 8-bit adder for signal <conf_reg_addr$addsub0000> created at line 129.
    Found 1-bit register for signal <dc_reg>.
    Found 5-bit register for signal <i>.
    Found 5-bit adder for signal <i$addsub0000> created at line 118.
    Found 8-bit register for signal <iCol>.
    Found 8-bit adder for signal <iCol$addsub0000> created at line 178.
    Found 4-bit register for signal <iPage>.
    Found 4-bit adder for signal <iPage$addsub0000> created at line 190.
    Found 5-bit comparator greater for signal <oled_rst$cmp_gt0000> created at line 319.
    Found 1-bit register for signal <rdone>.
    Found 128-bit register for signal <rdotMatrix_data_btm>.
    Found 128-bit register for signal <rdotMatrix_data_top>.
    Found 8-bit register for signal <tx_data>.
    Found 8-bit adder for signal <tx_data$addsub0000> created at line 143.
    Found 1-bit register for signal <tx_en>.
    Summary:
	inferred 297 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Zsy_OLEDModule> synthesized.


Synthesizing Unit <SAPDXC>.
    Related source file is "SAPDXC.v".
    Found finite state machine <FSM_0> for signal <i>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_10MHz                 (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <char_addr>.
    Found 1-bit register for signal <oled_en>.
    Found 8-bit register for signal <x>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
Unit <SAPDXC> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 1
 5-bit adder                                           : 3
 8-bit adder                                           : 3
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 23
 1-bit register                                        : 8
 128-bit register                                      : 4
 4-bit register                                        : 2
 5-bit register                                        : 3
 8-bit register                                        : 6
# Comparators                                          : 1
 5-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <i/FSM> on signal <i[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
INFO:Xst:2261 - The FF/Latch <rdata_top_27> in Unit <inst_ZsyDotMatrix> is equivalent to the following 35 FFs/Latches, which will be removed : <rdata_top_28> <rdata_top_29> <rdata_top_32> <rdata_top_41> <rdata_top_59> <rdata_top_82> <rdata_top_89> <rdata_top_94> <rdata_top_96> <rdata_top_107> <rdata_top_108> <rdata_top_109> <rdata_top_111> <rdata_btm_20> <rdata_btm_24> <rdata_btm_25> <rdata_btm_28> <rdata_btm_33> <rdata_btm_36> <rdata_btm_41> <rdata_btm_44> <rdata_btm_64> <rdata_btm_65> <rdata_btm_66> <rdata_btm_67> <rdata_btm_68> <rdata_btm_69> <rdata_btm_71> <rdata_btm_76> <rdata_btm_81> <rdata_btm_89> <rdata_btm_105> <rdata_btm_108> <rdata_btm_116> <rdata_btm_124> 
INFO:Xst:2261 - The FF/Latch <rdata_top_36> in Unit <inst_ZsyDotMatrix> is equivalent to the following 19 FFs/Latches, which will be removed : <rdata_top_39> <rdata_top_44> <rdata_top_66> <rdata_top_85> <rdata_btm_11> <rdata_btm_13> <rdata_btm_21> <rdata_btm_22> <rdata_btm_30> <rdata_btm_38> <rdata_btm_46> <rdata_btm_72> <rdata_btm_80> <rdata_btm_82> <rdata_btm_83> <rdata_btm_88> <rdata_btm_91> <rdata_btm_110> <rdata_btm_118> 
INFO:Xst:2261 - The FF/Latch <rdata_top_14> in Unit <inst_ZsyDotMatrix> is equivalent to the following 15 FFs/Latches, which will be removed : <rdata_top_48> <rdata_top_49> <rdata_top_98> <rdata_top_103> <rdata_top_105> <rdata_top_118> <rdata_top_126> <rdata_btm_48> <rdata_btm_50> <rdata_btm_51> <rdata_btm_55> <rdata_btm_93> <rdata_btm_98> <rdata_btm_99> <rdata_btm_102> 
INFO:Xst:2261 - The FF/Latch <rdata_top_0> in Unit <inst_ZsyDotMatrix> is equivalent to the following 126 FFs/Latches, which will be removed : <rdata_top_1> <rdata_top_2> <rdata_top_3> <rdata_top_4> <rdata_top_5> <rdata_top_6> <rdata_top_7> <rdata_top_8> <rdata_top_9> <rdata_top_10> <rdata_top_11> <rdata_top_12> <rdata_top_13> <rdata_top_15> <rdata_top_16> <rdata_top_17> <rdata_top_18> <rdata_top_19> <rdata_top_20> <rdata_top_21> <rdata_top_23> <rdata_top_24> <rdata_top_25> <rdata_top_26> <rdata_top_33> <rdata_top_34> <rdata_top_37> <rdata_top_40> <rdata_top_45> <rdata_top_56> <rdata_top_57> <rdata_top_60> <rdata_top_64> <rdata_top_65> <rdata_top_72> <rdata_top_73> <rdata_top_74> <rdata_top_76> <rdata_top_77> <rdata_top_80> <rdata_top_81> <rdata_top_84> <rdata_top_88> <rdata_top_90> <rdata_top_92> <rdata_top_93> <rdata_top_97> <rdata_top_100> <rdata_top_101> <rdata_top_104> <rdata_top_106> <rdata_top_112> <rdata_top_113> <rdata_top_114> <rdata_top_115> <rdata_top_116> <rdata_top_117> <rdata_top_119>
   <rdata_top_120> <rdata_top_121> <rdata_top_122> <rdata_top_123> <rdata_top_124> <rdata_top_125> <rdata_top_127> <rdata_btm_0> <rdata_btm_1> <rdata_btm_2> <rdata_btm_3> <rdata_btm_4> <rdata_btm_5> <rdata_btm_6> <rdata_btm_7> <rdata_btm_8> <rdata_btm_9> <rdata_btm_10> <rdata_btm_14> <rdata_btm_15> <rdata_btm_16> <rdata_btm_17> <rdata_btm_18> <rdata_btm_19> <rdata_btm_23> <rdata_btm_26> <rdata_btm_27> <rdata_btm_29> <rdata_btm_31> <rdata_btm_32> <rdata_btm_34> <rdata_btm_35> <rdata_btm_37> <rdata_btm_39> <rdata_btm_40> <rdata_btm_42> <rdata_btm_43> <rdata_btm_45> <rdata_btm_47> <rdata_btm_62> <rdata_btm_63> <rdata_btm_74> <rdata_btm_75> <rdata_btm_77> <rdata_btm_79> <rdata_btm_86> <rdata_btm_87> <rdata_btm_90> <rdata_btm_94> <rdata_btm_95> <rdata_btm_103> <rdata_btm_106> <rdata_btm_107> <rdata_btm_109> <rdata_btm_111> <rdata_btm_112> <rdata_btm_113> <rdata_btm_114> <rdata_btm_115> <rdata_btm_117> <rdata_btm_119> <rdata_btm_120> <rdata_btm_121> <rdata_btm_122> <rdata_btm_123> <rdata_btm_125> <rdata_btm_126>
   <rdata_btm_127> 
INFO:Xst:2261 - The FF/Latch <rdata_top_42> in Unit <inst_ZsyDotMatrix> is equivalent to the following 7 FFs/Latches, which will be removed : <rdata_top_61> <rdata_top_79> <rdata_top_87> <rdata_top_95> <rdata_btm_61> <rdata_btm_78> <rdata_btm_85> 
WARNING:Xst:1710 - FF/Latch <char_addr_3> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <char_addr_2> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_7> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_6> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_3> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_2> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_1> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_47> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_42> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_39> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_34> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_31> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_26> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_23> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_18> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_17> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_16> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_15> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_14> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_10> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_9> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_8> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_7> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_6> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_5> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_4> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_3> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_2> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_1> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdotMatrix_data_btm_0> (without init value) has a constant value of 0 in block <u1_Zsy_OLEDModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdata_top_0> (without init value) has a constant value of 0 in block <inst_ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <x_0> of sequential type is unconnected in block <SAPDXC>.
WARNING:Xst:2404 -  FFs/Latches <rdata_top<127:127>> (without init value) have a constant value of 0 in block <ZsyDotMatrix>.
WARNING:Xst:2404 -  FFs/Latches <rdata_btm<127:125>> (without init value) have a constant value of 0 in block <ZsyDotMatrix>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 1
 5-bit adder                                           : 3
 8-bit adder                                           : 3
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 587
 Flip-Flops                                            : 587
# Comparators                                          : 1
 5-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rdata_btm_39> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_37> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_35> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_34> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_32> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_31> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_29> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_27> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_26> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_23> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_19> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_18> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_17> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_16> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_15> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_14> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_10> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_9> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_8> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_7> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_6> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_5> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_4> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_3> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_2> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_1> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_0> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_125> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_124> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_123> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_123> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_122> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_121> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_120> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_119> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_117> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_115> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_114> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_113> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_112> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_111> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_109> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_107> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_106> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_103> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_95> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_94> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_90> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_87> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_86> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_79> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_77> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_75> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_74> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_63> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_62> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_47> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_45> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_43> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_42> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_btm_40> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_56> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_45> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_40> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_37> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_34> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_33> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_26> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_25> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_24> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_23> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_21> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_20> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_19> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_18> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_17> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_16> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_15> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_13> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_12> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_11> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_10> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_9> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_8> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_7> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_6> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_5> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_4> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_3> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_2> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_1> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_0> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_122> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_121> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_120> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_119> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_117> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_116> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_115> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_114> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_113> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_112> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_106> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_104> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_101> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_100> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_97> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_93> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_92> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_90> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_88> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_84> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_81> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_80> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_77> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_76> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_74> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_73> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_72> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_65> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_64> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_60> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdata_top_57> (without init value) has a constant value of 0 in block <ZsyDotMatrix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_0> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_1> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_2> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_3> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_6> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_7> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <char_addr_2> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <char_addr_3> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rdata_top_27> in Unit <ZsyDotMatrix> is equivalent to the following 35 FFs/Latches, which will be removed : <rdata_top_28> <rdata_top_29> <rdata_top_32> <rdata_top_41> <rdata_top_59> <rdata_top_82> <rdata_top_89> <rdata_top_94> <rdata_top_96> <rdata_top_107> <rdata_top_108> <rdata_top_109> <rdata_top_111> <rdata_btm_20> <rdata_btm_24> <rdata_btm_25> <rdata_btm_28> <rdata_btm_33> <rdata_btm_36> <rdata_btm_41> <rdata_btm_44> <rdata_btm_64> <rdata_btm_65> <rdata_btm_66> <rdata_btm_67> <rdata_btm_68> <rdata_btm_69> <rdata_btm_71> <rdata_btm_76> <rdata_btm_81> <rdata_btm_89> <rdata_btm_105> <rdata_btm_108> <rdata_btm_116> <rdata_btm_124> 
INFO:Xst:2261 - The FF/Latch <rdata_top_36> in Unit <ZsyDotMatrix> is equivalent to the following 19 FFs/Latches, which will be removed : <rdata_top_39> <rdata_top_44> <rdata_top_66> <rdata_top_85> <rdata_btm_11> <rdata_btm_13> <rdata_btm_21> <rdata_btm_22> <rdata_btm_30> <rdata_btm_38> <rdata_btm_46> <rdata_btm_72> <rdata_btm_80> <rdata_btm_82> <rdata_btm_83> <rdata_btm_88> <rdata_btm_91> <rdata_btm_110> <rdata_btm_118> 
INFO:Xst:2261 - The FF/Latch <rdata_top_14> in Unit <ZsyDotMatrix> is equivalent to the following 15 FFs/Latches, which will be removed : <rdata_top_48> <rdata_top_49> <rdata_top_98> <rdata_top_103> <rdata_top_105> <rdata_top_118> <rdata_top_126> <rdata_btm_48> <rdata_btm_50> <rdata_btm_51> <rdata_btm_55> <rdata_btm_93> <rdata_btm_98> <rdata_btm_99> <rdata_btm_102> 
INFO:Xst:2261 - The FF/Latch <rdata_top_42> in Unit <ZsyDotMatrix> is equivalent to the following 7 FFs/Latches, which will be removed : <rdata_top_61> <rdata_top_79> <rdata_top_87> <rdata_top_95> <rdata_btm_61> <rdata_btm_78> <rdata_btm_85> 

Optimizing unit <SAPDXC> ...

Optimizing unit <ZsyOledRegsData> ...

Optimizing unit <ZsySPI_TxByte> ...

Optimizing unit <ZsyDotMatrix> ...
INFO:Xst:2261 - The FF/Latch <rdata_top_22> in Unit <ZsyDotMatrix> is equivalent to the following FF/Latch, which will be removed : <rdata_top_52> 
INFO:Xst:2261 - The FF/Latch <rdata_top_55> in Unit <ZsyDotMatrix> is equivalent to the following FF/Latch, which will be removed : <rdata_btm_96> 
INFO:Xst:2261 - The FF/Latch <rdata_top_46> in Unit <ZsyDotMatrix> is equivalent to the following 12 FFs/Latches, which will be removed : <rdata_top_51> <rdata_top_54> <rdata_top_78> <rdata_top_86> <rdata_top_99> <rdata_top_102> <rdata_top_110> <rdata_btm_49> <rdata_btm_52> <rdata_btm_84> <rdata_btm_97> <rdata_btm_100> 
INFO:Xst:2261 - The FF/Latch <rdata_top_53> in Unit <ZsyDotMatrix> is equivalent to the following 3 FFs/Latches, which will be removed : <rdata_btm_53> <rdata_btm_54> <rdata_btm_101> 
INFO:Xst:2261 - The FF/Latch <rdata_top_31> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_35> <rdata_top_68> <rdata_btm_12> <rdata_btm_73> <rdata_btm_92> 
INFO:Xst:2261 - The FF/Latch <rdata_top_43> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_75> <rdata_top_83> <rdata_top_91> <rdata_btm_70> <rdata_btm_104> 
INFO:Xst:2261 - The FF/Latch <rdata_top_47> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_58> <rdata_top_63> <rdata_btm_56> <rdata_btm_58> <rdata_btm_59> 
INFO:Xst:2261 - The FF/Latch <rdata_top_67> in Unit <ZsyDotMatrix> is equivalent to the following 4 FFs/Latches, which will be removed : <rdata_top_69> <rdata_top_71> <rdata_btm_57> <rdata_btm_60> 
INFO:Xst:2261 - The FF/Latch <rdata_top_30> in Unit <ZsyDotMatrix> is equivalent to the following 3 FFs/Latches, which will be removed : <rdata_top_38> <rdata_top_50> <rdata_top_62> 
INFO:Xst:2261 - The FF/Latch <rdata_top_47> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_58> <rdata_top_63> <rdata_btm_56> <rdata_btm_58> <rdata_btm_59> 
INFO:Xst:2261 - The FF/Latch <rdata_top_22> in Unit <ZsyDotMatrix> is equivalent to the following FF/Latch, which will be removed : <rdata_top_52> 
INFO:Xst:2261 - The FF/Latch <rdata_top_43> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_75> <rdata_top_83> <rdata_top_91> <rdata_btm_70> <rdata_btm_104> 
INFO:Xst:2261 - The FF/Latch <rdata_top_30> in Unit <ZsyDotMatrix> is equivalent to the following 3 FFs/Latches, which will be removed : <rdata_top_38> <rdata_top_50> <rdata_top_62> 
INFO:Xst:2261 - The FF/Latch <rdata_top_55> in Unit <ZsyDotMatrix> is equivalent to the following FF/Latch, which will be removed : <rdata_btm_96> 
INFO:Xst:2261 - The FF/Latch <rdata_top_46> in Unit <ZsyDotMatrix> is equivalent to the following 12 FFs/Latches, which will be removed : <rdata_top_51> <rdata_top_54> <rdata_top_78> <rdata_top_86> <rdata_top_99> <rdata_top_102> <rdata_top_110> <rdata_btm_49> <rdata_btm_52> <rdata_btm_84> <rdata_btm_97> <rdata_btm_100> 
INFO:Xst:2261 - The FF/Latch <rdata_top_53> in Unit <ZsyDotMatrix> is equivalent to the following 3 FFs/Latches, which will be removed : <rdata_btm_53> <rdata_btm_54> <rdata_btm_101> 
INFO:Xst:2261 - The FF/Latch <rdata_top_31> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_35> <rdata_top_68> <rdata_btm_12> <rdata_btm_73> <rdata_btm_92> 
INFO:Xst:2261 - The FF/Latch <rdata_top_67> in Unit <ZsyDotMatrix> is equivalent to the following 4 FFs/Latches, which will be removed : <rdata_top_69> <rdata_top_71> <rdata_btm_57> <rdata_btm_60> 
INFO:Xst:2261 - The FF/Latch <rdata_top_46> in Unit <ZsyDotMatrix> is equivalent to the following 12 FFs/Latches, which will be removed : <rdata_top_51> <rdata_top_54> <rdata_top_78> <rdata_top_86> <rdata_top_99> <rdata_top_102> <rdata_top_110> <rdata_btm_49> <rdata_btm_52> <rdata_btm_84> <rdata_btm_97> <rdata_btm_100> 
INFO:Xst:2261 - The FF/Latch <rdata_top_22> in Unit <ZsyDotMatrix> is equivalent to the following FF/Latch, which will be removed : <rdata_top_52> 
INFO:Xst:2261 - The FF/Latch <rdata_top_55> in Unit <ZsyDotMatrix> is equivalent to the following FF/Latch, which will be removed : <rdata_btm_96> 
INFO:Xst:2261 - The FF/Latch <rdata_top_53> in Unit <ZsyDotMatrix> is equivalent to the following 3 FFs/Latches, which will be removed : <rdata_btm_53> <rdata_btm_54> <rdata_btm_101> 
INFO:Xst:2261 - The FF/Latch <rdata_top_43> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_75> <rdata_top_83> <rdata_top_91> <rdata_btm_70> <rdata_btm_104> 
INFO:Xst:2261 - The FF/Latch <rdata_top_31> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_35> <rdata_top_68> <rdata_btm_12> <rdata_btm_73> <rdata_btm_92> 
INFO:Xst:2261 - The FF/Latch <rdata_top_30> in Unit <ZsyDotMatrix> is equivalent to the following 3 FFs/Latches, which will be removed : <rdata_top_38> <rdata_top_50> <rdata_top_62> 
INFO:Xst:2261 - The FF/Latch <rdata_top_67> in Unit <ZsyDotMatrix> is equivalent to the following 4 FFs/Latches, which will be removed : <rdata_top_69> <rdata_top_71> <rdata_btm_57> <rdata_btm_60> 
INFO:Xst:2261 - The FF/Latch <rdata_top_47> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_58> <rdata_top_63> <rdata_btm_56> <rdata_btm_58> <rdata_btm_59> 
INFO:Xst:2261 - The FF/Latch <rdata_top_46> in Unit <ZsyDotMatrix> is equivalent to the following 12 FFs/Latches, which will be removed : <rdata_top_51> <rdata_top_54> <rdata_top_78> <rdata_top_86> <rdata_top_99> <rdata_top_102> <rdata_top_110> <rdata_btm_49> <rdata_btm_52> <rdata_btm_84> <rdata_btm_97> <rdata_btm_100> 
INFO:Xst:2261 - The FF/Latch <rdata_top_22> in Unit <ZsyDotMatrix> is equivalent to the following FF/Latch, which will be removed : <rdata_top_52> 
INFO:Xst:2261 - The FF/Latch <rdata_top_55> in Unit <ZsyDotMatrix> is equivalent to the following FF/Latch, which will be removed : <rdata_btm_96> 
INFO:Xst:2261 - The FF/Latch <rdata_top_53> in Unit <ZsyDotMatrix> is equivalent to the following 3 FFs/Latches, which will be removed : <rdata_btm_53> <rdata_btm_54> <rdata_btm_101> 
INFO:Xst:2261 - The FF/Latch <rdata_top_43> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_75> <rdata_top_83> <rdata_top_91> <rdata_btm_70> <rdata_btm_104> 
INFO:Xst:2261 - The FF/Latch <rdata_top_31> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_35> <rdata_top_68> <rdata_btm_12> <rdata_btm_73> <rdata_btm_92> 
INFO:Xst:2261 - The FF/Latch <rdata_top_30> in Unit <ZsyDotMatrix> is equivalent to the following 3 FFs/Latches, which will be removed : <rdata_top_38> <rdata_top_50> <rdata_top_62> 
INFO:Xst:2261 - The FF/Latch <rdata_top_67> in Unit <ZsyDotMatrix> is equivalent to the following 4 FFs/Latches, which will be removed : <rdata_top_69> <rdata_top_71> <rdata_btm_57> <rdata_btm_60> 
INFO:Xst:2261 - The FF/Latch <rdata_top_47> in Unit <ZsyDotMatrix> is equivalent to the following 5 FFs/Latches, which will be removed : <rdata_top_58> <rdata_top_63> <rdata_btm_56> <rdata_btm_58> <rdata_btm_59> 

Optimizing unit <Zsy_OLEDModule> ...
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_1> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_0> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_47> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_42> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_39> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_34> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_31> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_26> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_23> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_18> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_17> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_16> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_15> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_14> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_10> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_9> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_8> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_7> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_6> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_5> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_4> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_3> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_2> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_1> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_btm_0> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_34> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_33> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_26> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_25> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_24> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_23> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_21> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_20> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_19> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_18> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_17> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_16> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_15> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_13> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_12> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_11> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_10> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_9> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_8> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_7> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_6> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_5> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_4> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_3> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1_Zsy_OLEDModule/rdotMatrix_data_top_2> (without init value) has a constant value of 0 in block <SAPDXC>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SAPDXC, actual ratio is 52.
FlipFlop u1_Zsy_OLEDModule/i_1 has been replicated 1 time(s)
FlipFlop u1_Zsy_OLEDModule/i_2 has been replicated 1 time(s)
FlipFlop u1_Zsy_OLEDModule/i_3 has been replicated 1 time(s)
FlipFlop u1_Zsy_OLEDModule/i_4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 306
 Flip-Flops                                            : 306

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SAPDXC.ngr
Top Level Output File Name         : SAPDXC
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 697
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 7
#      LUT2                        : 30
#      LUT2_D                      : 9
#      LUT2_L                      : 7
#      LUT3                        : 168
#      LUT3_D                      : 5
#      LUT3_L                      : 12
#      LUT4                        : 250
#      LUT4_D                      : 20
#      LUT4_L                      : 148
#      MUXCY                       : 7
#      MUXF5                       : 19
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 306
#      FDC                         : 39
#      FDCE                        : 43
#      FDE                         : 223
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 6
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-5 

 Number of Slices:                      343  out of    704    48%  
 Number of Slice Flip Flops:            306  out of   1408    21%  
 Number of 4 input LUTs:                661  out of   1408    46%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    108     5%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | inst_ZsyDCM/DCM_SP_INST:CLKFX| 306   |
-----------------------------------+------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+------------------------+-------+
Control Signal                                          | Buffer(FF name)        | Load  |
--------------------------------------------------------+------------------------+-------+
i_FSM_Acst_FSM_inv(u1_Zsy_OLEDModule/rst_n_inv1_INV_0:O)| NONE(char_addr_0)      | 83    |
--------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 0.689ns (Maximum Frequency: 1452.143MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.113ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 0.689ns (frequency: 1452.143MHz)
  Total number of paths / destination ports: 11280 / 565
-------------------------------------------------------------------------
Delay:               6.886ns (Levels of Logic = 5)
  Source:            u1_Zsy_OLEDModule/i_3 (FF)
  Destination:       u1_Zsy_OLEDModule/rdotMatrix_data_top_127 (FF)
  Source Clock:      clk rising 0.1X
  Destination Clock: clk rising 0.1X

  Data Path: u1_Zsy_OLEDModule/i_3 to u1_Zsy_OLEDModule/rdotMatrix_data_top_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            41   0.495   1.141  u1_Zsy_OLEDModule/i_3 (u1_Zsy_OLEDModule/i_3)
     LUT3_D:I1->LO         1   0.562   0.166  u1_Zsy_OLEDModule/rdotMatrix_data_btm_or00001 (N438)
     LUT3:I1->O            4   0.562   0.522  u1_Zsy_OLEDModule/cnt_byte_or00001 (u1_Zsy_OLEDModule/cnt_byte_or0000)
     LUT4:I2->O            1   0.561   0.359  u1_Zsy_OLEDModule/rdotMatrix_data_top_mux0000<100>1_SW2 (N338)
     LUT4_D:I3->O        100   0.561   1.199  u1_Zsy_OLEDModule/rdotMatrix_data_top_mux0000<100>1 (u1_Zsy_OLEDModule/N11)
     LUT4:I0->O            1   0.561   0.000  u1_Zsy_OLEDModule/rdotMatrix_data_top_mux0000<93>1 (u1_Zsy_OLEDModule/rdotMatrix_data_top_mux0000<93>)
     FDE:D                     0.197          u1_Zsy_OLEDModule/rdotMatrix_data_top_93
    ----------------------------------------
    Total                      6.886ns (3.499ns logic, 3.387ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              8.113ns (Levels of Logic = 3)
  Source:            u1_Zsy_OLEDModule/i_2 (FF)
  Destination:       oled_rst (PAD)
  Source Clock:      clk rising 0.1X

  Data Path: u1_Zsy_OLEDModule/i_2 to oled_rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            41   0.495   1.183  u1_Zsy_OLEDModule/i_2 (u1_Zsy_OLEDModule/i_2)
     LUT2_D:I0->O          3   0.561   0.559  u1_Zsy_OLEDModule/i_mux0000<1>29 (u1_Zsy_OLEDModule/N20)
     LUT4:I0->O            1   0.561   0.357  u1_Zsy_OLEDModule/oled_rst11 (oled_rst_OBUF)
     OBUF:I->O                 4.396          oled_rst_OBUF (oled_rst)
    ----------------------------------------
    Total                      8.113ns (6.013ns logic, 2.100ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.48 secs
 
--> 

Total memory usage is 4529996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  215 (   0 filtered)
Number of infos    :   48 (   0 filtered)

