Timing Analyzer report for forest-risc-v
Wed Sep  4 17:52:27 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'FPGA_CLK'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'FPGA_CLK'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'FPGA_CLK'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'FPGA_CLK'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'FPGA_CLK'
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'FPGA_CLK'
 32. Slow 1200mV 0C Model Recovery: 'FPGA_CLK'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Removal: 'FPGA_CLK'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'FPGA_CLK'
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'FPGA_CLK'
 45. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Recovery: 'FPGA_CLK'
 47. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'FPGA_CLK'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; forest-risc-v                                          ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.0%      ;
;     Processor 3            ;  10.9%      ;
;     Processor 4            ;  10.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                               ;
+-------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------+--------+--------------------------+
; jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Wed Sep  4 17:52:25 2024 ;
; jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Wed Sep  4 17:52:25 2024 ;
; output_files/forest-risc-v.sdc                                          ; OK     ; Wed Sep  4 17:52:25 2024 ;
+-------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; FPGA_CLK            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 85.87 MHz ; 85.87 MHz       ; altera_reserved_tck ;      ;
; 90.68 MHz ; 90.68 MHz       ; FPGA_CLK            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 8.972  ; 0.000         ;
; altera_reserved_tck ; 44.177 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; FPGA_CLK            ; 0.452 ; 0.000         ;
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 15.278 ; 0.000         ;
; altera_reserved_tck ; 95.470 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.187 ; 0.000         ;
; FPGA_CLK            ; 1.362 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; FPGA_CLK            ; 9.660  ; 0.000              ;
; altera_reserved_tck ; 49.525 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.972  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 10.940     ;
; 9.057  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 10.851     ;
; 9.177  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 10.773     ;
; 9.273  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.123     ; 10.625     ;
; 9.322  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 10.628     ;
; 9.370  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[17]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 10.584     ;
; 9.520  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 10.389     ;
; 9.572  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 10.336     ;
; 9.597  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.070     ; 10.354     ;
; 9.618  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.313     ;
; 9.618  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.313     ;
; 9.618  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.313     ;
; 9.618  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.313     ;
; 9.618  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.313     ;
; 9.618  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.313     ;
; 9.618  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.313     ;
; 9.665  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.266     ;
; 9.665  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.266     ;
; 9.665  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.266     ;
; 9.665  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.266     ;
; 9.665  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.266     ;
; 9.665  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.266     ;
; 9.665  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 10.266     ;
; 9.707  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.063     ; 10.251     ;
; 9.729  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[20]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.122     ; 10.170     ;
; 9.735  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.079     ; 10.207     ;
; 9.749  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 10.160     ;
; 9.770  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[14]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 10.173     ;
; 9.827  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.070     ; 10.124     ;
; 9.829  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[14]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.120     ; 10.072     ;
; 9.848  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 10.097     ;
; 9.870  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 10.058     ;
; 9.917  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 10.011     ;
; 9.944  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.105     ; 9.972      ;
; 9.999  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[19]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.942      ;
; 10.020 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 9.889      ;
; 10.024 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 9.888      ;
; 10.057 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.897      ;
; 10.068 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 9.860      ;
; 10.104 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 9.808      ;
; 10.115 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 9.813      ;
; 10.127 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.827      ;
; 10.156 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[26]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.063     ; 9.802      ;
; 10.209 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.114     ; 9.698      ;
; 10.239 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[20]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.702      ;
; 10.261 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.679      ;
; 10.285 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 9.643      ;
; 10.304 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 9.641      ;
; 10.332 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 9.596      ;
; 10.369 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 9.560      ;
; 10.369 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 9.560      ;
; 10.369 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 9.560      ;
; 10.369 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 9.560      ;
; 10.369 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 9.560      ;
; 10.369 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 9.560      ;
; 10.369 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.092     ; 9.560      ;
; 10.377 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 9.572      ;
; 10.393 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[19]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.122     ; 9.506      ;
; 10.448 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 9.536      ;
; 10.473 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.123     ; 9.425      ;
; 10.481 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.118     ; 9.422      ;
; 10.515 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[17]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 9.397      ;
; 10.541 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 9.387      ;
; 10.541 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 9.387      ;
; 10.543 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[24]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.075     ; 9.403      ;
; 10.565 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[30]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.378      ;
; 10.588 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 9.340      ;
; 10.588 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 9.340      ;
; 10.589 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[27]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.122     ; 9.310      ;
; 10.621 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 9.305      ;
; 10.637 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[25]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.317      ;
; 10.641 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.313      ;
; 10.679 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.070     ; 9.272      ;
; 10.707 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.233      ;
; 10.707 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.233      ;
; 10.707 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.233      ;
; 10.707 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.233      ;
; 10.754 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.186      ;
; 10.754 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.186      ;
; 10.754 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.186      ;
; 10.754 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.186      ;
; 10.756 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[4]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.198      ;
; 10.764 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.180      ;
; 10.764 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.180      ;
; 10.764 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.180      ;
; 10.764 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.180      ;
; 10.764 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.180      ;
; 10.764 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.180      ;
; 10.764 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.180      ;
; 10.798 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[5]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.128     ; 9.095      ;
; 10.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.137      ;
; 10.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.137      ;
; 10.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.137      ;
; 10.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.137      ;
; 10.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.137      ;
; 10.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.137      ;
; 10.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.077     ; 9.137      ;
; 10.816 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[4]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 9.096      ;
; 10.819 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.095     ; 9.107      ;
; 10.823 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[3]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.131      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 5.999      ;
; 44.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 5.701      ;
; 44.905 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 5.304      ;
; 44.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 5.262      ;
; 44.969 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 5.225      ;
; 44.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 5.200      ;
; 45.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 5.098      ;
; 45.201 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 4.993      ;
; 45.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 4.924      ;
; 45.444 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 4.770      ;
; 45.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 4.443      ;
; 45.828 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 4.362      ;
; 46.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.934      ;
; 46.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.782      ;
; 46.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.330      ;
; 46.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.227      ;
; 47.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 3.096      ;
; 47.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.681      ;
; 47.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.383      ;
; 47.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.259      ;
; 47.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.257      ;
; 89.074 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 10.837     ;
; 89.338 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 10.572     ;
; 89.348 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 10.563     ;
; 89.566 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 10.344     ;
; 89.592 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 10.319     ;
; 89.593 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 10.318     ;
; 89.610 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 10.301     ;
; 89.612 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 10.298     ;
; 89.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 10.199     ;
; 89.840 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 10.070     ;
; 89.856 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 10.054     ;
; 89.857 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 10.053     ;
; 89.874 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 10.036     ;
; 89.937 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.987      ;
; 89.981 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.944      ;
; 89.985 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.925      ;
; 90.084 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.826      ;
; 90.085 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.825      ;
; 90.095 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.815      ;
; 90.102 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.808      ;
; 90.114 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.797      ;
; 90.210 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.715      ;
; 90.211 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.713      ;
; 90.229 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.681      ;
; 90.230 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.680      ;
; 90.232 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.693      ;
; 90.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.683      ;
; 90.247 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.663      ;
; 90.255 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.670      ;
; 90.260 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.665      ;
; 90.345 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.579      ;
; 90.369 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.541      ;
; 90.377 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.534      ;
; 90.388 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.523      ;
; 90.455 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.469      ;
; 90.456 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.468      ;
; 90.473 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.451      ;
; 90.475 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.435      ;
; 90.477 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.447      ;
; 90.484 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.441      ;
; 90.499 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.426      ;
; 90.500 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.425      ;
; 90.506 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.419      ;
; 90.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.409      ;
; 90.517 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.408      ;
; 90.534 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.391      ;
; 90.558 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.366      ;
; 90.591 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.334      ;
; 90.613 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.297      ;
; 90.614 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.296      ;
; 90.619 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.305      ;
; 90.631 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.279      ;
; 90.632 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.279      ;
; 90.633 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.278      ;
; 90.650 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.261      ;
; 90.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 9.260      ;
; 90.691 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.233      ;
; 90.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.231      ;
; 90.709 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.231      ;
; 90.710 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.230      ;
; 90.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.229      ;
; 90.711 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.229      ;
; 90.728 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.197      ;
; 90.729 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.196      ;
; 90.746 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.179      ;
; 90.749 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 9.161      ;
; 90.750 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.175      ;
; 90.751 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.174      ;
; 90.751 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.173      ;
; 90.759 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.165      ;
; 90.760 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.164      ;
; 90.761 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 9.178      ;
; 90.768 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.157      ;
; 90.777 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.147      ;
; 90.778 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.147      ;
; 90.779 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.146      ;
; 90.796 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 9.129      ;
; 90.832 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.092      ;
; 90.863 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 9.061      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.758      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[13]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[13]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[22]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[22]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[27]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[7]                                                                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[7]                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[31]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[15]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[30]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[29]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[21]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[22]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[8]                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[25]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[25]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[25]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[25]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[18]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[5]                                                                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[5]                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[20]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[20]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[28]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[11]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[19]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[19]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 0.794      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.778      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.507 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.805      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.808      ;
; 0.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.808      ;
; 0.517 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.811      ;
; 0.517 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.810      ;
; 0.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.814      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.529 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.534 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[15]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.829      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.278 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.103     ; 4.640      ;
; 15.278 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.103     ; 4.640      ;
; 15.278 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.103     ; 4.640      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.595      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 4.593      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.612      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.612      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.612      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.612      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.612      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.612      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.612      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 4.593      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 4.593      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 4.593      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 4.593      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.595      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.595      ;
; 15.316 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.595      ;
; 15.317 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.594      ;
; 15.317 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.110     ; 4.594      ;
; 15.321 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 4.604      ;
; 15.321 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 4.604      ;
; 15.322 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 4.609      ;
; 15.322 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 4.609      ;
; 15.322 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.090     ; 4.609      ;
; 15.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.278      ; 4.615      ;
; 15.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.278      ; 4.615      ;
; 15.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.278      ; 4.615      ;
; 15.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.278      ; 4.615      ;
; 15.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.278      ; 4.615      ;
; 15.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.278      ; 4.615      ;
; 15.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.278      ; 4.615      ;
; 15.599 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.278      ; 4.615      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.076     ; 4.139      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 4.133      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 4.133      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 4.133      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 4.133      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 4.133      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 4.133      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 4.133      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.082     ; 4.133      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.806 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.121      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 4.108      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 4.108      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 4.108      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.121      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.121      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 4.117      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 4.117      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 4.117      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 4.117      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.120      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.120      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 4.108      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 4.108      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 4.108      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 4.108      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 4.101      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 4.101      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 4.101      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 4.101      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 4.101      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 4.101      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 4.101      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[2]                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 4.101      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT    ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.120      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.120      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.109     ; 4.105      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.121      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.120      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.120      ;
; 15.807 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 4.120      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.507      ;
; 95.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.507      ;
; 95.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.507      ;
; 95.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.507      ;
; 95.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.507      ;
; 95.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.507      ;
; 95.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.507      ;
; 95.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.507      ;
; 95.828 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.136      ;
; 95.828 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.136      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.069      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.069      ;
; 96.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.069      ;
; 96.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.998      ;
; 97.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 2.763      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.310 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.629      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.475      ;
; 97.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.358      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.766 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.174      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.037      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.037      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.037      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.037      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.037      ;
; 97.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.037      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
; 98.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.637      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.480      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.939      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.939      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.939      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.939      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.939      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.939      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.723 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.015      ;
; 1.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.231      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 1.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.248      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.420      ;
; 2.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.578      ;
; 2.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.759      ;
; 2.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.844      ;
; 2.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.844      ;
; 2.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.844      ;
; 3.396 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.714      ;
; 3.396 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.714      ;
; 3.717 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.048      ;
; 3.717 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.048      ;
; 3.717 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.048      ;
; 3.717 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.048      ;
; 3.717 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.048      ;
; 3.717 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.048      ;
; 3.717 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.048      ;
; 3.717 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 4.048      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.362 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 1.654      ;
; 3.025 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.095      ; 3.332      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[1]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[2]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[2]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[6]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[6]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[2]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[6]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[2]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[1]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[1]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[2]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[30]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.034 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.054      ; 3.300      ;
; 3.035 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[4]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.058      ; 3.305      ;
; 3.035 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[4]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.058      ; 3.305      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[9]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[13]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[22]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[22]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[22]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[13]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[13]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[9]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.039 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[9]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.061      ; 3.312      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[10]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 3.341      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 3.308      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 3.308      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[29]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 3.308      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[21]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 3.308      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[21]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 3.308      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[21]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 3.308      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 3.308      ;
; 3.041 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.055      ; 3.308      ;
; 3.043 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[18]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.090      ; 3.345      ;
; 3.044 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.074      ; 3.330      ;
; 3.044 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[1]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.074      ; 3.330      ;
; 3.044 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.074      ; 3.330      ;
; 3.045 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[4]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.076      ; 3.333      ;
; 3.045 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[16]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.076      ; 3.333      ;
; 3.046 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[24]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 3.314      ;
; 3.046 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[18]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 3.314      ;
; 3.047 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[31]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.038      ; 3.297      ;
; 3.047 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.064      ; 3.323      ;
; 3.047 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[7]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.038      ; 3.297      ;
; 3.047 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.038      ; 3.297      ;
; 3.047 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.064      ; 3.323      ;
; 3.047 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[23]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.064      ; 3.323      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[1]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|read_latency_shift_reg[0]                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.305      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.340      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.340      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[0]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[5]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[5]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[7]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 3.299      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[7]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 3.299      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[31]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 3.299      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[15]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 3.299      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[23]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[30]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 3.300      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[30]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 3.300      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[14]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 3.300      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[5]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 3.292      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[30]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 3.300      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[14]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 3.300      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[0]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[14]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 3.300      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|av_readdata_pre[0]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[0]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[5]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[7]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 3.299      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[31]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 3.299      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[15]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 3.299      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[6]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.047      ; 3.307      ;
; 3.048 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[14]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 3.300      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|read_latency_shift_reg[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[3]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
; 3.049 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.045      ; 3.306      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 19
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
Worst Case Available Settling Time: 17.571 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 93.81 MHz ; 93.81 MHz       ; altera_reserved_tck ;      ;
; 94.51 MHz ; 94.51 MHz       ; FPGA_CLK            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 9.419  ; 0.000         ;
; altera_reserved_tck ; 44.670 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.400 ; 0.000         ;
; FPGA_CLK            ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 15.616 ; 0.000         ;
; altera_reserved_tck ; 95.677 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.094 ; 0.000         ;
; FPGA_CLK            ; 1.223 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; FPGA_CLK            ; 9.666  ; 0.000             ;
; altera_reserved_tck ; 49.405 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.419  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 10.504     ;
; 9.517  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.105     ; 10.400     ;
; 9.614  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.065     ; 10.343     ;
; 9.696  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 10.213     ;
; 9.778  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.065     ; 10.179     ;
; 9.810  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[17]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 10.153     ;
; 9.976  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.105     ; 9.941      ;
; 9.983  ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.103     ; 9.936      ;
; 10.093 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.063     ; 9.866      ;
; 10.122 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.103     ; 9.797      ;
; 10.170 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[20]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 9.740      ;
; 10.171 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 9.779      ;
; 10.184 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.054     ; 9.784      ;
; 10.246 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[14]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 9.705      ;
; 10.276 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.063     ; 9.683      ;
; 10.284 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.671      ;
; 10.289 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.655      ;
; 10.289 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.655      ;
; 10.289 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.655      ;
; 10.289 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.655      ;
; 10.289 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.655      ;
; 10.289 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.655      ;
; 10.289 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.655      ;
; 10.331 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[14]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 9.580      ;
; 10.370 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.574      ;
; 10.370 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.574      ;
; 10.370 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.574      ;
; 10.370 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.574      ;
; 10.370 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.574      ;
; 10.370 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.574      ;
; 10.370 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.078     ; 9.574      ;
; 10.394 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 9.534      ;
; 10.451 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 9.512      ;
; 10.453 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.103     ; 9.466      ;
; 10.463 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 9.459      ;
; 10.478 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[19]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 9.472      ;
; 10.516 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.426      ;
; 10.549 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 9.374      ;
; 10.576 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 9.386      ;
; 10.597 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.345      ;
; 10.626 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[26]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.054     ; 9.342      ;
; 10.640 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[20]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 9.310      ;
; 10.642 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.106     ; 9.274      ;
; 10.686 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.073     ; 9.263      ;
; 10.699 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.243      ;
; 10.727 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.067     ; 9.228      ;
; 10.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.080     ; 9.162      ;
; 10.788 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.066     ; 9.168      ;
; 10.836 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.105      ;
; 10.840 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[19]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 9.070      ;
; 10.873 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.032     ; 9.117      ;
; 10.876 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.113     ; 9.033      ;
; 10.892 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.107     ; 9.023      ;
; 10.917 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 9.024      ;
; 10.921 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[17]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 9.002      ;
; 10.955 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 8.982      ;
; 10.955 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 8.982      ;
; 10.955 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 8.982      ;
; 10.955 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 8.982      ;
; 10.955 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 8.982      ;
; 10.955 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 8.982      ;
; 10.955 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 8.982      ;
; 10.987 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[24]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 8.967      ;
; 10.995 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[27]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.112     ; 8.915      ;
; 10.999 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[30]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.071     ; 8.952      ;
; 11.042 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[25]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 8.921      ;
; 11.057 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 8.906      ;
; 11.086 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 8.855      ;
; 11.086 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 8.855      ;
; 11.108 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.063     ; 8.851      ;
; 11.161 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[4]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 8.801      ;
; 11.167 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 8.774      ;
; 11.167 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 8.774      ;
; 11.182 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 8.753      ;
; 11.212 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[5]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.120     ; 8.690      ;
; 11.234 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.719      ;
; 11.234 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.719      ;
; 11.234 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.719      ;
; 11.234 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.719      ;
; 11.234 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.719      ;
; 11.234 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.719      ;
; 11.234 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.719      ;
; 11.238 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[4]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 8.684      ;
; 11.269 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[3]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 8.693      ;
; 11.307 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 8.643      ;
; 11.307 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 8.643      ;
; 11.307 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 8.643      ;
; 11.307 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 8.643      ;
; 11.358 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[30]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.111     ; 8.553      ;
; 11.365 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.087     ; 8.570      ;
; 11.388 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 8.562      ;
; 11.388 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 8.562      ;
; 11.388 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 8.562      ;
; 11.388 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.072     ; 8.562      ;
; 11.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.553      ;
; 11.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.553      ;
; 11.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.553      ;
; 11.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.553      ;
; 11.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.553      ;
; 11.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.069     ; 8.553      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 5.641      ;
; 45.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 5.323      ;
; 45.276 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 5.062      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 5.005      ;
; 45.341 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 4.986      ;
; 45.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 4.918      ;
; 45.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 4.852      ;
; 45.554 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 4.773      ;
; 45.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 4.697      ;
; 45.873 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 4.472      ;
; 46.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 4.183      ;
; 46.177 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 4.147      ;
; 46.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.732      ;
; 46.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 3.492      ;
; 47.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 3.076      ;
; 47.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.938      ;
; 47.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.861      ;
; 47.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.569      ;
; 48.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 2.268      ;
; 48.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 2.115      ;
; 48.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.040      ;
; 89.823 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 10.101     ;
; 90.091 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.831      ;
; 90.111 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.813      ;
; 90.307 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.615      ;
; 90.313 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.611      ;
; 90.334 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.590      ;
; 90.349 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.575      ;
; 90.379 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.543      ;
; 90.441 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.481      ;
; 90.547 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 9.391      ;
; 90.581 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.341      ;
; 90.595 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.327      ;
; 90.602 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.320      ;
; 90.617 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.305      ;
; 90.638 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 9.301      ;
; 90.729 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.193      ;
; 90.777 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.145      ;
; 90.779 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 9.145      ;
; 90.797 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.125      ;
; 90.818 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.104      ;
; 90.822 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 9.117      ;
; 90.823 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 9.115      ;
; 90.833 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 9.089      ;
; 90.835 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 9.103      ;
; 90.896 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 9.043      ;
; 90.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 9.031      ;
; 90.921 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 9.017      ;
; 90.926 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 9.013      ;
; 90.931 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.991      ;
; 90.952 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.970      ;
; 90.958 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.966      ;
; 90.967 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.955      ;
; 91.037 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.901      ;
; 91.047 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.891      ;
; 91.058 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.880      ;
; 91.065 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.857      ;
; 91.067 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.857      ;
; 91.073 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.865      ;
; 91.110 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.829      ;
; 91.111 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.827      ;
; 91.128 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.811      ;
; 91.129 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.793      ;
; 91.136 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.802      ;
; 91.149 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.790      ;
; 91.164 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.775      ;
; 91.167 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.783      ;
; 91.167 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.783      ;
; 91.168 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.782      ;
; 91.169 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.781      ;
; 91.169 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 8.781      ;
; 91.184 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.755      ;
; 91.196 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.743      ;
; 91.209 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.729      ;
; 91.227 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 8.722      ;
; 91.246 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.692      ;
; 91.246 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.678      ;
; 91.254 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.685      ;
; 91.267 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.655      ;
; 91.269 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.655      ;
; 91.288 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.634      ;
; 91.290 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.634      ;
; 91.303 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.619      ;
; 91.305 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 8.619      ;
; 91.312 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.627      ;
; 91.313 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.625      ;
; 91.331 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.617      ;
; 91.331 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.617      ;
; 91.332 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.616      ;
; 91.333 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.606      ;
; 91.333 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.615      ;
; 91.333 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.615      ;
; 91.334 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.604      ;
; 91.335 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.603      ;
; 91.348 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.591      ;
; 91.349 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 8.589      ;
; 91.386 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.553      ;
; 91.391 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.556      ;
; 91.398 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.541      ;
; 91.407 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.532      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.468 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.475 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.752      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.762      ;
; 0.498 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.766      ;
; 0.499 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.767      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.684      ;
; 0.465 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.732      ;
; 0.469 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[30]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[29]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[13]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[26]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[11]                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[11]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[27]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.071      ; 0.736      ;
; 0.470 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6]                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[21]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[13]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[22]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[22]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[8]                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[0]                                                                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[0]                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[18]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[10]                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[10]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[10]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[5]                                                                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[5]                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[20]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[20]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[28]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.616 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.313      ;
; 15.616 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.313      ;
; 15.616 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 4.313      ;
; 15.655 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 4.284      ;
; 15.655 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 4.284      ;
; 15.655 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 4.284      ;
; 15.655 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 4.284      ;
; 15.655 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 4.284      ;
; 15.655 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 4.284      ;
; 15.655 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 4.284      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 4.267      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 4.281      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.085     ; 4.281      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 4.265      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 4.265      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.101     ; 4.265      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 4.267      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 4.267      ;
; 15.656 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 4.267      ;
; 15.657 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 4.284      ;
; 15.657 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 4.284      ;
; 15.657 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.081     ; 4.284      ;
; 15.657 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 4.266      ;
; 15.657 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.099     ; 4.266      ;
; 15.658 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 4.264      ;
; 15.658 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.100     ; 4.264      ;
; 15.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.243      ; 4.255      ;
; 15.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.243      ; 4.255      ;
; 15.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.243      ; 4.255      ;
; 15.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.243      ; 4.255      ;
; 15.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.243      ; 4.255      ;
; 15.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.243      ; 4.255      ;
; 15.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.243      ; 4.255      ;
; 15.932 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.243      ; 4.255      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 3.838      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 3.838      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 3.838      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 3.838      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 3.838      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 3.838      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 3.838      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 3.838      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 3.823      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 3.823      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 3.823      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 3.822      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 3.822      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 3.822      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 3.822      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 3.822      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 3.822      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 3.832      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 3.832      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 3.832      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 3.832      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 3.832      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 3.832      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 3.832      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.074     ; 3.832      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.084     ; 3.822      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 3.823      ;
; 16.116 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 3.823      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.811      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.811      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.811      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 3.817      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 3.817      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 3.817      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.088     ; 3.817      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 3.822      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 3.822      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.809      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.096     ; 3.809      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.811      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.811      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.811      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.811      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.097     ; 3.808      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.812      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.812      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.812      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.812      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.093     ; 3.812      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.094     ; 3.811      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.083     ; 3.822      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.102     ; 3.803      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.102     ; 3.803      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[5]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.102     ; 3.803      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[6]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.102     ; 3.803      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[3]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.102     ; 3.803      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[4]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.102     ; 3.803      ;
; 16.117 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[1]                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.102     ; 3.803      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.677 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.305      ;
; 95.677 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.305      ;
; 95.677 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.305      ;
; 95.677 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.305      ;
; 95.677 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.305      ;
; 95.677 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.305      ;
; 95.677 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.305      ;
; 95.677 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.305      ;
; 96.024 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.947      ;
; 96.024 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.947      ;
; 97.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.890      ;
; 97.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.890      ;
; 97.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.890      ;
; 97.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.840      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.595      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.480 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.468      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.333      ;
; 97.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.212      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 97.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.033      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.885      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.885      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.885      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.885      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.885      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 1.885      ;
; 98.478 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
; 98.478 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
; 98.478 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
; 98.478 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
; 98.478 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
; 98.478 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
; 98.478 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.471      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.094 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.094 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.362      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.764      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.764      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.764      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.764      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.764      ;
; 1.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.764      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.538 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.805      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.011      ;
; 1.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.008      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 1.908 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.174      ;
; 2.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.321      ;
; 2.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.477      ;
; 2.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.553      ;
; 2.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.553      ;
; 2.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.553      ;
; 3.037 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.327      ;
; 3.037 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.327      ;
; 3.326 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.628      ;
; 3.326 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.628      ;
; 3.326 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.628      ;
; 3.326 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.628      ;
; 3.326 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.628      ;
; 3.326 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.628      ;
; 3.326 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.628      ;
; 3.326 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.628      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.223 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.071      ; 1.489      ;
; 2.717 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 2.995      ;
; 2.725 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[4]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.050      ; 2.970      ;
; 2.725 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[4]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.050      ; 2.970      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[1]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[2]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[2]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[6]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[6]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[2]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[6]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[2]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[1]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[1]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[2]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[30]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.727 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 2.966      ;
; 2.729 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[10]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.078      ; 3.002      ;
; 2.730 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[18]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.080      ; 3.005      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[4]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.066      ; 2.992      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[16]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.066      ; 2.992      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.974      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.974      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[9]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[29]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.974      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[21]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.974      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[13]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[22]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[22]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[22]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[13]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[13]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[21]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.974      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[21]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.974      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.974      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.048      ; 2.974      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[9]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.731 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[9]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.051      ; 2.977      ;
; 2.732 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.064      ; 2.991      ;
; 2.732 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[1]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.064      ; 2.991      ;
; 2.732 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.064      ; 2.991      ;
; 2.732 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.983      ;
; 2.732 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.983      ;
; 2.732 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[23]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.056      ; 2.983      ;
; 2.735 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.002      ;
; 2.735 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.002      ;
; 2.735 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[24]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.046      ; 2.976      ;
; 2.735 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[18]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.046      ; 2.976      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|read_latency_shift_reg[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[3]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[1]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|read_latency_shift_reg[0]                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[0]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[5]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[5]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[23]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[0]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][105]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][105]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][105]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][105]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|av_readdata_pre[0]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[0]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[5]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.737 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[6]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.971      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 2.965      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[3]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.032      ; 2.965      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[20]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.972      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[20]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.972      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[28]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.972      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[28]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.972      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.972      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[12]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.039      ; 2.972      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[27]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 2.964      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[27]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 2.964      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[19]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 2.964      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[19]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 2.964      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[31]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.031      ; 2.964      ;
; 2.738 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[30]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.033      ; 2.966      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 19
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
Worst Case Available Settling Time: 17.650 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 14.946 ; 0.000         ;
; altera_reserved_tck ; 47.605 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; FPGA_CLK            ; 0.186 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; FPGA_CLK            ; 17.763 ; 0.000         ;
; altera_reserved_tck ; 97.897 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.503 ; 0.000         ;
; FPGA_CLK            ; 0.560 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; FPGA_CLK            ; 9.328  ; 0.000             ;
; altera_reserved_tck ; 49.466 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.946 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.030     ; 5.031      ;
; 14.968 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.055     ; 4.984      ;
; 14.977 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.032     ; 4.998      ;
; 15.006 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.054     ; 4.947      ;
; 15.023 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.030     ; 4.954      ;
; 15.072 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.056     ; 4.879      ;
; 15.095 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.024     ; 4.888      ;
; 15.141 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[17]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.028     ; 4.838      ;
; 15.153 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.062     ; 4.792      ;
; 15.166 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[14]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 4.782      ;
; 15.270 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.054     ; 4.683      ;
; 15.294 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.056     ; 4.657      ;
; 15.301 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.032     ; 4.674      ;
; 15.315 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.654      ;
; 15.315 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.029     ; 4.663      ;
; 15.323 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[20]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.060     ; 4.624      ;
; 15.359 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[19]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.611      ;
; 15.373 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.035     ; 4.599      ;
; 15.375 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.056     ; 4.576      ;
; 15.390 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[14]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.035     ; 4.582      ;
; 15.422 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 4.532      ;
; 15.427 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 4.532      ;
; 15.436 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.055     ; 4.516      ;
; 15.443 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 4.533      ;
; 15.457 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[26]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.024     ; 4.526      ;
; 15.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.477      ;
; 15.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.477      ;
; 15.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.477      ;
; 15.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.477      ;
; 15.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.477      ;
; 15.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.477      ;
; 15.492 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.477      ;
; 15.496 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.035     ; 4.476      ;
; 15.514 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.455      ;
; 15.514 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.455      ;
; 15.514 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.455      ;
; 15.514 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.455      ;
; 15.514 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.455      ;
; 15.514 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.455      ;
; 15.514 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.455      ;
; 15.515 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.055     ; 4.437      ;
; 15.532 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 4.444      ;
; 15.550 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[20]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.421      ;
; 15.562 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 4.407      ;
; 15.583 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.014     ; 4.410      ;
; 15.592 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[24]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.375      ;
; 15.610 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.357      ;
; 15.617 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[30]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.035     ; 4.355      ;
; 15.620 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[19]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.061     ; 4.326      ;
; 15.639 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.328      ;
; 15.662 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.062     ; 4.283      ;
; 15.668 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.299      ;
; 15.670 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[25]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.028     ; 4.309      ;
; 15.684 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.283      ;
; 15.705 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 4.271      ;
; 15.711 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[17]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.052     ; 4.244      ;
; 15.721 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 4.227      ;
; 15.726 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.032     ; 4.249      ;
; 15.742 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[27]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.061     ; 4.204      ;
; 15.773 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[5]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.068     ; 4.166      ;
; 15.797 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[4]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.029     ; 4.181      ;
; 15.800 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.167      ;
; 15.816 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.151      ;
; 15.822 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[4]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 4.132      ;
; 15.837 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[16]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.028     ; 4.142      ;
; 15.851 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 4.112      ;
; 15.851 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 4.112      ;
; 15.851 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 4.112      ;
; 15.851 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 4.112      ;
; 15.851 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 4.112      ;
; 15.851 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 4.112      ;
; 15.851 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 4.112      ;
; 15.866 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[3]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.029     ; 4.112      ;
; 15.868 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.055     ; 4.084      ;
; 15.869 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[30]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.059     ; 4.079      ;
; 15.872 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.053     ; 4.082      ;
; 15.889 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.054     ; 4.064      ;
; 15.898 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.069      ;
; 15.899 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.068      ;
; 15.901 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.070      ;
; 15.901 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.070      ;
; 15.901 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.070      ;
; 15.901 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.070      ;
; 15.906 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[1]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[27]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 4.064      ;
; 15.914 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.053      ;
; 15.915 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 4.052      ;
; 15.946 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.025      ;
; 15.946 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.025      ;
; 15.946 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.025      ;
; 15.946 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.036     ; 4.025      ;
; 15.976 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 3.985      ;
; 16.005 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 3.971      ;
; 16.011 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.034     ; 3.962      ;
; 16.011 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.034     ; 3.962      ;
; 16.011 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.034     ; 3.962      ;
; 16.011 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.034     ; 3.962      ;
; 16.011 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.034     ; 3.962      ;
; 16.011 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.034     ; 3.962      ;
; 16.011 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.034     ; 3.962      ;
; 16.014 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[18]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 3.951      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 2.678      ;
; 47.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 2.508      ;
; 47.882 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.406      ;
; 47.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.314      ;
; 47.992 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.303      ;
; 48.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 2.283      ;
; 48.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.227      ;
; 48.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.198      ;
; 48.105 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.183      ;
; 48.240 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 2.061      ;
; 48.358 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.931      ;
; 48.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.885      ;
; 48.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.779      ;
; 48.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.670      ;
; 48.859 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.436      ;
; 48.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 1.390      ;
; 48.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.299      ;
; 49.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 1.174      ;
; 49.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.064      ;
; 49.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 0.985      ;
; 49.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 0.961      ;
; 95.278 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.682      ;
; 95.370 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.589      ;
; 95.441 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.519      ;
; 95.473 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.486      ;
; 95.515 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.445      ;
; 95.523 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.436      ;
; 95.529 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.431      ;
; 95.531 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.428      ;
; 95.548 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.412      ;
; 95.601 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.365      ;
; 95.607 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.352      ;
; 95.618 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.341      ;
; 95.621 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.338      ;
; 95.625 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.343      ;
; 95.640 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.319      ;
; 95.652 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.307      ;
; 95.675 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.284      ;
; 95.676 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.292      ;
; 95.690 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.270      ;
; 95.710 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.249      ;
; 95.716 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.250      ;
; 95.718 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.241      ;
; 95.719 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.249      ;
; 95.727 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.232      ;
; 95.739 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.227      ;
; 95.744 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.224      ;
; 95.759 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.201      ;
; 95.760 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.199      ;
; 95.764 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.202      ;
; 95.774 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.185      ;
; 95.784 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.175      ;
; 95.788 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.180      ;
; 95.813 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.153      ;
; 95.815 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.144      ;
; 95.822 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.137      ;
; 95.838 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.128      ;
; 95.839 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.129      ;
; 95.846 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.126      ;
; 95.847 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.125      ;
; 95.847 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.125      ;
; 95.848 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.124      ;
; 95.849 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 4.123      ;
; 95.852 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.114      ;
; 95.853 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.107      ;
; 95.862 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.106      ;
; 95.871 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.095      ;
; 95.874 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.094      ;
; 95.876 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.092      ;
; 95.879 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.091      ;
; 95.879 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.087      ;
; 95.880 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.086      ;
; 95.882 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.086      ;
; 95.885 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.081      ;
; 95.889 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.070      ;
; 95.895 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.073      ;
; 95.902 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.064      ;
; 95.903 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.056      ;
; 95.907 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.061      ;
; 95.913 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.055      ;
; 95.922 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.037      ;
; 95.922 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.038      ;
; 95.927 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.033      ;
; 95.927 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.041      ;
; 95.933 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.038      ;
; 95.934 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.037      ;
; 95.934 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.037      ;
; 95.935 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.036      ;
; 95.936 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.035      ;
; 95.941 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.019      ;
; 95.946 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.022      ;
; 95.953 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.013      ;
; 95.956 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.012      ;
; 95.960 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.000      ;
; 95.966 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.003      ;
; 95.967 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.999      ;
; 95.970 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.998      ;
; 95.976 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.990      ;
; 95.976 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.990      ;
; 95.981 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.987      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[1]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[13]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[13]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[22]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[22]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[26]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[11]                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[3]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[11]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[11]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[27]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[15]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[30]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                       ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6]                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[29]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[22]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|wait_latency_counter[0]                                                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[8]                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[18]                                                                                                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[10]                                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[5]                                                                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[5]                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[20]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[20]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[28]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[28]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[12]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[12]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[19]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[19]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[7]                                                                                                                                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[7]                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[31]                                                                                                                                                                                                                                     ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[31]                                                                                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[31]                                                                                                                                                                                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[31]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.036      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                                          ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                                               ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                                ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                        ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                    ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                  ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[15]                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                                                 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.763 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 2.201      ;
; 17.763 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 2.201      ;
; 17.763 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 2.201      ;
; 17.778 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.192      ;
; 17.778 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.192      ;
; 17.778 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.192      ;
; 17.778 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.192      ;
; 17.778 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.192      ;
; 17.778 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.192      ;
; 17.778 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.192      ;
; 17.779 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[11]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 2.178      ;
; 17.779 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[19]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.050     ; 2.178      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.047     ; 2.180      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[15]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.049     ; 2.178      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[6]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 2.179      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[22]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.048     ; 2.179      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.049     ; 2.178      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.049     ; 2.178      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.047     ; 2.180      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.047     ; 2.180      ;
; 17.780 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[16]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.047     ; 2.180      ;
; 17.782 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.188      ;
; 17.782 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.188      ;
; 17.782 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[14]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 2.188      ;
; 17.783 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 2.184      ;
; 17.783 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[13]                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.040     ; 2.184      ;
; 17.945 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.128      ; 2.158      ;
; 17.945 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.128      ; 2.158      ;
; 17.945 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.128      ; 2.158      ;
; 17.945 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.128      ; 2.158      ;
; 17.945 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.128      ; 2.158      ;
; 17.945 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.128      ; 2.158      ;
; 17.945 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.128      ; 2.158      ;
; 17.945 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; 0.128      ; 2.158      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 1.976      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 1.976      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 1.976      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 1.976      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 1.976      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 1.976      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 1.976      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.031     ; 1.976      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 1.970      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 1.970      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 1.970      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 1.968      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 1.968      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 1.968      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 1.968      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 1.968      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 1.968      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.039     ; 1.968      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 1.970      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.037     ; 1.970      ;
; 18.000 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.038     ; 1.969      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 1.962      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 1.962      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 1.962      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.960      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 1.964      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 1.964      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 1.964      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                  ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.042     ; 1.964      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.960      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.960      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.960      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.960      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 1.962      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 1.962      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 1.962      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.044     ; 1.962      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.960      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.046     ; 1.960      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.963      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.963      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.963      ;
; 18.001 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5] ; FPGA_CLK     ; FPGA_CLK    ; 20.000       ; -0.043     ; 1.963      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.897 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.091      ;
; 97.897 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.091      ;
; 97.897 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.091      ;
; 97.897 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.091      ;
; 97.897 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.091      ;
; 97.897 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.091      ;
; 97.897 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.091      ;
; 97.897 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.091      ;
; 98.066 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.918      ;
; 98.066 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.918      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.393      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.393      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.393      ;
; 98.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.396      ;
; 98.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.258      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.758 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.212      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.097      ;
; 98.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.079      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 98.986 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.984      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.932      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.932      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.932      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.932      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.932      ;
; 99.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 0.932      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
; 99.241 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.730      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.623      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.821      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.821      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.821      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.821      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.821      ;
; 0.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.821      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.721 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.840      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.944      ;
; 0.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.948      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.909 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.028      ;
; 0.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.100      ;
; 1.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.165      ;
; 1.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.214      ;
; 1.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.214      ;
; 1.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.214      ;
; 1.510 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.643      ;
; 1.510 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.643      ;
; 1.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
; 1.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
; 1.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
; 1.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
; 1.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
; 1.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
; 1.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
; 1.651 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.560 ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; jtag_debug_sys:inst72|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.035      ; 0.679      ;
; 1.342 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[8]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.044      ; 1.470      ;
; 1.346 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[4]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.025      ; 1.455      ;
; 1.346 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[4]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.025      ; 1.455      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[1]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[2]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[2]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[6]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[6]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[2]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[6]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[2]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[1]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[1]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[2]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[30]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.347 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.020      ; 1.451      ;
; 1.348 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[0]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.034      ; 1.466      ;
; 1.348 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|wait_latency_counter[1]                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.034      ; 1.466      ;
; 1.348 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                                                                                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.034      ; 1.466      ;
; 1.348 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[4]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.462      ;
; 1.348 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[16]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.030      ; 1.462      ;
; 1.348 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[18]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 1.472      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[24]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.017      ; 1.450      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[9]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[1]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[10]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.040      ; 1.473      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[29]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.022      ; 1.455      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[21]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.022      ; 1.455      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[13]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[23]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[22]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[9]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[29]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.022      ; 1.455      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[21]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.022      ; 1.455      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[13]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[22]                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[22]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[22]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[23]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[13]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[13]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[21]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.022      ; 1.455      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[21]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.022      ; 1.455      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[29]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.022      ; 1.455      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[29]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.022      ; 1.455      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[18]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.017      ; 1.450      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[9]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.349 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[9]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.026      ; 1.459      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|read_latency_shift_reg[0]                                                                   ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|pending_response_count[0]                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|has_pending_responses                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[0]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|wait_latency_counter[1]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|read_latency_shift_reg[0]                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[0]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 1.473      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_reg_select:pio_reg_select|data_out[2]                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.037      ; 1.473      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[0]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[5]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[5]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[4]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[3]                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[3]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|av_readdata_pre[15]                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|av_readdata_pre[23]                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[0]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[4]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[3]                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[3]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_reg_bus|readdata[15]                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[0]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[0][105]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_clock_s1_agent_rsp_fifo|mem[1][105]                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[0][105]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_select_s1_agent_rsp_fifo|mem[1][105]                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.027      ; 1.463      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_clock_s1_translator|av_readdata_pre[0]                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[0]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[5]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_select_s1_translator|av_readdata_pre[4]                                                                     ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[3]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.021      ; 1.457      ;
; 1.352 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_pio_pc:pio_pc|readdata[6]                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.455      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[0]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pc_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|read_latency_shift_reg[0]                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pc_s1_translator|wait_latency_counter[1]                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[3]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[2]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_channel[1]                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reg_bus_s1_translator|read_latency_shift_reg[0]                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
; 1.353 ; jtag_debug_sys:inst72|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                             ; jtag_debug_sys:inst72|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reg_bus_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.019      ; 1.456      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 19
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
Worst Case Available Settling Time: 18.841 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.972  ; 0.186 ; 15.278   ; 0.503   ; 9.328               ;
;  FPGA_CLK            ; 8.972  ; 0.186 ; 15.278   ; 0.560   ; 9.328               ;
;  altera_reserved_tck ; 44.177 ; 0.186 ; 95.470   ; 0.503   ; 49.405              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5841       ; 0        ; 44       ; 0        ;
; FPGA_CLK            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; FPGA_CLK            ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; FPGA_CLK            ; 8082       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5841       ; 0        ; 44       ; 0        ;
; FPGA_CLK            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; FPGA_CLK            ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; FPGA_CLK            ; 8082       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 65         ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; FPGA_CLK            ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; FPGA_CLK            ; 355        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 65         ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; FPGA_CLK            ; false path ; 0        ; 0        ; 0        ;
; FPGA_CLK            ; FPGA_CLK            ; 355        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 77    ; 77   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+---------------------+------+---------------+
; Target                                                                                        ; Clock               ; Type ; Status        ;
+-----------------------------------------------------------------------------------------------+---------------------+------+---------------+
; FPGA_CLK                                                                                      ; FPGA_CLK            ; Base ; Constrained   ;
; altera_reserved_tck                                                                           ; altera_reserved_tck ; Base ; Constrained   ;
; jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out                             ;                     ; Base ; Unconstrained ;
; pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0] ;                     ; Base ; Unconstrained ;
+-----------------------------------------------------------------------------------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RESET               ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RESET               ; Partially constrained                                                                ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Wed Sep  4 17:52:24 2024
Info: Command: quartus_sta forest-risc-v -c forest-risc-v
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'output_files/forest-risc-v.sdc'
Warning (332060): Node: jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[1] is being clocked by jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out
Warning (332060): Node: pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register p_counter:inst|lpm_counter:LPM_COUNTER_component|cntr_s8j:auto_generated|counter_reg_bit[14] is being clocked by pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst69|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.972               0.000 FPGA_CLK 
    Info (332119):    44.177               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 FPGA_CLK 
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.278               0.000 FPGA_CLK 
    Info (332119):    95.470               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.187               0.000 altera_reserved_tck 
    Info (332119):     1.362               0.000 FPGA_CLK 
Info (332146): Worst-case minimum pulse width slack is 9.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.660               0.000 FPGA_CLK 
    Info (332119):    49.525               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 19
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
    Info (332114): Worst Case Available Settling Time: 17.571 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[1] is being clocked by jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out
Warning (332060): Node: pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register p_counter:inst|lpm_counter:LPM_COUNTER_component|cntr_s8j:auto_generated|counter_reg_bit[14] is being clocked by pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst69|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.419
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.419               0.000 FPGA_CLK 
    Info (332119):    44.670               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 altera_reserved_tck 
    Info (332119):     0.401               0.000 FPGA_CLK 
Info (332146): Worst-case recovery slack is 15.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.616               0.000 FPGA_CLK 
    Info (332119):    95.677               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.094               0.000 altera_reserved_tck 
    Info (332119):     1.223               0.000 FPGA_CLK 
Info (332146): Worst-case minimum pulse width slack is 9.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.666               0.000 FPGA_CLK 
    Info (332119):    49.405               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 19
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
    Info (332114): Worst Case Available Settling Time: 17.650 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[1] is being clocked by jtag_debug_sys:inst72|jtag_debug_sys_pio_clock:pio_clock|data_out
Warning (332060): Node: pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register p_counter:inst|lpm_counter:LPM_COUNTER_component|cntr_s8j:auto_generated|counter_reg_bit[14] is being clocked by pp_counter:inst7|lpm_counter:LPM_COUNTER_component|cntr_s7i:auto_generated|counter_reg_bit[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst69|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From FPGA_CLK (Rise) to FPGA_CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 14.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.946               0.000 FPGA_CLK 
    Info (332119):    47.605               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 FPGA_CLK 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.763
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.763               0.000 FPGA_CLK 
    Info (332119):    97.897               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 altera_reserved_tck 
    Info (332119):     0.560               0.000 FPGA_CLK 
Info (332146): Worst-case minimum pulse width slack is 9.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.328               0.000 FPGA_CLK 
    Info (332119):    49.466               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 19 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 19
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.579
    Info (332114): Worst Case Available Settling Time: 18.841 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 508 megabytes
    Info: Processing ended: Wed Sep  4 17:52:27 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


