// Seed: 3539774549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout uwire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  assign #(-1) id_4 = 1;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri0 id_6,
    output logic id_7,
    input tri1 id_8,
    input tri id_9,
    output supply1 id_10,
    input tri id_11,
    output uwire id_12,
    input uwire id_13,
    input wor id_14,
    output tri1 id_15,
    input uwire id_16,
    input supply1 id_17,
    input tri0 id_18
);
  parameter id_20 = 1;
  always id_7 <= #1 -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
