library IEEE; 
use IEEE.STD_LOGIC_1164.all;
entity mux2_1 is --- two input mux
	generic(width:integer);
	port(d0,d1: in std_logic_vector(width-1 downto 0);
		s: in std_logic;
		y: out std_logic_vector(width-1 downto 0));
end mux2_1;
architecture behave of mux2_1 is
begin
process(s)
	begin
	if (s='0') then y<=d0;
	else y<=d1;
	end if;
	end process;
end;
