sch2hdl,-intstyle,ise,-family,kintex7,-verilog,E:/SOPHOMORE_AW/Digital Logic Design/lab/lab8&9/MyAlu/AddSub1b.vf,-w,E:/SOPHOMORE_AW/Digital Logic Design/lab/lab8&9/MyAlu/AddSub1b.sch
sch2hdl,-intstyle,ise,-family,kintex7,-verilog,E:/SOPHOMORE_AW/Digital Logic Design/lab/lab8&9/MyAlu/AddSub4b.vf,-w,E:/SOPHOMORE_AW/Digital Logic Design/lab/lab8&9/MyAlu/AddSub4b.sch
sch2hdl,-intstyle,ise,-family,kintex7,-verilog,E:/SOPHOMORE_AW/Digital Logic Design/lab/lab8&9/MyAlu/myALU.vf,-w,E:/SOPHOMORE_AW/Digital Logic Design/lab/lab8&9/MyAlu/myALU.sch
sch2hdl,-intstyle,ise,-family,kintex7,-verilog,E:/SOPHOMORE_AW/Digital Logic Design/lab/lab8&9/MyAlu/AddSub4b.vf,-w,E:/SOPHOMORE_AW/Digital Logic Design/lab/lab8&9/MyAlu/AddSub4b.sch
