# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lecture04_Part2.srcs/sources_1/new/hex_to_seg_if.vhd" \

# Do not sort compile order
nosort
