// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module design_1_kernel3_0_0 (
    input wire          ap_clk,
    input wire          ap_rst_n,
    output wire         interrupt,
    output wire [ 63:0] m_axi_gmem_A_ARADDR,
    output wire [  1:0] m_axi_gmem_A_ARBURST,
    output wire [  3:0] m_axi_gmem_A_ARCACHE,
    output wire [  0:0] m_axi_gmem_A_ARID,
    output wire [  7:0] m_axi_gmem_A_ARLEN,
    output wire [  1:0] m_axi_gmem_A_ARLOCK,
    output wire [  2:0] m_axi_gmem_A_ARPROT,
    output wire [  3:0] m_axi_gmem_A_ARQOS,
    input wire          m_axi_gmem_A_ARREADY,
    output wire [  3:0] m_axi_gmem_A_ARREGION,
    output wire [  2:0] m_axi_gmem_A_ARSIZE,
    output wire [  0:0] m_axi_gmem_A_ARUSER,
    output wire         m_axi_gmem_A_ARVALID,
    output wire [ 63:0] m_axi_gmem_A_AWADDR,
    output wire [  1:0] m_axi_gmem_A_AWBURST,
    output wire [  3:0] m_axi_gmem_A_AWCACHE,
    output wire [  0:0] m_axi_gmem_A_AWID,
    output wire [  7:0] m_axi_gmem_A_AWLEN,
    output wire [  1:0] m_axi_gmem_A_AWLOCK,
    output wire [  2:0] m_axi_gmem_A_AWPROT,
    output wire [  3:0] m_axi_gmem_A_AWQOS,
    input wire          m_axi_gmem_A_AWREADY,
    output wire [  3:0] m_axi_gmem_A_AWREGION,
    output wire [  2:0] m_axi_gmem_A_AWSIZE,
    output wire [  0:0] m_axi_gmem_A_AWUSER,
    output wire         m_axi_gmem_A_AWVALID,
    input wire  [  0:0] m_axi_gmem_A_BID,
    output wire         m_axi_gmem_A_BREADY,
    input wire  [  1:0] m_axi_gmem_A_BRESP,
    input wire  [  0:0] m_axi_gmem_A_BUSER,
    input wire          m_axi_gmem_A_BVALID,
    input wire  [511:0] m_axi_gmem_A_RDATA,
    input wire  [  0:0] m_axi_gmem_A_RID,
    input wire          m_axi_gmem_A_RLAST,
    output wire         m_axi_gmem_A_RREADY,
    input wire  [  1:0] m_axi_gmem_A_RRESP,
    input wire  [  0:0] m_axi_gmem_A_RUSER,
    input wire          m_axi_gmem_A_RVALID,
    output wire [511:0] m_axi_gmem_A_WDATA,
    output wire [  0:0] m_axi_gmem_A_WID,
    output wire         m_axi_gmem_A_WLAST,
    input wire          m_axi_gmem_A_WREADY,
    output wire [ 63:0] m_axi_gmem_A_WSTRB,
    output wire [  0:0] m_axi_gmem_A_WUSER,
    output wire         m_axi_gmem_A_WVALID,
    output wire [ 63:0] m_axi_gmem_B_ARADDR,
    output wire [  1:0] m_axi_gmem_B_ARBURST,
    output wire [  3:0] m_axi_gmem_B_ARCACHE,
    output wire [  0:0] m_axi_gmem_B_ARID,
    output wire [  7:0] m_axi_gmem_B_ARLEN,
    output wire [  1:0] m_axi_gmem_B_ARLOCK,
    output wire [  2:0] m_axi_gmem_B_ARPROT,
    output wire [  3:0] m_axi_gmem_B_ARQOS,
    input wire          m_axi_gmem_B_ARREADY,
    output wire [  3:0] m_axi_gmem_B_ARREGION,
    output wire [  2:0] m_axi_gmem_B_ARSIZE,
    output wire [  0:0] m_axi_gmem_B_ARUSER,
    output wire         m_axi_gmem_B_ARVALID,
    output wire [ 63:0] m_axi_gmem_B_AWADDR,
    output wire [  1:0] m_axi_gmem_B_AWBURST,
    output wire [  3:0] m_axi_gmem_B_AWCACHE,
    output wire [  0:0] m_axi_gmem_B_AWID,
    output wire [  7:0] m_axi_gmem_B_AWLEN,
    output wire [  1:0] m_axi_gmem_B_AWLOCK,
    output wire [  2:0] m_axi_gmem_B_AWPROT,
    output wire [  3:0] m_axi_gmem_B_AWQOS,
    input wire          m_axi_gmem_B_AWREADY,
    output wire [  3:0] m_axi_gmem_B_AWREGION,
    output wire [  2:0] m_axi_gmem_B_AWSIZE,
    output wire [  0:0] m_axi_gmem_B_AWUSER,
    output wire         m_axi_gmem_B_AWVALID,
    input wire  [  0:0] m_axi_gmem_B_BID,
    output wire         m_axi_gmem_B_BREADY,
    input wire  [  1:0] m_axi_gmem_B_BRESP,
    input wire  [  0:0] m_axi_gmem_B_BUSER,
    input wire          m_axi_gmem_B_BVALID,
    input wire  [511:0] m_axi_gmem_B_RDATA,
    input wire  [  0:0] m_axi_gmem_B_RID,
    input wire          m_axi_gmem_B_RLAST,
    output wire         m_axi_gmem_B_RREADY,
    input wire  [  1:0] m_axi_gmem_B_RRESP,
    input wire  [  0:0] m_axi_gmem_B_RUSER,
    input wire          m_axi_gmem_B_RVALID,
    output wire [511:0] m_axi_gmem_B_WDATA,
    output wire [  0:0] m_axi_gmem_B_WID,
    output wire         m_axi_gmem_B_WLAST,
    input wire          m_axi_gmem_B_WREADY,
    output wire [ 63:0] m_axi_gmem_B_WSTRB,
    output wire [  0:0] m_axi_gmem_B_WUSER,
    output wire         m_axi_gmem_B_WVALID,
    output wire [ 63:0] m_axi_gmem_C_ARADDR,
    output wire [  1:0] m_axi_gmem_C_ARBURST,
    output wire [  3:0] m_axi_gmem_C_ARCACHE,
    output wire [  0:0] m_axi_gmem_C_ARID,
    output wire [  7:0] m_axi_gmem_C_ARLEN,
    output wire [  1:0] m_axi_gmem_C_ARLOCK,
    output wire [  2:0] m_axi_gmem_C_ARPROT,
    output wire [  3:0] m_axi_gmem_C_ARQOS,
    input wire          m_axi_gmem_C_ARREADY,
    output wire [  3:0] m_axi_gmem_C_ARREGION,
    output wire [  2:0] m_axi_gmem_C_ARSIZE,
    output wire [  0:0] m_axi_gmem_C_ARUSER,
    output wire         m_axi_gmem_C_ARVALID,
    output wire [ 63:0] m_axi_gmem_C_AWADDR,
    output wire [  1:0] m_axi_gmem_C_AWBURST,
    output wire [  3:0] m_axi_gmem_C_AWCACHE,
    output wire [  0:0] m_axi_gmem_C_AWID,
    output wire [  7:0] m_axi_gmem_C_AWLEN,
    output wire [  1:0] m_axi_gmem_C_AWLOCK,
    output wire [  2:0] m_axi_gmem_C_AWPROT,
    output wire [  3:0] m_axi_gmem_C_AWQOS,
    input wire          m_axi_gmem_C_AWREADY,
    output wire [  3:0] m_axi_gmem_C_AWREGION,
    output wire [  2:0] m_axi_gmem_C_AWSIZE,
    output wire [  0:0] m_axi_gmem_C_AWUSER,
    output wire         m_axi_gmem_C_AWVALID,
    input wire  [  0:0] m_axi_gmem_C_BID,
    output wire         m_axi_gmem_C_BREADY,
    input wire  [  1:0] m_axi_gmem_C_BRESP,
    input wire  [  0:0] m_axi_gmem_C_BUSER,
    input wire          m_axi_gmem_C_BVALID,
    input wire  [511:0] m_axi_gmem_C_RDATA,
    input wire  [  0:0] m_axi_gmem_C_RID,
    input wire          m_axi_gmem_C_RLAST,
    output wire         m_axi_gmem_C_RREADY,
    input wire  [  1:0] m_axi_gmem_C_RRESP,
    input wire  [  0:0] m_axi_gmem_C_RUSER,
    input wire          m_axi_gmem_C_RVALID,
    output wire [511:0] m_axi_gmem_C_WDATA,
    output wire [  0:0] m_axi_gmem_C_WID,
    output wire         m_axi_gmem_C_WLAST,
    input wire          m_axi_gmem_C_WREADY,
    output wire [ 63:0] m_axi_gmem_C_WSTRB,
    output wire [  0:0] m_axi_gmem_C_WUSER,
    output wire         m_axi_gmem_C_WVALID,
    input wire  [  5:0] s_axi_control_ARADDR,
    output wire         s_axi_control_ARREADY,
    input wire          s_axi_control_ARVALID,
    input wire  [  5:0] s_axi_control_AWADDR,
    output wire         s_axi_control_AWREADY,
    input wire          s_axi_control_AWVALID,
    input wire          s_axi_control_BREADY,
    output wire [  1:0] s_axi_control_BRESP,
    output wire         s_axi_control_BVALID,
    output wire [ 31:0] s_axi_control_RDATA,
    input wire          s_axi_control_RREADY,
    output wire [  1:0] s_axi_control_RRESP,
    output wire         s_axi_control_RVALID,
    input wire  [ 31:0] s_axi_control_WDATA,
    output wire         s_axi_control_WREADY,
    input wire  [  3:0] s_axi_control_WSTRB,
    input wire          s_axi_control_WVALID
);

wire         inst_ap_clk;
wire         inst_ap_rst_n;
wire         inst_interrupt;
wire [ 63:0] inst_m_axi_gmem_A_ARADDR;
wire [  1:0] inst_m_axi_gmem_A_ARBURST;
wire [  3:0] inst_m_axi_gmem_A_ARCACHE;
wire [  0:0] inst_m_axi_gmem_A_ARID;
wire [  7:0] inst_m_axi_gmem_A_ARLEN;
wire [  1:0] inst_m_axi_gmem_A_ARLOCK;
wire [  2:0] inst_m_axi_gmem_A_ARPROT;
wire [  3:0] inst_m_axi_gmem_A_ARQOS;
wire         inst_m_axi_gmem_A_ARREADY;
wire [  3:0] inst_m_axi_gmem_A_ARREGION;
wire [  2:0] inst_m_axi_gmem_A_ARSIZE;
wire [  0:0] inst_m_axi_gmem_A_ARUSER;
wire         inst_m_axi_gmem_A_ARVALID;
wire [ 63:0] inst_m_axi_gmem_A_AWADDR;
wire [  1:0] inst_m_axi_gmem_A_AWBURST;
wire [  3:0] inst_m_axi_gmem_A_AWCACHE;
wire [  0:0] inst_m_axi_gmem_A_AWID;
wire [  7:0] inst_m_axi_gmem_A_AWLEN;
wire [  1:0] inst_m_axi_gmem_A_AWLOCK;
wire [  2:0] inst_m_axi_gmem_A_AWPROT;
wire [  3:0] inst_m_axi_gmem_A_AWQOS;
wire         inst_m_axi_gmem_A_AWREADY;
wire [  3:0] inst_m_axi_gmem_A_AWREGION;
wire [  2:0] inst_m_axi_gmem_A_AWSIZE;
wire [  0:0] inst_m_axi_gmem_A_AWUSER;
wire         inst_m_axi_gmem_A_AWVALID;
wire [  0:0] inst_m_axi_gmem_A_BID;
wire         inst_m_axi_gmem_A_BREADY;
wire [  1:0] inst_m_axi_gmem_A_BRESP;
wire [  0:0] inst_m_axi_gmem_A_BUSER;
wire         inst_m_axi_gmem_A_BVALID;
wire [511:0] inst_m_axi_gmem_A_RDATA;
wire [  0:0] inst_m_axi_gmem_A_RID;
wire         inst_m_axi_gmem_A_RLAST;
wire         inst_m_axi_gmem_A_RREADY;
wire [  1:0] inst_m_axi_gmem_A_RRESP;
wire [  0:0] inst_m_axi_gmem_A_RUSER;
wire         inst_m_axi_gmem_A_RVALID;
wire [511:0] inst_m_axi_gmem_A_WDATA;
wire [  0:0] inst_m_axi_gmem_A_WID;
wire         inst_m_axi_gmem_A_WLAST;
wire         inst_m_axi_gmem_A_WREADY;
wire [ 63:0] inst_m_axi_gmem_A_WSTRB;
wire [  0:0] inst_m_axi_gmem_A_WUSER;
wire         inst_m_axi_gmem_A_WVALID;
wire [ 63:0] inst_m_axi_gmem_B_ARADDR;
wire [  1:0] inst_m_axi_gmem_B_ARBURST;
wire [  3:0] inst_m_axi_gmem_B_ARCACHE;
wire [  0:0] inst_m_axi_gmem_B_ARID;
wire [  7:0] inst_m_axi_gmem_B_ARLEN;
wire [  1:0] inst_m_axi_gmem_B_ARLOCK;
wire [  2:0] inst_m_axi_gmem_B_ARPROT;
wire [  3:0] inst_m_axi_gmem_B_ARQOS;
wire         inst_m_axi_gmem_B_ARREADY;
wire [  3:0] inst_m_axi_gmem_B_ARREGION;
wire [  2:0] inst_m_axi_gmem_B_ARSIZE;
wire [  0:0] inst_m_axi_gmem_B_ARUSER;
wire         inst_m_axi_gmem_B_ARVALID;
wire [ 63:0] inst_m_axi_gmem_B_AWADDR;
wire [  1:0] inst_m_axi_gmem_B_AWBURST;
wire [  3:0] inst_m_axi_gmem_B_AWCACHE;
wire [  0:0] inst_m_axi_gmem_B_AWID;
wire [  7:0] inst_m_axi_gmem_B_AWLEN;
wire [  1:0] inst_m_axi_gmem_B_AWLOCK;
wire [  2:0] inst_m_axi_gmem_B_AWPROT;
wire [  3:0] inst_m_axi_gmem_B_AWQOS;
wire         inst_m_axi_gmem_B_AWREADY;
wire [  3:0] inst_m_axi_gmem_B_AWREGION;
wire [  2:0] inst_m_axi_gmem_B_AWSIZE;
wire [  0:0] inst_m_axi_gmem_B_AWUSER;
wire         inst_m_axi_gmem_B_AWVALID;
wire [  0:0] inst_m_axi_gmem_B_BID;
wire         inst_m_axi_gmem_B_BREADY;
wire [  1:0] inst_m_axi_gmem_B_BRESP;
wire [  0:0] inst_m_axi_gmem_B_BUSER;
wire         inst_m_axi_gmem_B_BVALID;
wire [511:0] inst_m_axi_gmem_B_RDATA;
wire [  0:0] inst_m_axi_gmem_B_RID;
wire         inst_m_axi_gmem_B_RLAST;
wire         inst_m_axi_gmem_B_RREADY;
wire [  1:0] inst_m_axi_gmem_B_RRESP;
wire [  0:0] inst_m_axi_gmem_B_RUSER;
wire         inst_m_axi_gmem_B_RVALID;
wire [511:0] inst_m_axi_gmem_B_WDATA;
wire [  0:0] inst_m_axi_gmem_B_WID;
wire         inst_m_axi_gmem_B_WLAST;
wire         inst_m_axi_gmem_B_WREADY;
wire [ 63:0] inst_m_axi_gmem_B_WSTRB;
wire [  0:0] inst_m_axi_gmem_B_WUSER;
wire         inst_m_axi_gmem_B_WVALID;
wire [ 63:0] inst_m_axi_gmem_C_ARADDR;
wire [  1:0] inst_m_axi_gmem_C_ARBURST;
wire [  3:0] inst_m_axi_gmem_C_ARCACHE;
wire [  0:0] inst_m_axi_gmem_C_ARID;
wire [  7:0] inst_m_axi_gmem_C_ARLEN;
wire [  1:0] inst_m_axi_gmem_C_ARLOCK;
wire [  2:0] inst_m_axi_gmem_C_ARPROT;
wire [  3:0] inst_m_axi_gmem_C_ARQOS;
wire         inst_m_axi_gmem_C_ARREADY;
wire [  3:0] inst_m_axi_gmem_C_ARREGION;
wire [  2:0] inst_m_axi_gmem_C_ARSIZE;
wire [  0:0] inst_m_axi_gmem_C_ARUSER;
wire         inst_m_axi_gmem_C_ARVALID;
wire [ 63:0] inst_m_axi_gmem_C_AWADDR;
wire [  1:0] inst_m_axi_gmem_C_AWBURST;
wire [  3:0] inst_m_axi_gmem_C_AWCACHE;
wire [  0:0] inst_m_axi_gmem_C_AWID;
wire [  7:0] inst_m_axi_gmem_C_AWLEN;
wire [  1:0] inst_m_axi_gmem_C_AWLOCK;
wire [  2:0] inst_m_axi_gmem_C_AWPROT;
wire [  3:0] inst_m_axi_gmem_C_AWQOS;
wire         inst_m_axi_gmem_C_AWREADY;
wire [  3:0] inst_m_axi_gmem_C_AWREGION;
wire [  2:0] inst_m_axi_gmem_C_AWSIZE;
wire [  0:0] inst_m_axi_gmem_C_AWUSER;
wire         inst_m_axi_gmem_C_AWVALID;
wire [  0:0] inst_m_axi_gmem_C_BID;
wire         inst_m_axi_gmem_C_BREADY;
wire [  1:0] inst_m_axi_gmem_C_BRESP;
wire [  0:0] inst_m_axi_gmem_C_BUSER;
wire         inst_m_axi_gmem_C_BVALID;
wire [511:0] inst_m_axi_gmem_C_RDATA;
wire [  0:0] inst_m_axi_gmem_C_RID;
wire         inst_m_axi_gmem_C_RLAST;
wire         inst_m_axi_gmem_C_RREADY;
wire [  1:0] inst_m_axi_gmem_C_RRESP;
wire [  0:0] inst_m_axi_gmem_C_RUSER;
wire         inst_m_axi_gmem_C_RVALID;
wire [511:0] inst_m_axi_gmem_C_WDATA;
wire [  0:0] inst_m_axi_gmem_C_WID;
wire         inst_m_axi_gmem_C_WLAST;
wire         inst_m_axi_gmem_C_WREADY;
wire [ 63:0] inst_m_axi_gmem_C_WSTRB;
wire [  0:0] inst_m_axi_gmem_C_WUSER;
wire         inst_m_axi_gmem_C_WVALID;
wire [  5:0] inst_s_axi_control_ARADDR;
wire         inst_s_axi_control_ARREADY;
wire         inst_s_axi_control_ARVALID;
wire [  5:0] inst_s_axi_control_AWADDR;
wire         inst_s_axi_control_AWREADY;
wire         inst_s_axi_control_AWVALID;
wire         inst_s_axi_control_BREADY;
wire [  1:0] inst_s_axi_control_BRESP;
wire         inst_s_axi_control_BVALID;
wire [ 31:0] inst_s_axi_control_RDATA;
wire         inst_s_axi_control_RREADY;
wire [  1:0] inst_s_axi_control_RRESP;
wire         inst_s_axi_control_RVALID;
wire [ 31:0] inst_s_axi_control_WDATA;
wire         inst_s_axi_control_WREADY;
wire [  3:0] inst_s_axi_control_WSTRB;
wire         inst_s_axi_control_WVALID;


kernel3 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst (
    .ap_clk                (ap_clk),
    .ap_rst_n              (ap_rst_n),
    .interrupt             (interrupt),
    .m_axi_gmem_A_ARADDR   (m_axi_gmem_A_ARADDR),
    .m_axi_gmem_A_ARBURST  (m_axi_gmem_A_ARBURST),
    .m_axi_gmem_A_ARCACHE  (m_axi_gmem_A_ARCACHE),
    .m_axi_gmem_A_ARID     (m_axi_gmem_A_ARID),
    .m_axi_gmem_A_ARLEN    (m_axi_gmem_A_ARLEN),
    .m_axi_gmem_A_ARLOCK   (m_axi_gmem_A_ARLOCK),
    .m_axi_gmem_A_ARPROT   (m_axi_gmem_A_ARPROT),
    .m_axi_gmem_A_ARQOS    (m_axi_gmem_A_ARQOS),
    .m_axi_gmem_A_ARREADY  (m_axi_gmem_A_ARREADY),
    .m_axi_gmem_A_ARREGION (m_axi_gmem_A_ARREGION),
    .m_axi_gmem_A_ARSIZE   (m_axi_gmem_A_ARSIZE),
    .m_axi_gmem_A_ARUSER   (m_axi_gmem_A_ARUSER),
    .m_axi_gmem_A_ARVALID  (m_axi_gmem_A_ARVALID),
    .m_axi_gmem_A_AWADDR   (m_axi_gmem_A_AWADDR),
    .m_axi_gmem_A_AWBURST  (m_axi_gmem_A_AWBURST),
    .m_axi_gmem_A_AWCACHE  (m_axi_gmem_A_AWCACHE),
    .m_axi_gmem_A_AWID     (m_axi_gmem_A_AWID),
    .m_axi_gmem_A_AWLEN    (m_axi_gmem_A_AWLEN),
    .m_axi_gmem_A_AWLOCK   (m_axi_gmem_A_AWLOCK),
    .m_axi_gmem_A_AWPROT   (m_axi_gmem_A_AWPROT),
    .m_axi_gmem_A_AWQOS    (m_axi_gmem_A_AWQOS),
    .m_axi_gmem_A_AWREADY  (m_axi_gmem_A_AWREADY),
    .m_axi_gmem_A_AWREGION (m_axi_gmem_A_AWREGION),
    .m_axi_gmem_A_AWSIZE   (m_axi_gmem_A_AWSIZE),
    .m_axi_gmem_A_AWUSER   (m_axi_gmem_A_AWUSER),
    .m_axi_gmem_A_AWVALID  (m_axi_gmem_A_AWVALID),
    .m_axi_gmem_A_BID      (m_axi_gmem_A_BID),
    .m_axi_gmem_A_BREADY   (m_axi_gmem_A_BREADY),
    .m_axi_gmem_A_BRESP    (m_axi_gmem_A_BRESP),
    .m_axi_gmem_A_BUSER    (m_axi_gmem_A_BUSER),
    .m_axi_gmem_A_BVALID   (m_axi_gmem_A_BVALID),
    .m_axi_gmem_A_RDATA    (m_axi_gmem_A_RDATA),
    .m_axi_gmem_A_RID      (m_axi_gmem_A_RID),
    .m_axi_gmem_A_RLAST    (m_axi_gmem_A_RLAST),
    .m_axi_gmem_A_RREADY   (m_axi_gmem_A_RREADY),
    .m_axi_gmem_A_RRESP    (m_axi_gmem_A_RRESP),
    .m_axi_gmem_A_RUSER    (m_axi_gmem_A_RUSER),
    .m_axi_gmem_A_RVALID   (m_axi_gmem_A_RVALID),
    .m_axi_gmem_A_WDATA    (m_axi_gmem_A_WDATA),
    .m_axi_gmem_A_WID      (m_axi_gmem_A_WID),
    .m_axi_gmem_A_WLAST    (m_axi_gmem_A_WLAST),
    .m_axi_gmem_A_WREADY   (m_axi_gmem_A_WREADY),
    .m_axi_gmem_A_WSTRB    (m_axi_gmem_A_WSTRB),
    .m_axi_gmem_A_WUSER    (m_axi_gmem_A_WUSER),
    .m_axi_gmem_A_WVALID   (m_axi_gmem_A_WVALID),
    .m_axi_gmem_B_ARADDR   (m_axi_gmem_B_ARADDR),
    .m_axi_gmem_B_ARBURST  (m_axi_gmem_B_ARBURST),
    .m_axi_gmem_B_ARCACHE  (m_axi_gmem_B_ARCACHE),
    .m_axi_gmem_B_ARID     (m_axi_gmem_B_ARID),
    .m_axi_gmem_B_ARLEN    (m_axi_gmem_B_ARLEN),
    .m_axi_gmem_B_ARLOCK   (m_axi_gmem_B_ARLOCK),
    .m_axi_gmem_B_ARPROT   (m_axi_gmem_B_ARPROT),
    .m_axi_gmem_B_ARQOS    (m_axi_gmem_B_ARQOS),
    .m_axi_gmem_B_ARREADY  (m_axi_gmem_B_ARREADY),
    .m_axi_gmem_B_ARREGION (m_axi_gmem_B_ARREGION),
    .m_axi_gmem_B_ARSIZE   (m_axi_gmem_B_ARSIZE),
    .m_axi_gmem_B_ARUSER   (m_axi_gmem_B_ARUSER),
    .m_axi_gmem_B_ARVALID  (m_axi_gmem_B_ARVALID),
    .m_axi_gmem_B_AWADDR   (m_axi_gmem_B_AWADDR),
    .m_axi_gmem_B_AWBURST  (m_axi_gmem_B_AWBURST),
    .m_axi_gmem_B_AWCACHE  (m_axi_gmem_B_AWCACHE),
    .m_axi_gmem_B_AWID     (m_axi_gmem_B_AWID),
    .m_axi_gmem_B_AWLEN    (m_axi_gmem_B_AWLEN),
    .m_axi_gmem_B_AWLOCK   (m_axi_gmem_B_AWLOCK),
    .m_axi_gmem_B_AWPROT   (m_axi_gmem_B_AWPROT),
    .m_axi_gmem_B_AWQOS    (m_axi_gmem_B_AWQOS),
    .m_axi_gmem_B_AWREADY  (m_axi_gmem_B_AWREADY),
    .m_axi_gmem_B_AWREGION (m_axi_gmem_B_AWREGION),
    .m_axi_gmem_B_AWSIZE   (m_axi_gmem_B_AWSIZE),
    .m_axi_gmem_B_AWUSER   (m_axi_gmem_B_AWUSER),
    .m_axi_gmem_B_AWVALID  (m_axi_gmem_B_AWVALID),
    .m_axi_gmem_B_BID      (m_axi_gmem_B_BID),
    .m_axi_gmem_B_BREADY   (m_axi_gmem_B_BREADY),
    .m_axi_gmem_B_BRESP    (m_axi_gmem_B_BRESP),
    .m_axi_gmem_B_BUSER    (m_axi_gmem_B_BUSER),
    .m_axi_gmem_B_BVALID   (m_axi_gmem_B_BVALID),
    .m_axi_gmem_B_RDATA    (m_axi_gmem_B_RDATA),
    .m_axi_gmem_B_RID      (m_axi_gmem_B_RID),
    .m_axi_gmem_B_RLAST    (m_axi_gmem_B_RLAST),
    .m_axi_gmem_B_RREADY   (m_axi_gmem_B_RREADY),
    .m_axi_gmem_B_RRESP    (m_axi_gmem_B_RRESP),
    .m_axi_gmem_B_RUSER    (m_axi_gmem_B_RUSER),
    .m_axi_gmem_B_RVALID   (m_axi_gmem_B_RVALID),
    .m_axi_gmem_B_WDATA    (m_axi_gmem_B_WDATA),
    .m_axi_gmem_B_WID      (m_axi_gmem_B_WID),
    .m_axi_gmem_B_WLAST    (m_axi_gmem_B_WLAST),
    .m_axi_gmem_B_WREADY   (m_axi_gmem_B_WREADY),
    .m_axi_gmem_B_WSTRB    (m_axi_gmem_B_WSTRB),
    .m_axi_gmem_B_WUSER    (m_axi_gmem_B_WUSER),
    .m_axi_gmem_B_WVALID   (m_axi_gmem_B_WVALID),
    .m_axi_gmem_C_ARADDR   (m_axi_gmem_C_ARADDR),
    .m_axi_gmem_C_ARBURST  (m_axi_gmem_C_ARBURST),
    .m_axi_gmem_C_ARCACHE  (m_axi_gmem_C_ARCACHE),
    .m_axi_gmem_C_ARID     (m_axi_gmem_C_ARID),
    .m_axi_gmem_C_ARLEN    (m_axi_gmem_C_ARLEN),
    .m_axi_gmem_C_ARLOCK   (m_axi_gmem_C_ARLOCK),
    .m_axi_gmem_C_ARPROT   (m_axi_gmem_C_ARPROT),
    .m_axi_gmem_C_ARQOS    (m_axi_gmem_C_ARQOS),
    .m_axi_gmem_C_ARREADY  (m_axi_gmem_C_ARREADY),
    .m_axi_gmem_C_ARREGION (m_axi_gmem_C_ARREGION),
    .m_axi_gmem_C_ARSIZE   (m_axi_gmem_C_ARSIZE),
    .m_axi_gmem_C_ARUSER   (m_axi_gmem_C_ARUSER),
    .m_axi_gmem_C_ARVALID  (m_axi_gmem_C_ARVALID),
    .m_axi_gmem_C_AWADDR   (m_axi_gmem_C_AWADDR),
    .m_axi_gmem_C_AWBURST  (m_axi_gmem_C_AWBURST),
    .m_axi_gmem_C_AWCACHE  (m_axi_gmem_C_AWCACHE),
    .m_axi_gmem_C_AWID     (m_axi_gmem_C_AWID),
    .m_axi_gmem_C_AWLEN    (m_axi_gmem_C_AWLEN),
    .m_axi_gmem_C_AWLOCK   (m_axi_gmem_C_AWLOCK),
    .m_axi_gmem_C_AWPROT   (m_axi_gmem_C_AWPROT),
    .m_axi_gmem_C_AWQOS    (m_axi_gmem_C_AWQOS),
    .m_axi_gmem_C_AWREADY  (m_axi_gmem_C_AWREADY),
    .m_axi_gmem_C_AWREGION (m_axi_gmem_C_AWREGION),
    .m_axi_gmem_C_AWSIZE   (m_axi_gmem_C_AWSIZE),
    .m_axi_gmem_C_AWUSER   (m_axi_gmem_C_AWUSER),
    .m_axi_gmem_C_AWVALID  (m_axi_gmem_C_AWVALID),
    .m_axi_gmem_C_BID      (m_axi_gmem_C_BID),
    .m_axi_gmem_C_BREADY   (m_axi_gmem_C_BREADY),
    .m_axi_gmem_C_BRESP    (m_axi_gmem_C_BRESP),
    .m_axi_gmem_C_BUSER    (m_axi_gmem_C_BUSER),
    .m_axi_gmem_C_BVALID   (m_axi_gmem_C_BVALID),
    .m_axi_gmem_C_RDATA    (m_axi_gmem_C_RDATA),
    .m_axi_gmem_C_RID      (m_axi_gmem_C_RID),
    .m_axi_gmem_C_RLAST    (m_axi_gmem_C_RLAST),
    .m_axi_gmem_C_RREADY   (m_axi_gmem_C_RREADY),
    .m_axi_gmem_C_RRESP    (m_axi_gmem_C_RRESP),
    .m_axi_gmem_C_RUSER    (m_axi_gmem_C_RUSER),
    .m_axi_gmem_C_RVALID   (m_axi_gmem_C_RVALID),
    .m_axi_gmem_C_WDATA    (m_axi_gmem_C_WDATA),
    .m_axi_gmem_C_WID      (m_axi_gmem_C_WID),
    .m_axi_gmem_C_WLAST    (m_axi_gmem_C_WLAST),
    .m_axi_gmem_C_WREADY   (m_axi_gmem_C_WREADY),
    .m_axi_gmem_C_WSTRB    (m_axi_gmem_C_WSTRB),
    .m_axi_gmem_C_WUSER    (m_axi_gmem_C_WUSER),
    .m_axi_gmem_C_WVALID   (m_axi_gmem_C_WVALID),
    .s_axi_control_ARADDR  (s_axi_control_ARADDR),
    .s_axi_control_ARREADY (s_axi_control_ARREADY),
    .s_axi_control_ARVALID (s_axi_control_ARVALID),
    .s_axi_control_AWADDR  (s_axi_control_AWADDR),
    .s_axi_control_AWREADY (s_axi_control_AWREADY),
    .s_axi_control_AWVALID (s_axi_control_AWVALID),
    .s_axi_control_BREADY  (s_axi_control_BREADY),
    .s_axi_control_BRESP   (s_axi_control_BRESP),
    .s_axi_control_BVALID  (s_axi_control_BVALID),
    .s_axi_control_RDATA   (s_axi_control_RDATA),
    .s_axi_control_RREADY  (s_axi_control_RREADY),
    .s_axi_control_RRESP   (s_axi_control_RRESP),
    .s_axi_control_RVALID  (s_axi_control_RVALID),
    .s_axi_control_WDATA   (s_axi_control_WDATA),
    .s_axi_control_WREADY  (s_axi_control_WREADY),
    .s_axi_control_WSTRB   (s_axi_control_WSTRB),
    .s_axi_control_WVALID  (s_axi_control_WVALID)
);

endmodule  // design_1_kernel3_0_0
