#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Jul 03 10:14:15 2016
# Process ID: 4208
# Log file: E:/VIVA/styxfpga/styx_uvga/vivado.log
# Journal file: E:/VIVA/styxfpga/styx_uvga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VIVA/styxfpga/styx_uvga/styx_uvga.xpr
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
refresh_hw_device
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
close_hw
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
close_design
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
refresh_hw_device
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
disconnect_hw_server localhost
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/00000000000000]
open_hw_target
set_property PROGRAM.FILE {E:\VIVA\styxfpga\styx\styxcpu_soc.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {E:/VIVA/styxfpga/styx/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/VIVA/styxfpga/styx/styxcpu_soc.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_simulation
file mkdir E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sim_1/new/sim_sram.v w ]
add_files -fileset sim_1 E:/VIVA/styxfpga/styx_uvga/styx_uvga.srcs/sim_1/new/sim_sram.v
update_compile_order -fileset sim_1
launch_runs impl_1
wait_on_run impl_1
close_project
create_project test_sram E:/VIVA/styxfpga/test_sram -part xc7k160tffg676-1
