# OSFabless

OpenSource Fabless working flow

## Contents

- Verilog
- SystemVerilog (IEEE-1800-2017)
- Scala
- Chisel
- Rocket-chip
- Rocket-tools
- UVM (IEEE-1800.2-2017)
- Openlane
	- yosys
	- abc
	- OpenSTA
	- Fault
	- OpenROAD
	- Triton
	- Magic
	- ngspice
	- Netgen
 
## related link

- Verilog : https://www.eg.bucknell.edu/~csci320/2016-fall/wp-content/uploads/2015/08/verilog-std-1364-2005.pdf
- SystemVerilog : http://ecee.colorado.edu/~mathys/ecen2350/IntelSoftware/pdf/IEEE_Std1800-2017_8299595.pdf
- UVM :  https://ieeexplore.ieee.org/document/9195920
- Accellera : https://www.accellera.org/ 
- ChipVerify : https://www.chipverify.com/
- Chisel : https://www.chisel-lang.org/  
- Rocket-chip : https://github.com/chipsalliance/rocket-chip  
- Rocket-tools : https://github.com/freechipsproject/rocket-tools  
- Openlane : https://github.com/efabless/openlane  
- Cloud-V : https://github.com/Cloud-V  
- OpenRoad : https://github.com/The-OpenROAD-Project  
- yosys : https://github.com/YosysHQ/yosys  
- skywater-pdk : https://github.com/google/skywater-pdk  
- Magic : https://github.com/RTimothyEdwards/magic  
- OpenCircuitDesign : http://opencircuitdesign.com/ 
- efabless : https://www.efabless.com/  


- pyverilog : https://github.com/PyHDI/Pyverilog

---

### openlane install script

- openlane set-up : https://github.com/nickson-jose/openlane_build_script
- vsdflow : https://github.com/kunalg123/vsdflow

## flow

- RISC-V core generation in Rocket-chip
- IP-code-Generation
- integration
- Verification (UVM)
- Openlane flow
	- Synthesis (yosys+abc with skywater-pdk)


## How to Set-up Dev-Env

1. intellij Community(https://www.jetbrains.com/idea/download/download-thanks.html)
2. rocket-chip clone
	
