#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 18 11:50:40 2025
# Process ID: 35711
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1
# Command line: vivado -log top_FPMult_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPMult_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/top_FPMult_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 2189.109 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPMult_Test.tcl -notrace
Command: link_design -top top_FPMult_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2063.922 ; gain = 0.000 ; free physical = 24338 ; free virtual = 35546
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/temp_100MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/temp_100MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.387 ; gain = 0.000 ; free physical = 24242 ; free virtual = 35450
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2224.387 ; gain = 509.379 ; free physical = 24242 ; free virtual = 35450
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2311.230 ; gain = 86.844 ; free physical = 24247 ; free virtual = 35455

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 245ccd519

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2704.027 ; gain = 392.797 ; free physical = 23884 ; free virtual = 35092

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 245ccd519

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2979.949 ; gain = 0.000 ; free physical = 23640 ; free virtual = 34848
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 245ccd519

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2979.949 ; gain = 0.000 ; free physical = 23640 ; free virtual = 34848
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2a5a50ba2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2979.949 ; gain = 0.000 ; free physical = 23640 ; free virtual = 34848
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2a5a50ba2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.965 ; gain = 32.016 ; free physical = 23640 ; free virtual = 34848
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2a5a50ba2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.965 ; gain = 32.016 ; free physical = 23640 ; free virtual = 34848
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2a5a50ba2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.965 ; gain = 32.016 ; free physical = 23640 ; free virtual = 34848
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.965 ; gain = 0.000 ; free physical = 23640 ; free virtual = 34848
Ending Logic Optimization Task | Checksum: 1812e9f47

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3011.965 ; gain = 32.016 ; free physical = 23640 ; free virtual = 34848

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1812e9f47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.965 ; gain = 0.000 ; free physical = 23640 ; free virtual = 34848

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1812e9f47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.965 ; gain = 0.000 ; free physical = 23640 ; free virtual = 34848

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.965 ; gain = 0.000 ; free physical = 23640 ; free virtual = 34848
Ending Netlist Obfuscation Task | Checksum: 1812e9f47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.965 ; gain = 0.000 ; free physical = 23640 ; free virtual = 34848
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3011.965 ; gain = 787.578 ; free physical = 23640 ; free virtual = 34848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3035.977 ; gain = 16.008 ; free physical = 23640 ; free virtual = 34848
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/top_FPMult_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMult_Test_drc_opted.rpt -pb top_FPMult_Test_drc_opted.pb -rpx top_FPMult_Test_drc_opted.rpx
Command: report_drc -file top_FPMult_Test_drc_opted.rpt -pb top_FPMult_Test_drc_opted.pb -rpx top_FPMult_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/top_FPMult_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23621 ; free virtual = 34830
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14074b504

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23621 ; free virtual = 34830
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23621 ; free virtual = 34830

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 63213865

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23621 ; free virtual = 34829

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 120e60608

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23624 ; free virtual = 34832

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 120e60608

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23624 ; free virtual = 34832
Phase 1 Placer Initialization | Checksum: 120e60608

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23624 ; free virtual = 34832

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 120790411

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23624 ; free virtual = 34832

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b8867ab6

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23623 ; free virtual = 34831

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b8867ab6

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23623 ; free virtual = 34831

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: de8db5bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23642 ; free virtual = 34851

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23642 ; free virtual = 34850

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: cfd88580

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23642 ; free virtual = 34850
Phase 2.4 Global Placement Core | Checksum: d92bd9dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23641 ; free virtual = 34849
Phase 2 Global Placement | Checksum: d92bd9dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23641 ; free virtual = 34849

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8c561c2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23641 ; free virtual = 34849

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c9a618a2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23641 ; free virtual = 34849

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9ad68e94

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23641 ; free virtual = 34849

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b69c838e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23641 ; free virtual = 34849

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 670331f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23638 ; free virtual = 34846

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 670331f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23638 ; free virtual = 34846

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 103412cfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23638 ; free virtual = 34846
Phase 3 Detail Placement | Checksum: 103412cfb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23638 ; free virtual = 34846

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1467563d0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.581 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16b3fff2e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 127965681

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846
Phase 4.1.1.1 BUFG Insertion | Checksum: 1467563d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.581. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1386583cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846
Phase 4.1 Post Commit Optimization | Checksum: 1386583cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1386583cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1386583cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846
Phase 4.3 Placer Reporting | Checksum: 1386583cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1229b31a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846
Ending Placer Task | Checksum: d1121a14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23637 ; free virtual = 34846
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/top_FPMult_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMult_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23612 ; free virtual = 34820
INFO: [runtcl-4] Executing : report_utilization -file top_FPMult_Test_utilization_placed.rpt -pb top_FPMult_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMult_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23615 ; free virtual = 34823
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23615 ; free virtual = 34823
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 23612 ; free virtual = 34821
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/top_FPMult_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1bef4ee5 ConstDB: 0 ShapeSum: b522cb2f RouteDB: 0
Post Restoration Checksum: NetGraph: d47d8308 NumContArr: 152ea131 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e9ac2439

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3158.562 ; gain = 30.707 ; free physical = 23478 ; free virtual = 34687

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e9ac2439

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3191.562 ; gain = 63.707 ; free physical = 23455 ; free virtual = 34663

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e9ac2439

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3191.562 ; gain = 63.707 ; free physical = 23455 ; free virtual = 34663
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 123b3da5a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3206.859 ; gain = 79.004 ; free physical = 23446 ; free virtual = 34655
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.556  | TNS=0.000  | WHS=0.076  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 49
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 49
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fc15b156

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23427 ; free virtual = 34636

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1fc15b156

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23427 ; free virtual = 34636
Phase 3 Initial Routing | Checksum: 148cc8b6e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.330  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23d19eb92

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634
Phase 4 Rip-up And Reroute | Checksum: 23d19eb92

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23d19eb92

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23d19eb92

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634
Phase 5 Delay and Skew Optimization | Checksum: 23d19eb92

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232b5a493

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.425  | TNS=0.000  | WHS=0.460  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232b5a493

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634
Phase 6 Post Hold Fix | Checksum: 232b5a493

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0157549 %
  Global Horizontal Routing Utilization  = 0.0127167 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27a36826a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27a36826a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3213.125 ; gain = 85.270 ; free physical = 23425 ; free virtual = 34634

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aa761255

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3229.133 ; gain = 101.277 ; free physical = 23425 ; free virtual = 34634

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.425  | TNS=0.000  | WHS=0.460  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1aa761255

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3229.133 ; gain = 101.277 ; free physical = 23425 ; free virtual = 34634
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3229.133 ; gain = 101.277 ; free physical = 23456 ; free virtual = 34664

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3229.133 ; gain = 101.277 ; free physical = 23456 ; free virtual = 34664
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3229.133 ; gain = 0.000 ; free physical = 23455 ; free virtual = 34665
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/top_FPMult_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMult_Test_drc_routed.rpt -pb top_FPMult_Test_drc_routed.pb -rpx top_FPMult_Test_drc_routed.rpx
Command: report_drc -file top_FPMult_Test_drc_routed.rpt -pb top_FPMult_Test_drc_routed.pb -rpx top_FPMult_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/top_FPMult_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMult_Test_methodology_drc_routed.rpt -pb top_FPMult_Test_methodology_drc_routed.pb -rpx top_FPMult_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMult_Test_methodology_drc_routed.rpt -pb top_FPMult_Test_methodology_drc_routed.pb -rpx top_FPMult_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/100MHz/impl_FPMult_100MHz.runs/impl_1/top_FPMult_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMult_Test_power_routed.rpt -pb top_FPMult_Test_power_summary_routed.pb -rpx top_FPMult_Test_power_routed.rpx
Command: report_power -file top_FPMult_Test_power_routed.rpt -pb top_FPMult_Test_power_summary_routed.pb -rpx top_FPMult_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMult_Test_route_status.rpt -pb top_FPMult_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMult_Test_timing_summary_routed.rpt -pb top_FPMult_Test_timing_summary_routed.pb -rpx top_FPMult_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMult_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMult_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMult_Test_bus_skew_routed.rpt -pb top_FPMult_Test_bus_skew_routed.pb -rpx top_FPMult_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 11:51:31 2025...
