INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Colton/Vivado/UART_TX/UART_TX.srcs/sources_1/new/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Colton/Vivado/UART_TX/UART_TX.srcs/sources_1/new/UART_TX.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Colton/Vivado/UART_TX/UART_TX.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
