<stg><name>obj_detector_fmax</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:0  %y_read = call double @_ssdm_op_Read.ap_auto.double(double %y) nounwind

]]></node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1  %x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind

]]></node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:2  %p_Val2_s = bitcast double %x_read to i64

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:3  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:5  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6  %p_Val2_1 = bitcast double %y_read to i64

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:8  %loc_V_3 = trunc i64 %p_Val2_1 to i52

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:9  %tmp_i = icmp eq i11 %loc_V, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:10  %tmp_i_7 = icmp eq i52 %loc_V_1, 0

]]></node>
<StgValue><ssdm name="tmp_i_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:11  %tmp_1_i = icmp eq i11 %loc_V_2, 0

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:12  %tmp_2_i = icmp eq i52 %loc_V_3, 0

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %tmp = and i1 %tmp_i_7, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %tmp1 = and i1 %tmp_i, %tmp_2_i

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_cond2_i = and i1 %tmp1, %tmp

]]></node>
<StgValue><ssdm name="or_cond2_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:16  %tmp_3_i = icmp ne i11 %loc_V, -1

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %or_cond3_i = or i1 %tmp_3_i, %tmp_i_7

]]></node>
<StgValue><ssdm name="or_cond3_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:18  %tmp_4_i = icmp ne i11 %loc_V_2, -1

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_cond4_i = or i1 %tmp_4_i, %tmp_2_i

]]></node>
<StgValue><ssdm name="or_cond4_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %tmp_8 = and i1 %or_cond3_i, %or_cond4_i

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:21  %tmp_9 = fcmp ogt double %x_read, %y_read

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %tmp_s = and i1 %tmp_8, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:23  %res = select i1 %tmp_s, double %x_read, double %y_read

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:24  %x_fp_sig_V = or i52 %loc_V_1, -2251799813685248

]]></node>
<StgValue><ssdm name="x_fp_sig_V"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
_ifconv:25  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Result_6, i11 -1, i52 %x_fp_sig_V) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:26  %res_1 = bitcast i64 %p_Result_s to double

]]></node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %sel_tmp1 = xor i1 %or_cond2_i, %or_cond3_i

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %sel_tmp2 = and i1 %sel_tmp1, %or_cond4_i

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="or_cond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %res_2 = select i1 %sel_tmp2, double %res, double %res_1

]]></node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:30  %res_3 = select i1 %or_cond2_i, double %y_read, double %res_2

]]></node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %sel_tmp7_demorgan = or i1 %or_cond2_i, %or_cond3_i

]]></node>
<StgValue><ssdm name="sel_tmp7_demorgan"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %sel_tmp7 = xor i1 %sel_tmp7_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %sel_tmp8 = and i1 %or_cond4_i, %sel_tmp7

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %res_4 = select i1 %sel_tmp8, double %y_read, double %res_3

]]></node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %sel_tmp = xor i1 %or_cond4_i, true

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %sel_tmp3 = and i1 %sel_tmp1, %sel_tmp

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:37  %res_5 = select i1 %sel_tmp3, double %x_read, double %res_4

]]></node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="64">
<![CDATA[
_ifconv:38  ret double %res_5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
