#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 16 20:39:56 2023
# Process ID: 16024
# Current directory: F:/project/VGA/vga_rom/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13924 F:\project\VGA\vga_rom\vivado\project_1.xpr
# Log file: F:/project/VGA/vga_rom/vivado/vivado.log
# Journal file: F:/project/VGA/vga_rom/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project/VGA/vga_rom/vivado/project_1.xpr
update_compile_order -fileset sources_1
close [ open F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v w ]
add_files F:/project/VGA/vga_rom/vivado/project_1.srcs/sources_1/new/vga_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
place_ports {rgb[11]} F5
place_ports {rgb[10]} C6
place_ports {rgb[9]} C5
place_ports {rgb[8]} B7
place_ports {rgb[7]} B6
place_ports {rgb[6]} A6
place_ports {rgb[5]} A5
place_ports {rgb[4]} D8
place_ports {rgb[3]} C7
place_ports {rgb[2]} E6
place_ports {rgb[1]} E5
place_ports {rgb[0]} E7
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgb[11]} {rgb[10]} {rgb[9]} {rgb[8]} {rgb[7]} {rgb[6]} {rgb[5]} {rgb[4]} {rgb[3]} {rgb[2]} {rgb[1]} {rgb[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports hsync D7
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vsync]]
place_ports vsync C4
place_ports clk P17
place_ports rst R11
file mkdir F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new
close [ open F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc w ]
add_files -fileset constrs_1 F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc
set_property target_constrs_file F:/project/VGA/vga_rom/vivado/project_1.srcs/constrs_1/new/vga_rom.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
close_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
report_power -name {power_1}
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_simulation
source tb_all.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 ms
close_sim
launch_simulation
source tb_all.tcl
run 10 ms
close_sim
launch_simulation
source tb_all.tcl
run all
close_sim
close_design
launch_simulation
source tb_all.tcl
run 10 ms
close_sim
launch_simulation
source tb_all.tcl
run 10 ms
close_sim
launch_simulation
source tb_all.tcl
run 10 ms
run 10 ms
close_sim
