\hypertarget{group___r_c_c___l_s_i___config}{\section{L\-S\-I Config}
\label{group___r_c_c___l_s_i___config}\index{L\-S\-I Config@{L\-S\-I Config}}
}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-F\-F}~((uint32\-\_\-t)0x00000000)
\item 
\#define \hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-N}~\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{R\-C\-C\-\_\-\-C\-S\-R\-\_\-\-L\-S\-I\-O\-N}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{\index{L\-S\-I Config@{L\-S\-I Config}!R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-F\-F@{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-F\-F}}
\index{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-F\-F@{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-F\-F}!LSI Config@{L\-S\-I Config}}
\subsubsection[{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-F\-F}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-F\-F~((uint32\-\_\-t)0x00000000)}}\label{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}
L\-S\-I clock deactivation \hypertarget{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{\index{L\-S\-I Config@{L\-S\-I Config}!R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-N@{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-N}}
\index{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-N@{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-N}!LSI Config@{L\-S\-I Config}}
\subsubsection[{R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}\#define R\-C\-C\-\_\-\-L\-S\-I\-\_\-\-O\-N~{\bf R\-C\-C\-\_\-\-C\-S\-R\-\_\-\-L\-S\-I\-O\-N}}}\label{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}
L\-S\-I clock activation 