#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov  5 17:12:40 2024
# Process ID: 5424
# Current directory: E:/VLSI/HW2/Vivado/Cordic_AL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2256 E:\VLSI\HW2\Vivado\Cordic_AL\Cordic_AL.xpr
# Log file: E:/VLSI/HW2/Vivado/Cordic_AL/vivado.log
# Journal file: E:/VLSI/HW2/Vivado/Cordic_AL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 832.180 ; gain = 121.355
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(atan2i=201,shift_nu...
Compiling module xil_defaultlib.unrolled_sub(atan2i=119)
Compiling module xil_defaultlib.unrolled_sub(atan2i=63,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=1,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=0,shift_num=...
Compiling module xil_defaultlib.cordic_top(iteration=10)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim/xsim.dir/tb1_sub_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  5 17:20:46 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 895.066 ; gain = 19.039
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 895.066 ; gain = 19.039
run 10 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port in_x [E:/VLSI/HW2/Source/cordic_top.v:77]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port in_y [E:/VLSI/HW2/Source/cordic_top.v:78]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port in_z [E:/VLSI/HW2/Source/cordic_top.v:79]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port out_x [E:/VLSI/HW2/Source/cordic_top.v:80]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port out_y [E:/VLSI/HW2/Source/cordic_top.v:81]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port out_z [E:/VLSI/HW2/Source/cordic_top.v:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(atan2i=201,shift_nu...
Compiling module xil_defaultlib.unrolled_sub(atan2i=119)
Compiling module xil_defaultlib.unrolled_sub(atan2i=63,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=1,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=0,shift_num=...
Compiling module xil_defaultlib.cordic_top(iteration=10)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 903.723 ; gain = 0.000
run 10 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(atan2i=201,shift_nu...
Compiling module xil_defaultlib.unrolled_sub(atan2i=119)
Compiling module xil_defaultlib.unrolled_sub(atan2i=63,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=1,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=0,shift_num=...
Compiling module xil_defaultlib.cordic_top(iteration=10)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 905.840 ; gain = 0.000
run 10 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(atan2i=201,shift_nu...
Compiling module xil_defaultlib.unrolled_sub(atan2i=119)
Compiling module xil_defaultlib.unrolled_sub(atan2i=63,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2,shift_num=...
Compiling module xil_defaultlib.cordic_top(iteration=8)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 911.750 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(atan2i=201,shift_nu...
Compiling module xil_defaultlib.unrolled_sub(atan2i=119)
Compiling module xil_defaultlib.unrolled_sub(atan2i=63,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.cordic_top(iteration=7)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 914.578 ; gain = 2.828
run 1 ms
launch_runs synth_1 -jobs 4
[Tue Nov  5 17:34:47 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov  5 17:36:26 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=20,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 953.387 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 953.387 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 953.387 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=20,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 953.387 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 953.387 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 953.387 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=14,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 953.387 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 953.387 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=20,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 955.504 ; gain = 2.117
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 955.504 ; gain = 2.117
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 955.504 ; gain = 2.117
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=14,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 958.477 ; gain = 2.867
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 958.477 ; gain = 2.867
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=8,fixed_sca...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 963.973 ; gain = 1.109
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=14,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 966.773 ; gain = 2.801
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 966.773 ; gain = 2.801
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.cordic_top(iteration=25,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 974.949 ; gain = 4.074
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 974.949 ; gain = 4.074
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 974.949 ; gain = 4.074
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.cordic_top(iteration=25,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 981.340 ; gain = 3.578
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 981.340 ; gain = 6.281
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 981.340 ; gain = 6.281
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.cordic_top(iteration=18,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 983.820 ; gain = 2.480
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 983.820 ; gain = 2.480
run 1 ms
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.cordic_top(iteration=25,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 983.820 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 983.820 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 983.820 ; gain = 0.000
run 1 ms
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.cordic_top(iteration=18,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 988.180 ; gain = 4.359
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 988.180 ; gain = 4.359
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.cordic_top(iteration=11,fixed_sc...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 991.852 ; gain = 3.672
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 991.852 ; gain = 3.672
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=24,atan...
Compiling module xil_defaultlib.cordic_top(iteration=7,fixed_sca...
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 996.176 ; gain = 4.230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 996.176 ; gain = 4.230
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  5 18:47:20 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1438.719 ; gain = 421.816
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
create_clock -period 20.000 -name clk -waveform {0.000 10.000} clk
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
close [ open E:/VLSI/HW2/Constraint/con_w24i7.xdc w ]
add_files -fileset constrs_1 E:/VLSI/HW2/Constraint/con_w24i7.xdc
set_property target_constrs_file E:/VLSI/HW2/Constraint/con_w24i7.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 19:54:31 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 19:54:32 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1891.883 ; gain = 37.918
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  5 20:17:15 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 20:19:58 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 20:24:05 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 20:24:05 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:2]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 20:35:53 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 20:35:53 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:2]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2059.566 ; gain = 7.426
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 20:57:31 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 20:57:31 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 21:06:27 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 21:06:27 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 21:09:53 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 21:09:53 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 21:20:02 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 21:20:02 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2065.461 ; gain = 5.895
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 21:45:59 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 21:45:59 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:4]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2068.832 ; gain = 3.371
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 21:55:22 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 21:55:22 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:5]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.902 ; gain = 7.070
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 22:03:27 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 22:03:27 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:6]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2081.094 ; gain = 5.191
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 22:07:39 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 22:07:39 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:7]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2088.289 ; gain = 7.195
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=128)
Compiling module xil_defaultlib.unrolled_sub(atan2i=64,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2101.715 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2101.715 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=128)
Compiling module xil_defaultlib.unrolled_sub(atan2i=64,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2101.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=128)
Compiling module xil_defaultlib.unrolled_sub(atan2i=64,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2101.715 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=128)
Compiling module xil_defaultlib.unrolled_sub(atan2i=64,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2,shift_num=...
Compiling module xil_defaultlib.cordic_top(iteration=8)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2101.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.715 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2101.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=128)
Compiling module xil_defaultlib.unrolled_sub(atan2i=64,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2101.715 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2101.715 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2101.715 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2101.715 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=128)
Compiling module xil_defaultlib.unrolled_sub(atan2i=64,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2,shift_num=...
Compiling module xil_defaultlib.cordic_top(iteration=8)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.715 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2101.715 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 23:40:42 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 23:40:42 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 23:41:24 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 23:41:24 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 2239.781 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.491 . Memory (MB): peak = 2239.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2283.094 ; gain = 181.379
reset_run impl_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Nov  5 23:46:46 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2306.164 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2306.164 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2306.164 ; gain = 0.000
current_design synth_1
refresh_design
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:7]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2318.105 ; gain = 11.941
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=128)
Compiling module xil_defaultlib.unrolled_sub(atan2i=64,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=1,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=0,shift_num=...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2318.305 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2318.305 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Nov  5 23:56:00 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Tue Nov  5 23:56:00 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Nov  6 00:04:43 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:04:43 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Nov  6 00:09:13 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:09:13 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  6 00:14:33 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  6 00:16:44 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Nov  6 00:18:37 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Nov  6 00:27:10 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:27:10 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:7]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 00:32:58 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:32:58 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 00:36:20 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:36:20 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 00:41:23 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:41:23 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 00:47:09 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:47:09 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:8]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 00:50:34 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:50:34 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 00:54:24 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:54:24 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 00:57:23 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 00:57:23 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:9]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=4,shift...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=4,atan2...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=4,atan2...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=4,atan2...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=119)
Compiling module xil_defaultlib.unrolled_sub(atan2i=63,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=16,shift_num...
Compiling module xil_defaultlib.unrolled_sub(atan2i=8,shift_num=...
Compiling module xil_defaultlib.unrolled_sub(atan2i=4,shift_num=...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2490.465 ; gain = 0.000
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.cordic_top(iteration=10)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 01:19:40 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 01:19:40 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 01:25:09 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 01:25:09 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.cordic_top(iteration=13)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Nov  6 01:31:57 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 01:31:57 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,shif...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=12,atan...
Compiling module xil_defaultlib.cordic_top(iteration=10)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.465 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.465 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=8)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov  6 01:50:01 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top(iteration=14)
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov  6 01:54:40 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov  6 01:57:54 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=16,atan...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2490.465 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.465 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov  6 02:00:29 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=7778716)
Compiling module xil_defaultlib.unrolled_sub(atan2i=4110060,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2086331,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=1047214,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=524117,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=262123,shift...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov  6 02:08:22 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=7778716)
Compiling module xil_defaultlib.unrolled_sub(atan2i=4110060,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2086331,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=1047214,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=524117,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=262123,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=131069,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=65536,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2490.465 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov  6 02:12:46 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
run 1 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=7778716)
Compiling module xil_defaultlib.unrolled_sub(atan2i=4110060,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2086331,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=1047214,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=524117,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=262123,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=131069,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=65536,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.465 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.465 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov  6 02:16:52 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov  6 02:19:15 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(shift_num=0)
Compiling module xil_defaultlib.unrolled_sub(atan2i=7778716)
Compiling module xil_defaultlib.unrolled_sub(atan2i=4110060,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=2086331,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=1047214,shif...
Compiling module xil_defaultlib.unrolled_sub(atan2i=524117,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=262123,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=131069,shift...
Compiling module xil_defaultlib.unrolled_sub(atan2i=65536,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.unrolled_sub(atan2i=32768,shift_...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.465 ; gain = 0.000
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb1_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb1_sub_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/cordic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Source/unrolled_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unrolled_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VLSI/HW2/Simulation/tb1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1_sub
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9798746011bb40e5a1a81e94320f7bfb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb1_sub_behav xil_defaultlib.tb1_sub xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=4,atan2...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=4,atan2...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=4,atan2...
Compiling module xil_defaultlib.unrolled_sub(fixed_scale=4,atan2...
Compiling module xil_defaultlib.cordic_top_default
Compiling module xil_defaultlib.tb1_sub
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 68. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 69. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/VLSI/HW2/Simulation/tb1_sub.v" Line 78. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb1_sub_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb1_sub_behav -key {Behavioral:sim_1:Functional:tb1_sub} -tclbatch {tb1_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb1_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb1_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2490.465 ; gain = 0.000
run 1 ms
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Nov  6 02:40:46 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 02:40:46 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:10]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 02:44:10 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 02:44:10 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 02:47:31 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 02:47:31 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 02:50:26 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 02:50:26 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:11]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 02:53:32 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 02:53:32 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 02:56:59 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 02:56:59 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [E:/VLSI/HW2/Constraint/con_w24i7.xdc:12]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [E:/VLSI/HW2/Constraint/con_w24i7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.465 ; gain = 0.000
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov  6 02:59:41 2024] Launched synth_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/synth_1/runme.log
[Wed Nov  6 02:59:41 2024] Launched impl_1...
Run output will be captured here: E:/VLSI/HW2/Vivado/Cordic_AL/Cordic_AL.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 03:12:39 2024...
