// Seed: 1317381779
module module_0;
  assign id_1 = !(id_1);
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  for (id_6 = id_2; $realtime; id_5 = -1)
  integer id_7 (
      id_2,
      -1 ? id_4 : id_3
  );
  tri0 id_8;
  wire id_9;
  assign id_8 = id_2;
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endprogram
module module_2 (
    output tri1 id_0,
    inout  wor  id_1,
    input  tri  id_2
);
  wire id_4;
  id_5(
      -1, -1, -1, id_1, id_1
  );
  module_0 modCall_1 ();
  wire id_6;
  tri1 id_7, id_8, id_9 = -1, id_10;
endmodule
