// Seed: 1897661456
module module_0;
  wire id_1;
  wire id_2;
  parameter id_3 = 1;
  wire id_4;
  assign module_1.id_7 = 0;
  wire  id_5;
  logic id_6;
  wire  id_7 = id_3;
  wire  id_8;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3,
    input wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    output wire id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input tri0 id_15,
    input wor id_16,
    input wire id_17,
    input uwire id_18,
    output tri id_19,
    input tri0 id_20,
    output tri id_21,
    input wor id_22
);
  generate
    always @* begin : LABEL_0
      deassign id_21;
    end
  endgenerate
  nand primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_20,
      id_22,
      id_4,
      id_6,
      id_7,
      id_8
  );
  module_0 modCall_1 ();
endmodule
