; hydride.node.0
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.1
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.2
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.3
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.4
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.5
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.6
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.7
; (reg 4) <16 x i8>
; (reg 1) <16 x i8>
; (reg 3) <16 x i8>
; (reg 2) <16 x i8>
; (reg 7) <16 x i8>
; (reg 5) <16 x i8>
; (reg 8) <16 x i8>
; (reg 6) <16 x i8>
; (reg 0) <16 x i8>
; (reg 9) <16 x i8>


(_mm256_cvtepi16_epi8_dsl 
(_mm512_min_epu64_dsl (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff 256)) ; <16 x i16>
  
(_mm_sub_epi8_dsl 
(_m_paddd_dsl 
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 3)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 0)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 6)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 7)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  128  8  0  16  0  );<16 x i8>

; hydride.node.8
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.9
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.10
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.11
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.12
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.13
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.14
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.15
; (reg 4) <16 x i8>
; (reg 2) <16 x i8>
; (reg 3) <16 x i8>
; (reg 1) <16 x i8>
; (reg 7) <16 x i8>
; (reg 5) <16 x i8>
; (reg 8) <16 x i8>
; (reg 6) <16 x i8>
; (reg 0) <16 x i8>
; (reg 9) <16 x i8>


(_mm256_cvtepi16_epi8_dsl 
(_mm512_min_epu64_dsl (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff 256)) ; <16 x i16>
  
(_mm_sub_epi8_dsl 
(_m_paddd_dsl 
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 3)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 0)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 6)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 7)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  128  8  0  16  0  );<16 x i8>

; hydride.node.16
; (reg 1) <16 x i8>
; (reg 2) <16 x i8>
; (reg 7) <16 x i8>
; (reg 4) <16 x i8>
; (reg 9) <16 x i8>
; (reg 5) <16 x i8>
; (reg 0) <16 x i8>
; (reg 8) <16 x i8>
; (reg 6) <16 x i8>
; (reg 3) <16 x i8>


(_mm256_cvtepi16_epi8_dsl 
(_mm512_min_epu64_dsl (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff 256)) ; <16 x i16>
  
(_mm_sub_epi8_dsl 
(_m_paddd_dsl 
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 7)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 6)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 3)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 0)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 0)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 3)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  128  8  0  16  0  );<16 x i8>

; hydride.node.17
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.18
; (reg 1) <1 x i32>
; (reg 0) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.19
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.20
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.21
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.22
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.23
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.24
; (reg 2) <16 x i8>
; (reg 4) <16 x i8>
; (reg 0) <16 x i8>
; (reg 5) <16 x i8>
; (reg 7) <16 x i8>
; (reg 1) <16 x i8>
; (reg 8) <16 x i8>
; (reg 6) <16 x i8>
; (reg 3) <16 x i8>
; (reg 9) <16 x i8>


(_mm256_cvtepi16_epi8_dsl 
(_mm512_min_epu64_dsl (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff 256)) ; <16 x i16>
  
(_mm_sub_epi8_dsl 
(_m_paddd_dsl 
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 3)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 0)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 6)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 7)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  128  8  0  16  0  );<16 x i8>

; hydride.node.25
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.26
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.27
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.28
; (reg 0) <1 x i32>
; (reg 1) <1 x i32>
; (reg 2) <1 x i32>


(_mm256_max_epi64_dsl 
(_mm256_min_epi8_dsl 
(_mm512_dpwssd_epi32_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 0)  512  512  512  32  0  0  0  );<16 x i32>
  (lit (bv #x00000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001 512)) ; <32 x i16>
  (lit (bv #x000000000000000100000002000000030000000400000005000000060000000700000008000000090000000a0000000b0000000c0000000d0000000e0000000f 512)) ; <32 x i16>
  512  32  32  16  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>
  
(_mm512_broadcastd_epi32_dsl 
(reg 2)  512  512  512  32  0  0  0  );<16 x i32>
  512  512  512  32  0  0  );<16 x i32>

; hydride.node.29
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.30
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.31
; (reg 1) <1 x i32>
; (reg 0) <16 x i32>


(_m_paddd_dsl 
(_mm512_broadcastd_epi32_dsl 
(reg 1)  512  512  512  32  0  0  0  );<16 x i32>
  
(reg 0)  512  512  512  32  0  0  );<16 x i32>

; hydride.node.32
; (reg 4) <16 x i8>
; (reg 1) <16 x i8>
; (reg 0) <16 x i8>
; (reg 2) <16 x i8>
; (reg 7) <16 x i8>
; (reg 5) <16 x i8>
; (reg 8) <16 x i8>
; (reg 3) <16 x i8>
; (reg 6) <16 x i8>
; (reg 9) <16 x i8>


(_mm256_cvtepi16_epi8_dsl 
(_mm512_min_epu64_dsl (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff00ff 256)) ; <16 x i16>
  
(_mm_sub_epi8_dsl 
(_m_paddd_dsl 
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_max_epu32_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 3)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 0)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 6)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 7)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_mm512_min_epu64_dsl 
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 4)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 8)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 1)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm256_cvtepu8_epi16_dsl 
(reg 5)  256  256  128  8  0  16  0  );<16 x i16>
  
(_m_paddd_dsl 
(_mm_sllv_epi64_dsl (lit (bv #x0000000000000000000000000000000000000000000000000000000000000000 256)) ; <16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 9)  256  256  128  8  0  16  0  );<16 x i16>
  (lit (bv #x0001000100010001000100010001000100010001000100010001000100010001 256)) ; <16 x i16>
  256  256  256  16  0  (lit (bv #x0010 16)) ; <1 x i16>
  16  0  );<16 x i16>
  
(_mm256_cvtepu8_epi16_dsl 
(reg 2)  256  256  128  8  0  16  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  256  16  0  0  );<16 x i16>
  256  256  128  8  0  16  0  );<16 x i8>

