# Image-Processing-Through-Vedic-Multiplier-Based-Convolution-for-Faster-Computation
This project accelerates image processing by performing convolution using an optimized Vedic multiplier. Unlike existing signed-unsigned Vedic multipliers which are slower, the proposed design enhances speed and reduces hardware usage, making it suitable for real-time applications.
# ğŸ“Œ Overview
-This project implements a high-speed, hardware-efficient convolution engine for image processing using a Vedic multiplier based on the Urdhva Tiryagbhyam sutra. Unlike traditional or existing signed/unsigned Vedic multiplier designsâ€”which suffer from speed limitationsâ€”this optimized architecture significantly improves performance and logic utilization, making it suitable for real-time embedded image processing applications.

# ğŸ§  Motivation
Convolution operations are computationally intensive and demand efficient hardware implementation, especially in edge detection, blurring, and image enhancement tasks. While Vedic multipliers have been explored for their simplicity and parallelism, existing signed-unsigned implementations tend to be slower due to added complexity.

# ğŸ” Goal:            
Enhance convolution speed and efficiency by designing a lightweight, fast, and LUT-optimized Vedic multiplier core.

# ğŸ”§ Features -
âœ… Optimized Vedic multiplier using Urdhva Tiryagbhyam

âœ… Signed and unsigned multiplication support

âœ… 2D convolution for grayscale image filtering

âœ… Verilog HDL implementation

âœ… Synthesizable on FPGA (tested on Spartan-6 / Artix-7)

ğŸ–¥ï¸ Tools & Technologies
- Verilog HDL
- Xilinx ISE 
- Python (for image-to-hex conversion)
