<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_q1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.616+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_d1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.581+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_d1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.572+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_we1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.513+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_we1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.503+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_ce1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.482+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_ce1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.471+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_address1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.462+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_address1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.446+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_q0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.436+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_d0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.419+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_d0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.409+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_we0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.399+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_we0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.384+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_ce0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.372+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_ce0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.358+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_address0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.348+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_address0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.334+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.321+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.306+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.296+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.280+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.271+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.254+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.244+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.228+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.215+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.196+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.184+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.173+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.162+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.148+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.129+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.118+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.103+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.087+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.068+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.054+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'count' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.041+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'vo_backoff_counter' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:18.004+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.991+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.975+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'be_backoff_counter' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.964+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'CW_be' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.947+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'bk_backoff_counter' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.937+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.922+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'CW_bk' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.911+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.896+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.887+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.875+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.853+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.834+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.823+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.809+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.800+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.784+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.775+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.758+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:17.747+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'stop_tx' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:16.750+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:12.828+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:10.887+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:10.874+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:10.862+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:10.853+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:10.838+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:10.829+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'phy_data_request.1' to 'phy_data_request_1'." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:03.354+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'." projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:03.325+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)" projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:02.498+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)" projectName="fyp" solutionName="solution1" date="2020-11-19T12:13:02.320+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set current_txop_holder_group [add_wave_group current_txop_holder(wire) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/current_txop_holder_o_ap_vld -into $current_txop_holder_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/current_txop_holder_o -into $current_txop_holder_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/current_txop_holder_i -into $current_txop_holder_group -radix hex&#xD;&#xA;## set mac_frame_group [add_wave_group mac_frame(memory) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_q0 -into $mac_frame_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_d0 -into $mac_frame_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_we0 -into $mac_frame_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_ce0 -into $mac_frame_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/mac_frame_address0 -into $mac_frame_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set medium_state_group [add_wave_group medium_state(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/medium_state -into $medium_state_group -radix hex&#xD;&#xA;## set expiry_time_group [add_wave_group expiry_time(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/expiry_time -into $expiry_time_group -radix hex&#xD;&#xA;## set tx_power_lvl_group [add_wave_group tx_power_lvl(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/tx_power_lvl -into $tx_power_lvl_group -radix hex&#xD;&#xA;## set d_rate_group [add_wave_group d_rate(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/d_rate -into $d_rate_group -radix hex&#xD;&#xA;## set t_slot_group [add_wave_group t_slot(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/t_slot -into $t_slot_group -radix hex&#xD;&#xA;## set c_identifier_group [add_wave_group c_identifier(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/c_identifier_channel_number -into $c_identifier_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/c_identifier_operating_class -into $c_identifier_group -radix hex&#xD;&#xA;## set s_class_group [add_wave_group s_class(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/s_class -into $s_class_group -radix hex&#xD;&#xA;## set up_group [add_wave_group up(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/up -into $up_group -radix hex&#xD;&#xA;## set data_group [add_wave_group data(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/data_q0 -into $data_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/data_ce0 -into $data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/data_address0 -into $data_group -radix hex&#xD;&#xA;## set source_addr_group [add_wave_group source_addr(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_q1 -into $source_addr_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_ce1 -into $source_addr_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_address1 -into $source_addr_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_q0 -into $source_addr_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_ce0 -into $source_addr_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/source_addr_mac_address0 -into $source_addr_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AESL_inst_send_frame/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_source_addr_mac -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_up -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_s_class -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_c_identifier_operating_class -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_c_identifier_channel_number -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_d_rate -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_tx_power_lvl -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_mac_frame -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_medium_state -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/LENGTH_current_txop_holder -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_current_txop_holder_group [add_wave_group current_txop_holder(wire) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/current_txop_holder_o_ap_vld -into $tb_current_txop_holder_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/current_txop_holder_o -into $tb_current_txop_holder_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/current_txop_holder_i -into $tb_current_txop_holder_group -radix hex&#xD;&#xA;## set tb_mac_frame_group [add_wave_group mac_frame(memory) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/mac_frame_q0 -into $tb_mac_frame_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/mac_frame_d0 -into $tb_mac_frame_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/mac_frame_we0 -into $tb_mac_frame_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/mac_frame_ce0 -into $tb_mac_frame_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/mac_frame_address0 -into $tb_mac_frame_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_medium_state_group [add_wave_group medium_state(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/medium_state -into $tb_medium_state_group -radix hex&#xD;&#xA;## set tb_expiry_time_group [add_wave_group expiry_time(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/expiry_time -into $tb_expiry_time_group -radix hex&#xD;&#xA;## set tb_tx_power_lvl_group [add_wave_group tx_power_lvl(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/tx_power_lvl -into $tb_tx_power_lvl_group -radix hex&#xD;&#xA;## set tb_d_rate_group [add_wave_group d_rate(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/d_rate -into $tb_d_rate_group -radix hex&#xD;&#xA;## set tb_t_slot_group [add_wave_group t_slot(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/t_slot -into $tb_t_slot_group -radix hex&#xD;&#xA;## set tb_c_identifier_group [add_wave_group c_identifier(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/c_identifier_channel_number -into $tb_c_identifier_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/c_identifier_operating_class -into $tb_c_identifier_group -radix hex&#xD;&#xA;## set tb_s_class_group [add_wave_group s_class(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/s_class -into $tb_s_class_group -radix hex&#xD;&#xA;## set tb_up_group [add_wave_group up(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/up -into $tb_up_group -radix hex&#xD;&#xA;## set tb_data_group [add_wave_group data(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/data_q0 -into $tb_data_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/data_ce0 -into $tb_data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/data_address0 -into $tb_data_group -radix hex&#xD;&#xA;## set tb_source_addr_group [add_wave_group source_addr(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_send_frame_top/source_addr_mac_q1 -into $tb_source_addr_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/source_addr_mac_ce1 -into $tb_source_addr_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/source_addr_mac_address1 -into $tb_source_addr_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/source_addr_mac_q0 -into $tb_source_addr_group -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/source_addr_mac_ce0 -into $tb_source_addr_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_send_frame_top/source_addr_mac_address0 -into $tb_source_addr_group -radix hex&#xD;&#xA;## save_wave_config send_frame.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;65325000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 65365 ns : File &quot;E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/send_frame.autotb.v&quot; Line 960&#xD;&#xA;## quit" projectName="fyp" solutionName="solution1" date="2020-11-19T12:18:11.978+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.875 ; gain = 534.207&#xD;&#xA;Contents of report file './report/send_frame_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019&#xD;&#xA;| Date         : Thu Nov 19 12:30:04 2020&#xD;&#xA;| Host         : DESKTOP-V5A9UPS running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/send_frame_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7a35t-cpg236&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.23 2018-06-13&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xD;&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xD;&#xA;  Merge Timing Exceptions                    :  Yes&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 70 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 38 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      2.279        0.000                      0                 5871        0.258        0.000                      0                 5871        3.750        0.000                       0                  3460  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              2.279        0.000                      0                 5871        0.258        0.000                      0                 5871        3.750        0.000                       0                  3460  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.279ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             2.279ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/p/CLK&#xD;&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176_reg[29]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        7.699ns  (logic 3.163ns (41.085%)  route 4.536ns (58.915%))&#xD;&#xA;  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT6=3)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/ap_clk&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/p/CLK&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         DSP48E1 (Prop_dsp48e1_CLK_P[18])&#xD;&#xA;                                                      0.434     1.407 f  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/p/P[18]&#xD;&#xA;                         net (fo=2, unplaced)         0.800     2.207    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/P[3]&#xD;&#xA;                         LUT1 (Prop_lut1_I0_O)        0.124     2.331 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/add_ln13_fu_90_p2_carry_i_2/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     2.331    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24_n_21&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.550     2.881 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/add_ln13_fu_90_p2_carry/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.009     2.890    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/add_ln13_fu_90_p2_carry_n_1&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[2])&#xD;&#xA;                                                      0.256     3.146 f  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/add_ln13_fu_90_p2_carry__0/O[2]&#xD;&#xA;                         net (fo=3, unplaced)         0.923     4.069    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/zext_ln13_1_fu_95_p1[7]&#xD;&#xA;                         LUT3 (Prop_lut3_I0_O)        0.301     4.370 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176[30]_i_36/O&#xD;&#xA;                         net (fo=17, unplaced)        0.958     5.328    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176[27]_i_14_2&#xD;&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124     5.452 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176[30]_i_20/O&#xD;&#xA;                         net (fo=4, unplaced)         0.926     6.378    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176[30]_i_20_n_1&#xD;&#xA;                         LUT6 (Prop_lut6_I1_O)        0.124     6.502 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176[27]_i_14/O&#xD;&#xA;                         net (fo=3, unplaced)         0.920     7.422    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24_n_23&#xD;&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124     7.546 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176[19]_i_4/O&#xD;&#xA;                         net (fo=1, unplaced)         0.000     7.546    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[19][1]&#xD;&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xD;&#xA;                                                      0.550     8.096 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[19]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.096    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[19]_i_1_n_1&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.114     8.210 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[23]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.210    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[23]_i_1_n_1&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xD;&#xA;                                                      0.114     8.324 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[27]_i_1/CO[3]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.324    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[27]_i_1_n_1&#xD;&#xA;                         CARRY4 (Prop_carry4_CI_O[1])&#xD;&#xA;                                                      0.348     8.672 r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24/send_frame_mul_mucud_DSP48_0_U/trunc_ln14_reg_176_reg[30]_i_1/O[1]&#xD;&#xA;                         net (fo=1, unplaced)         0.000     8.672    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_mul_mucud_U24_n_51&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176_reg[29]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=3459, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176_reg[29]/C&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/trunc_ln14_reg_176_reg[29]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         10.951    &#xD;&#xA;                         arrival time                          -8.672    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  2.279    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.258ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/D&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))&#xD;&#xA;  Logic Levels:           1  (LUT3=1)&#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=3459, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/Q&#xD;&#xA;                         net (fo=1, unplaced)         0.131     0.682    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/ap_return_preg_reg[9][0]&#xD;&#xA;                         LUT3 (Prop_lut3_I2_O)        0.098     0.780 r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/ap_return_preg[0]_i_1__4/O&#xD;&#xA;                         net (fo=5, unplaced)         0.000     0.780    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/grp_ma_unitdatax_request_fu_344_vo_backoff_counter[0]&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=3459, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]/C&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/ap_return_preg_reg[0]&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.523    &#xD;&#xA;                         arrival time                           0.780    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.258    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/mac_data_U/ma_unitdatax_requeOg_ram_U/ram_reg/CLKARDCLK&#xD;&#xA;Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram_reg_0_15_0_0/SP/CLK&#xD;&#xA;High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram_reg_0_15_0_0/SP/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (2 bram18) + 2 * (0 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 20800 41600 90 100 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 3466 3414 18 2 0 9 0 0 0&#xD;&#xA;HLS EXTRACTION: generated E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/report/verilog/send_frame_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2019.2&#xD;&#xA;Project:             fyp&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7a35t-cpg236-1&#xD;&#xA;Report date:         Thu Nov 19 12:30:04 +0530 2020&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:           3466&#xD;&#xA;FF:            3414&#xD;&#xA;DSP:             18&#xD;&#xA;BRAM:             2&#xD;&#xA;SRL:              9&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    7.721&#xD;&#xA;Timing met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/report/verilog/send_frame_export.rpt" projectName="fyp" solutionName="solution1" date="2020-11-19T12:30:04.675+0530" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="fyp" solutionName="solution1" date="2020-11-19T12:29:44.707+0530" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1071.090 ; gain = 325.316&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1118.969 ; gain = 373.195&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1119.043 ; gain = 373.270&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1128.652 ; gain = 382.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.469 ; gain = 398.695&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.469 ; gain = 398.695&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.469 ; gain = 398.695&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.469 ; gain = 398.695&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.469 ; gain = 398.695&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.469 ; gain = 398.695&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |   100|&#xD;&#xA;|2     |  bd_0_i |bd_0   |   100|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.469 ; gain = 398.695&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.469 ; gain = 384.090&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.469 ; gain = 398.695" projectName="fyp" solutionName="solution1" date="2020-11-19T12:29:44.695+0530" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;FREQ_HZ=100000000.0 &#xD;&#xA;Wrote  : &lt;E:\FYP\HLS\MAC_SAP\fyp\solution1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xA;VHDL Output written to : E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xA;VHDL Output written to : E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xA;VHDL Output written to : E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xA;Using BD top: bd_0_wrapper" projectName="fyp" solutionName="solution1" date="2020-11-19T12:27:22.714+0530" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
