
V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088e4  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08008abc  08008abc  00009abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d24  08008d24  0000a488  2**0
                  CONTENTS
  4 .ARM          00000008  08008d24  08008d24  00009d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d2c  08008d2c  0000a488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d2c  08008d2c  00009d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d30  08008d30  00009d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000488  20000000  08008d34  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015f4  20000488  080091bc  0000a488  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001a7c  080091bc  0000aa7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a488  2**0
                  CONTENTS, READONLY
 12 .debug_line   0003e406  00000000  00000000  0000a4b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000073  00000000  00000000  000488be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0003ef92  00000000  00000000  00048931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007b9e  00000000  00000000  000878c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ad8  00000000  00000000  0008f468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00138696  00000000  00000000  00090f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002ea2  00000000  00000000  001c95d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 000187e6  00000000  00000000  001cc478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  000330bf  00000000  00000000  001e4c5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00217d1d  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000046e4  00000000  00000000  00217d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000488 	.word	0x20000488
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008aa4 	.word	0x08008aa4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000048c 	.word	0x2000048c
 8000214:	08008aa4 	.word	0x08008aa4

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__aeabi_d2uiz>:
 80007e4:	004a      	lsls	r2, r1, #1
 80007e6:	d211      	bcs.n	800080c <__aeabi_d2uiz+0x28>
 80007e8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007ec:	d211      	bcs.n	8000812 <__aeabi_d2uiz+0x2e>
 80007ee:	d50d      	bpl.n	800080c <__aeabi_d2uiz+0x28>
 80007f0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007f8:	d40e      	bmi.n	8000818 <__aeabi_d2uiz+0x34>
 80007fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000802:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000806:	fa23 f002 	lsr.w	r0, r3, r2
 800080a:	4770      	bx	lr
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	4770      	bx	lr
 8000812:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000816:	d102      	bne.n	800081e <__aeabi_d2uiz+0x3a>
 8000818:	f04f 30ff 	mov.w	r0, #4294967295
 800081c:	4770      	bx	lr
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	4770      	bx	lr

08000824 <__aeabi_uldivmod>:
 8000824:	b953      	cbnz	r3, 800083c <__aeabi_uldivmod+0x18>
 8000826:	b94a      	cbnz	r2, 800083c <__aeabi_uldivmod+0x18>
 8000828:	2900      	cmp	r1, #0
 800082a:	bf08      	it	eq
 800082c:	2800      	cmpeq	r0, #0
 800082e:	bf1c      	itt	ne
 8000830:	f04f 31ff 	movne.w	r1, #4294967295
 8000834:	f04f 30ff 	movne.w	r0, #4294967295
 8000838:	f000 b96a 	b.w	8000b10 <__aeabi_idiv0>
 800083c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000840:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000844:	f000 f806 	bl	8000854 <__udivmoddi4>
 8000848:	f8dd e004 	ldr.w	lr, [sp, #4]
 800084c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000850:	b004      	add	sp, #16
 8000852:	4770      	bx	lr

08000854 <__udivmoddi4>:
 8000854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000858:	9d08      	ldr	r5, [sp, #32]
 800085a:	460c      	mov	r4, r1
 800085c:	2b00      	cmp	r3, #0
 800085e:	d14e      	bne.n	80008fe <__udivmoddi4+0xaa>
 8000860:	4694      	mov	ip, r2
 8000862:	458c      	cmp	ip, r1
 8000864:	4686      	mov	lr, r0
 8000866:	fab2 f282 	clz	r2, r2
 800086a:	d962      	bls.n	8000932 <__udivmoddi4+0xde>
 800086c:	b14a      	cbz	r2, 8000882 <__udivmoddi4+0x2e>
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	4091      	lsls	r1, r2
 8000874:	fa20 f303 	lsr.w	r3, r0, r3
 8000878:	fa0c fc02 	lsl.w	ip, ip, r2
 800087c:	4319      	orrs	r1, r3
 800087e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000882:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000886:	fa1f f68c 	uxth.w	r6, ip
 800088a:	fbb1 f4f7 	udiv	r4, r1, r7
 800088e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000892:	fb07 1114 	mls	r1, r7, r4, r1
 8000896:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800089a:	fb04 f106 	mul.w	r1, r4, r6
 800089e:	4299      	cmp	r1, r3
 80008a0:	d90a      	bls.n	80008b8 <__udivmoddi4+0x64>
 80008a2:	eb1c 0303 	adds.w	r3, ip, r3
 80008a6:	f104 30ff 	add.w	r0, r4, #4294967295
 80008aa:	f080 8112 	bcs.w	8000ad2 <__udivmoddi4+0x27e>
 80008ae:	4299      	cmp	r1, r3
 80008b0:	f240 810f 	bls.w	8000ad2 <__udivmoddi4+0x27e>
 80008b4:	3c02      	subs	r4, #2
 80008b6:	4463      	add	r3, ip
 80008b8:	1a59      	subs	r1, r3, r1
 80008ba:	fa1f f38e 	uxth.w	r3, lr
 80008be:	fbb1 f0f7 	udiv	r0, r1, r7
 80008c2:	fb07 1110 	mls	r1, r7, r0, r1
 80008c6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008ca:	fb00 f606 	mul.w	r6, r0, r6
 80008ce:	429e      	cmp	r6, r3
 80008d0:	d90a      	bls.n	80008e8 <__udivmoddi4+0x94>
 80008d2:	eb1c 0303 	adds.w	r3, ip, r3
 80008d6:	f100 31ff 	add.w	r1, r0, #4294967295
 80008da:	f080 80fc 	bcs.w	8000ad6 <__udivmoddi4+0x282>
 80008de:	429e      	cmp	r6, r3
 80008e0:	f240 80f9 	bls.w	8000ad6 <__udivmoddi4+0x282>
 80008e4:	4463      	add	r3, ip
 80008e6:	3802      	subs	r0, #2
 80008e8:	1b9b      	subs	r3, r3, r6
 80008ea:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80008ee:	2100      	movs	r1, #0
 80008f0:	b11d      	cbz	r5, 80008fa <__udivmoddi4+0xa6>
 80008f2:	40d3      	lsrs	r3, r2
 80008f4:	2200      	movs	r2, #0
 80008f6:	e9c5 3200 	strd	r3, r2, [r5]
 80008fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008fe:	428b      	cmp	r3, r1
 8000900:	d905      	bls.n	800090e <__udivmoddi4+0xba>
 8000902:	b10d      	cbz	r5, 8000908 <__udivmoddi4+0xb4>
 8000904:	e9c5 0100 	strd	r0, r1, [r5]
 8000908:	2100      	movs	r1, #0
 800090a:	4608      	mov	r0, r1
 800090c:	e7f5      	b.n	80008fa <__udivmoddi4+0xa6>
 800090e:	fab3 f183 	clz	r1, r3
 8000912:	2900      	cmp	r1, #0
 8000914:	d146      	bne.n	80009a4 <__udivmoddi4+0x150>
 8000916:	42a3      	cmp	r3, r4
 8000918:	d302      	bcc.n	8000920 <__udivmoddi4+0xcc>
 800091a:	4290      	cmp	r0, r2
 800091c:	f0c0 80f0 	bcc.w	8000b00 <__udivmoddi4+0x2ac>
 8000920:	1a86      	subs	r6, r0, r2
 8000922:	eb64 0303 	sbc.w	r3, r4, r3
 8000926:	2001      	movs	r0, #1
 8000928:	2d00      	cmp	r5, #0
 800092a:	d0e6      	beq.n	80008fa <__udivmoddi4+0xa6>
 800092c:	e9c5 6300 	strd	r6, r3, [r5]
 8000930:	e7e3      	b.n	80008fa <__udivmoddi4+0xa6>
 8000932:	2a00      	cmp	r2, #0
 8000934:	f040 8090 	bne.w	8000a58 <__udivmoddi4+0x204>
 8000938:	eba1 040c 	sub.w	r4, r1, ip
 800093c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000940:	fa1f f78c 	uxth.w	r7, ip
 8000944:	2101      	movs	r1, #1
 8000946:	fbb4 f6f8 	udiv	r6, r4, r8
 800094a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800094e:	fb08 4416 	mls	r4, r8, r6, r4
 8000952:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000956:	fb07 f006 	mul.w	r0, r7, r6
 800095a:	4298      	cmp	r0, r3
 800095c:	d908      	bls.n	8000970 <__udivmoddi4+0x11c>
 800095e:	eb1c 0303 	adds.w	r3, ip, r3
 8000962:	f106 34ff 	add.w	r4, r6, #4294967295
 8000966:	d202      	bcs.n	800096e <__udivmoddi4+0x11a>
 8000968:	4298      	cmp	r0, r3
 800096a:	f200 80cd 	bhi.w	8000b08 <__udivmoddi4+0x2b4>
 800096e:	4626      	mov	r6, r4
 8000970:	1a1c      	subs	r4, r3, r0
 8000972:	fa1f f38e 	uxth.w	r3, lr
 8000976:	fbb4 f0f8 	udiv	r0, r4, r8
 800097a:	fb08 4410 	mls	r4, r8, r0, r4
 800097e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000982:	fb00 f707 	mul.w	r7, r0, r7
 8000986:	429f      	cmp	r7, r3
 8000988:	d908      	bls.n	800099c <__udivmoddi4+0x148>
 800098a:	eb1c 0303 	adds.w	r3, ip, r3
 800098e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000992:	d202      	bcs.n	800099a <__udivmoddi4+0x146>
 8000994:	429f      	cmp	r7, r3
 8000996:	f200 80b0 	bhi.w	8000afa <__udivmoddi4+0x2a6>
 800099a:	4620      	mov	r0, r4
 800099c:	1bdb      	subs	r3, r3, r7
 800099e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009a2:	e7a5      	b.n	80008f0 <__udivmoddi4+0x9c>
 80009a4:	f1c1 0620 	rsb	r6, r1, #32
 80009a8:	408b      	lsls	r3, r1
 80009aa:	fa22 f706 	lsr.w	r7, r2, r6
 80009ae:	431f      	orrs	r7, r3
 80009b0:	fa20 fc06 	lsr.w	ip, r0, r6
 80009b4:	fa04 f301 	lsl.w	r3, r4, r1
 80009b8:	ea43 030c 	orr.w	r3, r3, ip
 80009bc:	40f4      	lsrs	r4, r6
 80009be:	fa00 f801 	lsl.w	r8, r0, r1
 80009c2:	0c38      	lsrs	r0, r7, #16
 80009c4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80009c8:	fbb4 fef0 	udiv	lr, r4, r0
 80009cc:	fa1f fc87 	uxth.w	ip, r7
 80009d0:	fb00 441e 	mls	r4, r0, lr, r4
 80009d4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009d8:	fb0e f90c 	mul.w	r9, lr, ip
 80009dc:	45a1      	cmp	r9, r4
 80009de:	fa02 f201 	lsl.w	r2, r2, r1
 80009e2:	d90a      	bls.n	80009fa <__udivmoddi4+0x1a6>
 80009e4:	193c      	adds	r4, r7, r4
 80009e6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80009ea:	f080 8084 	bcs.w	8000af6 <__udivmoddi4+0x2a2>
 80009ee:	45a1      	cmp	r9, r4
 80009f0:	f240 8081 	bls.w	8000af6 <__udivmoddi4+0x2a2>
 80009f4:	f1ae 0e02 	sub.w	lr, lr, #2
 80009f8:	443c      	add	r4, r7
 80009fa:	eba4 0409 	sub.w	r4, r4, r9
 80009fe:	fa1f f983 	uxth.w	r9, r3
 8000a02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000a06:	fb00 4413 	mls	r4, r0, r3, r4
 8000a0a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a0e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a12:	45a4      	cmp	ip, r4
 8000a14:	d907      	bls.n	8000a26 <__udivmoddi4+0x1d2>
 8000a16:	193c      	adds	r4, r7, r4
 8000a18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a1c:	d267      	bcs.n	8000aee <__udivmoddi4+0x29a>
 8000a1e:	45a4      	cmp	ip, r4
 8000a20:	d965      	bls.n	8000aee <__udivmoddi4+0x29a>
 8000a22:	3b02      	subs	r3, #2
 8000a24:	443c      	add	r4, r7
 8000a26:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000a2a:	fba0 9302 	umull	r9, r3, r0, r2
 8000a2e:	eba4 040c 	sub.w	r4, r4, ip
 8000a32:	429c      	cmp	r4, r3
 8000a34:	46ce      	mov	lr, r9
 8000a36:	469c      	mov	ip, r3
 8000a38:	d351      	bcc.n	8000ade <__udivmoddi4+0x28a>
 8000a3a:	d04e      	beq.n	8000ada <__udivmoddi4+0x286>
 8000a3c:	b155      	cbz	r5, 8000a54 <__udivmoddi4+0x200>
 8000a3e:	ebb8 030e 	subs.w	r3, r8, lr
 8000a42:	eb64 040c 	sbc.w	r4, r4, ip
 8000a46:	fa04 f606 	lsl.w	r6, r4, r6
 8000a4a:	40cb      	lsrs	r3, r1
 8000a4c:	431e      	orrs	r6, r3
 8000a4e:	40cc      	lsrs	r4, r1
 8000a50:	e9c5 6400 	strd	r6, r4, [r5]
 8000a54:	2100      	movs	r1, #0
 8000a56:	e750      	b.n	80008fa <__udivmoddi4+0xa6>
 8000a58:	f1c2 0320 	rsb	r3, r2, #32
 8000a5c:	fa20 f103 	lsr.w	r1, r0, r3
 8000a60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a64:	fa24 f303 	lsr.w	r3, r4, r3
 8000a68:	4094      	lsls	r4, r2
 8000a6a:	430c      	orrs	r4, r1
 8000a6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a70:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a74:	fa1f f78c 	uxth.w	r7, ip
 8000a78:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a7c:	fb08 3110 	mls	r1, r8, r0, r3
 8000a80:	0c23      	lsrs	r3, r4, #16
 8000a82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a86:	fb00 f107 	mul.w	r1, r0, r7
 8000a8a:	4299      	cmp	r1, r3
 8000a8c:	d908      	bls.n	8000aa0 <__udivmoddi4+0x24c>
 8000a8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000a92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a96:	d22c      	bcs.n	8000af2 <__udivmoddi4+0x29e>
 8000a98:	4299      	cmp	r1, r3
 8000a9a:	d92a      	bls.n	8000af2 <__udivmoddi4+0x29e>
 8000a9c:	3802      	subs	r0, #2
 8000a9e:	4463      	add	r3, ip
 8000aa0:	1a5b      	subs	r3, r3, r1
 8000aa2:	b2a4      	uxth	r4, r4
 8000aa4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000aa8:	fb08 3311 	mls	r3, r8, r1, r3
 8000aac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ab0:	fb01 f307 	mul.w	r3, r1, r7
 8000ab4:	42a3      	cmp	r3, r4
 8000ab6:	d908      	bls.n	8000aca <__udivmoddi4+0x276>
 8000ab8:	eb1c 0404 	adds.w	r4, ip, r4
 8000abc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ac0:	d213      	bcs.n	8000aea <__udivmoddi4+0x296>
 8000ac2:	42a3      	cmp	r3, r4
 8000ac4:	d911      	bls.n	8000aea <__udivmoddi4+0x296>
 8000ac6:	3902      	subs	r1, #2
 8000ac8:	4464      	add	r4, ip
 8000aca:	1ae4      	subs	r4, r4, r3
 8000acc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ad0:	e739      	b.n	8000946 <__udivmoddi4+0xf2>
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	e6f0      	b.n	80008b8 <__udivmoddi4+0x64>
 8000ad6:	4608      	mov	r0, r1
 8000ad8:	e706      	b.n	80008e8 <__udivmoddi4+0x94>
 8000ada:	45c8      	cmp	r8, r9
 8000adc:	d2ae      	bcs.n	8000a3c <__udivmoddi4+0x1e8>
 8000ade:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ae2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ae6:	3801      	subs	r0, #1
 8000ae8:	e7a8      	b.n	8000a3c <__udivmoddi4+0x1e8>
 8000aea:	4631      	mov	r1, r6
 8000aec:	e7ed      	b.n	8000aca <__udivmoddi4+0x276>
 8000aee:	4603      	mov	r3, r0
 8000af0:	e799      	b.n	8000a26 <__udivmoddi4+0x1d2>
 8000af2:	4630      	mov	r0, r6
 8000af4:	e7d4      	b.n	8000aa0 <__udivmoddi4+0x24c>
 8000af6:	46d6      	mov	lr, sl
 8000af8:	e77f      	b.n	80009fa <__udivmoddi4+0x1a6>
 8000afa:	4463      	add	r3, ip
 8000afc:	3802      	subs	r0, #2
 8000afe:	e74d      	b.n	800099c <__udivmoddi4+0x148>
 8000b00:	4606      	mov	r6, r0
 8000b02:	4623      	mov	r3, r4
 8000b04:	4608      	mov	r0, r1
 8000b06:	e70f      	b.n	8000928 <__udivmoddi4+0xd4>
 8000b08:	3e02      	subs	r6, #2
 8000b0a:	4463      	add	r3, ip
 8000b0c:	e730      	b.n	8000970 <__udivmoddi4+0x11c>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_idiv0>:
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b14:	480d      	ldr	r0, [pc, #52]	@ (8000b4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b18:	f003 f8ee 	bl	8003cf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b1c:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b1e:	490d      	ldr	r1, [pc, #52]	@ (8000b54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b20:	4a0d      	ldr	r2, [pc, #52]	@ (8000b58 <LoopForever+0xe>)
  movs r3, #0
 8000b22:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b24:	e002      	b.n	8000b2c <LoopCopyDataInit>

08000b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b2a:	3304      	adds	r3, #4

08000b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b30:	d3f9      	bcc.n	8000b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b32:	4a0a      	ldr	r2, [pc, #40]	@ (8000b5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b34:	4c0a      	ldr	r4, [pc, #40]	@ (8000b60 <LoopForever+0x16>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b38:	e001      	b.n	8000b3e <LoopFillZerobss>

08000b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b3c:	3204      	adds	r2, #4

08000b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b40:	d3fb      	bcc.n	8000b3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b42:	f007 ff7d 	bl	8008a40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b46:	f000 fba9 	bl	800129c <main>

08000b4a <LoopForever>:

LoopForever:
    b LoopForever
 8000b4a:	e7fe      	b.n	8000b4a <LoopForever>
  ldr   r0, =_estack
 8000b4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b54:	20000488 	.word	0x20000488
  ldr r2, =_sidata
 8000b58:	08008d34 	.word	0x08008d34
  ldr r2, =_sbss
 8000b5c:	20000488 	.word	0x20000488
  ldr r4, =_ebss
 8000b60:	20001a7c 	.word	0x20001a7c

08000b64 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b64:	e7fe      	b.n	8000b64 <ADC3_IRQHandler>
	...

08000b68 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000b68:	b570      	push	{r4, r5, r6, lr}
 8000b6a:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 8000b6c:	6940      	ldr	r0, [r0, #20]
 8000b6e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000b70:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000b72:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
    /* Configure UART to receive first packet*/
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000b74:	6d65      	ldr	r5, [r4, #84]	@ 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000b76:	f8a4 3064 	strh.w	r3, [r4, #100]	@ 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8000b7a:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000b7e:	6960      	ldr	r0, [r4, #20]
 8000b80:	f104 011c 	add.w	r1, r4, #28
 8000b84:	462b      	mov	r3, r5
 8000b86:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000b88:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000b8c:	4718      	bx	r3
 8000b8e:	bf00      	nop

08000b90 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000b90:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000b92:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 8000b94:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000b96:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000b9a:	4c1e      	ldr	r4, [pc, #120]	@ (8000c14 <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000b9c:	01db      	lsls	r3, r3, #7
 8000b9e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000ba2:	784a      	ldrb	r2, [r1, #1]
 8000ba4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000ba8:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000baa:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000bae:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 8000bb8:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000bbc:	5ca2      	ldrb	r2, [r4, r2]
 8000bbe:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000bc2:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000bc4:	5ca2      	ldrb	r2, [r4, r2]
 8000bc6:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 8000bca:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000bcc:	5ca2      	ldrb	r2, [r4, r2]
 8000bce:	4c12      	ldr	r4, [pc, #72]	@ (8000c18 <ASPEP_sendBeacon+0x88>)
 8000bd0:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000bd4:	5ca2      	ldrb	r2, [r4, r2]
 8000bd6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000bda:	f043 0305 	orr.w	r3, r3, #5
 8000bde:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be0:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000be2:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000be4:	b14b      	cbz	r3, 8000bfa <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000be6:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 8000be8:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000bec:	b913      	cbnz	r3, 8000bf4 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8000bf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000bf8:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000bfa:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000c04:	6481      	str	r1, [r0, #72]	@ 0x48
 8000c06:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000c08:	2204      	movs	r2, #4
 8000c0a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
}
 8000c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000c10:	6940      	ldr	r0, [r0, #20]
 8000c12:	4718      	bx	r3
 8000c14:	08008acc 	.word	0x08008acc
 8000c18:	08008abc 	.word	0x08008abc

08000c1c <ASPEP_sendPing>:
{
 8000c1c:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000c1e:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000c20:	f890 c060 	ldrb.w	ip, [r0, #96]	@ 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000c24:	f890 4063 	ldrb.w	r4, [r0, #99]	@ 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000c28:	4d1d      	ldr	r5, [pc, #116]	@ (8000ca0 <ASPEP_sendPing+0x84>)
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000c2a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000c2e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000c32:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000c36:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8000c3a:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000c3e:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000c42:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	4c16      	ldr	r4, [pc, #88]	@ (8000ca4 <ASPEP_sendPing+0x88>)
 8000c4a:	f042 0206 	orr.w	r2, r2, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000c4e:	f043 0106 	orr.w	r1, r3, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000c52:	5ca2      	ldrb	r2, [r4, r2]
 8000c54:	ea82 2213 	eor.w	r2, r2, r3, lsr #8
 8000c58:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000c5a:	5ca2      	ldrb	r2, [r4, r2]
 8000c5c:	ea82 4213 	eor.w	r2, r2, r3, lsr #16
 8000c60:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000c62:	5ca2      	ldrb	r2, [r4, r2]
 8000c64:	ea82 6313 	eor.w	r3, r2, r3, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000c68:	5ceb      	ldrb	r3, [r5, r3]
 8000c6a:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000c6e:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000c70:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000c72:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8000c74:	b143      	cbz	r3, 8000c88 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c76:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000c78:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000c7c:	b913      	cbnz	r3, 8000c84 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
}
 8000c84:	bc30      	pop	{r4, r5}
 8000c86:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000c88:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000c92:	6481      	str	r1, [r0, #72]	@ 0x48
 8000c94:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000c96:	2204      	movs	r2, #4
 8000c98:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8000c9a:	6940      	ldr	r0, [r0, #20]
}
 8000c9c:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000c9e:	4718      	bx	r3
 8000ca0:	08008abc 	.word	0x08008abc
 8000ca4:	08008acc 	.word	0x08008acc

08000ca8 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 8000ca8:	2a0a      	cmp	r2, #10
 8000caa:	d009      	beq.n	8000cc0 <ASPEP_getBuffer+0x18>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8000cac:	f890 3036 	ldrb.w	r3, [r0, #54]	@ 0x36
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d91d      	bls.n	8000cf0 <ASPEP_getBuffer+0x48>
 8000cb4:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d90d      	bls.n	8000cd8 <ASPEP_getBuffer+0x30>
        result = false;
 8000cbc:	2000      	movs	r0, #0
}
 8000cbe:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8000cc0:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d8f9      	bhi.n	8000cbc <ASPEP_getBuffer+0x14>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000cc8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
        pHandle->syncBuffer.state = writeLock;
 8000cca:	2201      	movs	r2, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000ccc:	3304      	adds	r3, #4
 8000cce:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8000cd0:	f880 202e 	strb.w	r2, [r0, #46]	@ 0x2e
  bool result = true;
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000cd8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
          pHandle->asyncBufferB.state = writeLock;
 8000cda:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000cde:	f100 0238 	add.w	r2, r0, #56	@ 0x38
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000ce2:	3304      	adds	r3, #4
          pHandle->asyncBufferB.state = writeLock;
 8000ce4:	f880 c03e 	strb.w	ip, [r0, #62]	@ 0x3e
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000ce8:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000cea:	600b      	str	r3, [r1, #0]
  bool result = true;
 8000cec:	2001      	movs	r0, #1
 8000cee:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000cf0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000cf2:	f04f 0c01 	mov.w	ip, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000cf6:	f100 0230 	add.w	r2, r0, #48	@ 0x30
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000cfa:	3304      	adds	r3, #4
          pHandle->asyncBufferA.state = writeLock;
 8000cfc:	f880 c036 	strb.w	ip, [r0, #54]	@ 0x36
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000d00:	6402      	str	r2, [r0, #64]	@ 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000d02:	600b      	str	r3, [r1, #0]
 8000d04:	e7f2      	b.n	8000cec <ASPEP_getBuffer+0x44>
 8000d06:	bf00      	nop

08000d08 <ASPEP_sendPacket>:
{
 8000d08:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000d0a:	f890 0064 	ldrb.w	r0, [r0, #100]	@ 0x64
 8000d0e:	2802      	cmp	r0, #2
 8000d10:	d001      	beq.n	8000d16 <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 8000d12:	2002      	movs	r0, #2
 8000d14:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000d16:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 8000d1a:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000d1e:	f89c 006c 	ldrb.w	r0, [ip, #108]	@ 0x6c
 8000d22:	2801      	cmp	r0, #1
 8000d24:	d104      	bne.n	8000d30 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8000d26:	f64f 60ca 	movw	r0, #65226	@ 0xfeca
 8000d2a:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000d2c:	3202      	adds	r2, #2
 8000d2e:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000d30:	2b0a      	cmp	r3, #10
 8000d32:	d105      	bne.n	8000d40 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8000d34:	f89c 0010 	ldrb.w	r0, [ip, #16]
 8000d38:	b348      	cbz	r0, 8000d8e <ASPEP_sendPacket+0x86>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 8000d3a:	2000      	movs	r0, #0
 8000d3c:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8000d40:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8000d44:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000d46:	4d34      	ldr	r5, [pc, #208]	@ (8000e18 <ASPEP_sendPacket+0x110>)
 8000d48:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000d4a:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000d4c:	5d2e      	ldrb	r6, [r5, r4]
 8000d4e:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8000d52:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000d54:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000d58:	5d2e      	ldrb	r6, [r5, r4]
 8000d5a:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8000d5e:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000d60:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000d62:	5d2c      	ldrb	r4, [r5, r4]
 8000d64:	f3c0 6503 	ubfx	r5, r0, #24, #4
 8000d68:	406c      	eors	r4, r5
 8000d6a:	4d2c      	ldr	r5, [pc, #176]	@ (8000e1c <ASPEP_sendPacket+0x114>)
  *headerPtr |= (uint32_t)crc << 28;
 8000d6c:	5d2c      	ldrb	r4, [r5, r4]
 8000d6e:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 8000d72:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000d76:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000d78:	f8dc 1048 	ldr.w	r1, [ip, #72]	@ 0x48
 8000d7c:	b1b9      	cbz	r1, 8000dae <ASPEP_sendPacket+0xa6>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d7e:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8000d80:	2b09      	cmp	r3, #9
 8000d82:	d006      	beq.n	8000d92 <ASPEP_sendPacket+0x8a>
      else if (MCTL_SYNC == dataType)
 8000d84:	2b0a      	cmp	r3, #10
 8000d86:	d02a      	beq.n	8000dde <ASPEP_sendPacket+0xd6>
      else if(ASPEP_CTRL == dataType)
 8000d88:	b37b      	cbz	r3, 8000dea <ASPEP_sendPacket+0xe2>
  uint8_t result = ASPEP_OK;
 8000d8a:	2000      	movs	r0, #0
}
 8000d8c:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8000d8e:	2001      	movs	r0, #1
}
 8000d90:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000d92:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 8000d96:	6819      	ldr	r1, [r3, #0]
  uint8_t result = ASPEP_OK;
 8000d98:	458e      	cmp	lr, r1
 8000d9a:	bf14      	ite	ne
 8000d9c:	2003      	movne	r0, #3
 8000d9e:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8000da0:	f8dc 1044 	ldr.w	r1, [ip, #68]	@ 0x44
 8000da4:	b3a1      	cbz	r1, 8000e10 <ASPEP_sendPacket+0x108>
        pHandle->lastRequestedAsyncBuff->state = pending;
 8000da6:	2102      	movs	r1, #2
 8000da8:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 8000daa:	809a      	strh	r2, [r3, #4]
}
 8000dac:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 8000dae:	2b09      	cmp	r3, #9
 8000db0:	d029      	beq.n	8000e06 <ASPEP_sendPacket+0xfe>
      else if (MCTL_SYNC == dataType)
 8000db2:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 8000db4:	f04f 0303 	mov.w	r3, #3
 8000db8:	bf0b      	itete	eq
 8000dba:	f88c 302e 	strbeq.w	r3, [ip, #46]	@ 0x2e
        pHandle->ctrlBuffer.state = readLock;
 8000dbe:	f88c 3024 	strbne.w	r3, [ip, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000dc2:	f10c 0328 	addeq.w	r3, ip, #40	@ 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000dc6:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8000dca:	f8cc 3048 	str.w	r3, [ip, #72]	@ 0x48
 8000dce:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000dd0:	f8dc 3058 	ldr.w	r3, [ip, #88]	@ 0x58
 8000dd4:	f8dc 0014 	ldr.w	r0, [ip, #20]
 8000dd8:	4671      	mov	r1, lr
 8000dda:	4798      	blx	r3
 8000ddc:	e7d5      	b.n	8000d8a <ASPEP_sendPacket+0x82>
        if (pHandle -> syncBuffer.state != writeLock)
 8000dde:	f89c 302e 	ldrb.w	r3, [ip, #46]	@ 0x2e
 8000de2:	2b01      	cmp	r3, #1
 8000de4:	d009      	beq.n	8000dfa <ASPEP_sendPacket+0xf2>
          result = ASPEP_BUFFER_ERROR;
 8000de6:	2003      	movs	r0, #3
}
 8000de8:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->ctrlBuffer.state != available)
 8000dea:	f89c 3024 	ldrb.w	r3, [ip, #36]	@ 0x24
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d1f9      	bne.n	8000de6 <ASPEP_sendPacket+0xde>
          pHandle->ctrlBuffer.state = pending;
 8000df2:	2302      	movs	r3, #2
 8000df4:	f88c 3024 	strb.w	r3, [ip, #36]	@ 0x24
 8000df8:	e7c7      	b.n	8000d8a <ASPEP_sendPacket+0x82>
          pHandle->syncBuffer.state = pending;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	f88c 302e 	strb.w	r3, [ip, #46]	@ 0x2e
          pHandle->syncBuffer.length = bufferLength;
 8000e00:	f8ac 202c 	strh.w	r2, [ip, #44]	@ 0x2c
 8000e04:	e7c1      	b.n	8000d8a <ASPEP_sendPacket+0x82>
        pHandle->lastRequestedAsyncBuff->state = readLock;
 8000e06:	f8dc 3040 	ldr.w	r3, [ip, #64]	@ 0x40
 8000e0a:	2103      	movs	r1, #3
 8000e0c:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8000e0e:	e7dc      	b.n	8000dca <ASPEP_sendPacket+0xc2>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000e10:	f8cc 3044 	str.w	r3, [ip, #68]	@ 0x44
 8000e14:	e7c7      	b.n	8000da6 <ASPEP_sendPacket+0x9e>
 8000e16:	bf00      	nop
 8000e18:	08008acc 	.word	0x08008acc
 8000e1c:	08008abc 	.word	0x08008abc

08000e20 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8000e20:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8000e22:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8000e26:	2b03      	cmp	r3, #3
{
 8000e28:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 8000e2a:	d013      	beq.n	8000e54 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8000e2c:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 8000e2e:	2100      	movs	r1, #0
 8000e30:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8000e32:	f890 202e 	ldrb.w	r2, [r0, #46]	@ 0x2e
 8000e36:	2a02      	cmp	r2, #2
 8000e38:	d013      	beq.n	8000e62 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d11d      	bne.n	8000e7a <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000e3e:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000e42:	6d83      	ldr	r3, [r0, #88]	@ 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8000e44:	6481      	str	r1, [r0, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8000e46:	2204      	movs	r2, #4
 8000e48:	6940      	ldr	r0, [r0, #20]
 8000e4a:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000e52:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8000e54:	f890 302e 	ldrb.w	r3, [r0, #46]	@ 0x2e
      pHandle->ctrlBuffer.state = available;
 8000e58:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 8000e5a:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8000e5c:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
    if (pHandle->syncBuffer.state == pending)
 8000e60:	d10b      	bne.n	8000e7a <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000e62:	f104 0028 	add.w	r0, r4, #40	@ 0x28
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000e66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000e68:	64a0      	str	r0, [r4, #72]	@ 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8000e6a:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8000e6c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000e6e:	6960      	ldr	r0, [r4, #20]
 8000e70:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8000e72:	2303      	movs	r3, #3
 8000e74:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
}
 8000e78:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8000e7a:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8000e7c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000e7e:	b1cb      	cbz	r3, 8000eb4 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8000e80:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8000e82:	64a3      	str	r3, [r4, #72]	@ 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8000e84:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 8000e86:	6819      	ldr	r1, [r3, #0]
 8000e88:	889a      	ldrh	r2, [r3, #4]
 8000e8a:	6960      	ldr	r0, [r4, #20]
 8000e8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000e8e:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8000e90:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d007      	beq.n	8000ea8 <ASPEP_HWDataTransmittedIT+0x88>
 8000e98:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d003      	beq.n	8000ea8 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	6463      	str	r3, [r4, #68]	@ 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8000ea4:	b662      	cpsie	i
}
 8000ea6:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 8000ea8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8000eaa:	0063      	lsls	r3, r4, #1
 8000eac:	3368      	adds	r3, #104	@ 0x68
 8000eae:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8000eb0:	6463      	str	r3, [r4, #68]	@ 0x44
        {
 8000eb2:	e7f7      	b.n	8000ea4 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 8000eb4:	64a3      	str	r3, [r4, #72]	@ 0x48
 8000eb6:	e7f5      	b.n	8000ea4 <ASPEP_HWDataTransmittedIT+0x84>

08000eb8 <ASPEP_RXframeProcess>:
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 8000eb8:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 8000ebc:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 8000ebe:	f04f 0c00 	mov.w	ip, #0
{
 8000ec2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ec6:	4604      	mov	r4, r0
    *packetLength = 0;
 8000ec8:	f8a1 c000 	strh.w	ip, [r1]
    if (pHandle->NewPacketAvailable)
 8000ecc:	b1cb      	cbz	r3, 8000f02 <ASPEP_RXframeProcess+0x4a>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 8000ece:	f890 3064 	ldrb.w	r3, [r0, #100]	@ 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 8000ed2:	f880 c061 	strb.w	ip, [r0, #97]	@ 0x61
      switch (pHandle->ASPEP_State)
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d055      	beq.n	8000f86 <ASPEP_RXframeProcess+0xce>
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d018      	beq.n	8000f10 <ASPEP_RXframeProcess+0x58>
 8000ede:	b933      	cbnz	r3, 8000eee <ASPEP_RXframeProcess+0x36>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 8000ee0:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8000ee2:	2905      	cmp	r1, #5
 8000ee4:	f000 80e3 	beq.w	80010ae <ASPEP_RXframeProcess+0x1f6>
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
          }
          else if (PING == pHandle->rxPacketType)
 8000ee8:	2906      	cmp	r1, #6
 8000eea:	f000 8129 	beq.w	8001140 <ASPEP_RXframeProcess+0x288>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000eee:	2500      	movs	r5, #0

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000ef0:	6960      	ldr	r0, [r4, #20]
 8000ef2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000ef4:	2204      	movs	r2, #4
 8000ef6:	f104 011c 	add.w	r1, r4, #28
 8000efa:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 8000efc:	4628      	mov	r0, r5
 8000efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 8000f02:	f890 3062 	ldrb.w	r3, [r0, #98]	@ 0x62
 8000f06:	b9bb      	cbnz	r3, 8000f38 <ASPEP_RXframeProcess+0x80>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8000f08:	2500      	movs	r5, #0
}
 8000f0a:	4628      	mov	r0, r5
 8000f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8000f10:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8000f12:	2b05      	cmp	r3, #5
 8000f14:	d045      	beq.n	8000fa2 <ASPEP_RXframeProcess+0xea>
          else if (PING == pHandle->rxPacketType)
 8000f16:	2b06      	cmp	r3, #6
 8000f18:	f000 8118 	beq.w	800114c <ASPEP_RXframeProcess+0x294>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8000f1c:	2b09      	cmp	r3, #9
 8000f1e:	d1e6      	bne.n	8000eee <ASPEP_RXframeProcess+0x36>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000f20:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
              *packetLength = pHandle->rxLengthASPEP;
 8000f24:	f8b0 205c 	ldrh.w	r2, [r0, #92]	@ 0x5c
              result = pHandle->rxBuffer;
 8000f28:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000f2a:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000f2c:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8000f2e:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8000f32:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 8000f34:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 8000f36:	e7db      	b.n	8000ef0 <ASPEP_RXframeProcess+0x38>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000f38:	eb03 2303 	add.w	r3, r3, r3, lsl #8
 8000f3c:	021b      	lsls	r3, r3, #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000f3e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000f42:	488b      	ldr	r0, [pc, #556]	@ (8001170 <ASPEP_RXframeProcess+0x2b8>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000f44:	4d8b      	ldr	r5, [pc, #556]	@ (8001174 <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000f46:	f082 0209 	eor.w	r2, r2, #9
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 8000f4a:	f043 010f 	orr.w	r1, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000f4e:	5c82      	ldrb	r2, [r0, r2]
 8000f50:	ea82 4313 	eor.w	r3, r2, r3, lsr #16
 8000f54:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000f56:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 8000f58:	5ceb      	ldrb	r3, [r5, r3]
 8000f5a:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000f5e:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000f60:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000f62:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	f000 80f7 	beq.w	8001158 <ASPEP_RXframeProcess+0x2a0>
  __ASM volatile ("cpsie i" : : : "memory");
 8000f6a:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000f6c:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8000f70:	b913      	cbnz	r3, 8000f78 <ASPEP_RXframeProcess+0xc0>
          pHandle->ctrlBuffer.state = pending;
 8000f72:	2302      	movs	r3, #2
 8000f74:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 8000f78:	2200      	movs	r2, #0
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8000f7a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8000f7c:	6960      	ldr	r0, [r4, #20]
      pHandle->badPacketFlag = ASPEP_OK;
 8000f7e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8000f82:	4798      	blx	r3
 8000f84:	e7c0      	b.n	8000f08 <ASPEP_RXframeProcess+0x50>
          if (BEACON == pHandle->rxPacketType)
 8000f86:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8000f88:	2905      	cmp	r1, #5
 8000f8a:	d04f      	beq.n	800102c <ASPEP_RXframeProcess+0x174>
          else if (PING == pHandle->rxPacketType)
 8000f8c:	2906      	cmp	r1, #6
 8000f8e:	d1ae      	bne.n	8000eee <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8000f90:	4619      	mov	r1, r3
 8000f92:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8000f96:	f7ff fe41 	bl	8000c1c <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
 8000fa0:	e7a5      	b.n	8000eee <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000fa2:	f894 e01d 	ldrb.w	lr, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000fa6:	f894 506d 	ldrb.w	r5, [r4, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000faa:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000fac:	f894 606c 	ldrb.w	r6, [r4, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000fb0:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000fb4:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8000fb8:	f00e 0e3f 	and.w	lr, lr, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000fbc:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000fbe:	4575      	cmp	r5, lr
 8000fc0:	bf28      	it	cs
 8000fc2:	4675      	movcs	r5, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000fc4:	42b0      	cmp	r0, r6
 8000fc6:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000fc8:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000fcc:	bf28      	it	cs
 8000fce:	4631      	movcs	r1, r6
 8000fd0:	4663      	mov	r3, ip
 8000fd2:	f361 0307 	bfi	r3, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000fd6:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000fda:	45b8      	cmp	r8, r7
 8000fdc:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000fde:	f365 230f 	bfi	r3, r5, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000fe2:	bf28      	it	cs
 8000fe4:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000fe6:	45ca      	cmp	sl, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000fe8:	f361 4317 	bfi	r3, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8000fec:	4651      	mov	r1, sl
 8000fee:	bf28      	it	cs
 8000ff0:	4649      	movcs	r1, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ff2:	f361 631f 	bfi	r3, r1, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000ff6:	42b0      	cmp	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000ff8:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000ffa:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 8000ffe:	d80f      	bhi.n	8001020 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001000:	45ae      	cmp	lr, r5
 8001002:	d80d      	bhi.n	8001020 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001004:	45b8      	cmp	r8, r7
 8001006:	d80b      	bhi.n	8001020 <ASPEP_RXframeProcess+0x168>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001008:	45ca      	cmp	sl, r9
 800100a:	d809      	bhi.n	8001020 <ASPEP_RXframeProcess+0x168>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 800100c:	f894 c070 	ldrb.w	ip, [r4, #112]	@ 0x70
 8001010:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001014:	ebac 0c02 	sub.w	ip, ip, r2
 8001018:	fabc fc8c 	clz	ip, ip
 800101c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8001020:	f884 c064 	strb.w	ip, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001024:	4620      	mov	r0, r4
 8001026:	f7ff fdb3 	bl	8000b90 <ASPEP_sendBeacon>
 800102a:	e760      	b.n	8000eee <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800102c:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800102e:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001032:	7f01      	ldrb	r1, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001034:	f890 006d 	ldrb.w	r0, [r0, #109]	@ 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001038:	f894 706e 	ldrb.w	r7, [r4, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800103c:	f894 e06f 	ldrb.w	lr, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001040:	f005 053f 	and.w	r5, r5, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001044:	09c9      	lsrs	r1, r1, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001046:	42a8      	cmp	r0, r5
 8001048:	bf28      	it	cs
 800104a:	4628      	movcs	r0, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800104c:	42b1      	cmp	r1, r6
 800104e:	4663      	mov	r3, ip
 8001050:	468c      	mov	ip, r1
 8001052:	bf28      	it	cs
 8001054:	46b4      	movcs	ip, r6
 8001056:	f36c 0307 	bfi	r3, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800105a:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 800105e:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001062:	45bc      	cmp	ip, r7
 8001064:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001066:	f360 230f 	bfi	r3, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800106a:	bf28      	it	cs
 800106c:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800106e:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001070:	f369 4317 	bfi	r3, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001074:	46c1      	mov	r9, r8
 8001076:	bf28      	it	cs
 8001078:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800107a:	f369 631f 	bfi	r3, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800107e:	42b1      	cmp	r1, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001080:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001082:	d80b      	bhi.n	800109c <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001084:	4285      	cmp	r5, r0
 8001086:	d809      	bhi.n	800109c <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001088:	45bc      	cmp	ip, r7
 800108a:	d807      	bhi.n	800109c <ASPEP_RXframeProcess+0x1e4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 800108c:	45f0      	cmp	r8, lr
 800108e:	d805      	bhi.n	800109c <ASPEP_RXframeProcess+0x1e4>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001090:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8001094:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001098:	4293      	cmp	r3, r2
 800109a:	d002      	beq.n	80010a2 <ASPEP_RXframeProcess+0x1ea>
              pHandle->ASPEP_State = ASPEP_IDLE;
 800109c:	2300      	movs	r3, #0
 800109e:	f884 3064 	strb.w	r3, [r4, #100]	@ 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 80010a2:	f104 016c 	add.w	r1, r4, #108	@ 0x6c
 80010a6:	4620      	mov	r0, r4
 80010a8:	f7ff fd72 	bl	8000b90 <ASPEP_sendBeacon>
 80010ac:	e71f      	b.n	8000eee <ASPEP_RXframeProcess+0x36>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80010ae:	f890 c01d 	ldrb.w	ip, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80010b2:	f890 106d 	ldrb.w	r1, [r0, #109]	@ 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80010b6:	7f05      	ldrb	r5, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010b8:	f890 606c 	ldrb.w	r6, [r0, #108]	@ 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80010bc:	f890 706e 	ldrb.w	r7, [r0, #110]	@ 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80010c0:	f894 906f 	ldrb.w	r9, [r4, #111]	@ 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80010c4:	f00c 0c3f 	and.w	ip, ip, #63	@ 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80010c8:	09ed      	lsrs	r5, r5, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80010ca:	4561      	cmp	r1, ip
 80010cc:	bf28      	it	cs
 80010ce:	4661      	movcs	r1, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010d0:	42b5      	cmp	r5, r6
 80010d2:	4628      	mov	r0, r5
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80010d4:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010d8:	bf28      	it	cs
 80010da:	4630      	movcs	r0, r6
 80010dc:	f360 0307 	bfi	r3, r0, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80010e0:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80010e4:	45b8      	cmp	r8, r7
 80010e6:	4640      	mov	r0, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010e8:	f361 230f 	bfi	r3, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80010ec:	bf28      	it	cs
 80010ee:	4638      	movcs	r0, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80010f0:	45ca      	cmp	sl, r9
 80010f2:	46d6      	mov	lr, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010f4:	f360 4317 	bfi	r3, r0, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80010f8:	bf28      	it	cs
 80010fa:	46ce      	movcs	lr, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80010fc:	f36e 631f 	bfi	r3, lr, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001100:	42b5      	cmp	r5, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001102:	66e3      	str	r3, [r4, #108]	@ 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001104:	d8cd      	bhi.n	80010a2 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001106:	458c      	cmp	ip, r1
 8001108:	d8cb      	bhi.n	80010a2 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 800110a:	45b8      	cmp	r8, r7
 800110c:	d8c9      	bhi.n	80010a2 <ASPEP_RXframeProcess+0x1ea>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 800110e:	45ca      	cmp	sl, r9
 8001110:	d8c7      	bhi.n	80010a2 <ASPEP_RXframeProcess+0x1ea>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001112:	f894 3070 	ldrb.w	r3, [r4, #112]	@ 0x70
 8001116:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800111a:	4293      	cmp	r3, r2
 800111c:	d1c1      	bne.n	80010a2 <ASPEP_RXframeProcess+0x1ea>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800111e:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001120:	1c42      	adds	r2, r0, #1
 8001122:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001124:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001126:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8001128:	ea4f 1e8e 	mov.w	lr, lr, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800112c:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 800112e:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001130:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8001132:	f8a4 e00e 	strh.w	lr, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001136:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 800113a:	f884 1064 	strb.w	r1, [r4, #100]	@ 0x64
 800113e:	e7b0      	b.n	80010a2 <ASPEP_RXframeProcess+0x1ea>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8001140:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001144:	4619      	mov	r1, r3
 8001146:	f7ff fd69 	bl	8000c1c <ASPEP_sendPing>
 800114a:	e6d0      	b.n	8000eee <ASPEP_RXframeProcess+0x36>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 800114c:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001150:	2101      	movs	r1, #1
 8001152:	f7ff fd63 	bl	8000c1c <ASPEP_sendPing>
 8001156:	e6ca      	b.n	8000eee <ASPEP_RXframeProcess+0x36>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8001158:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 800115c:	2303      	movs	r3, #3
 800115e:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8001162:	64a1      	str	r1, [r4, #72]	@ 0x48
 8001164:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001166:	2204      	movs	r2, #4
 8001168:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800116a:	6960      	ldr	r0, [r4, #20]
 800116c:	4798      	blx	r3
 800116e:	e703      	b.n	8000f78 <ASPEP_RXframeProcess+0xc0>
 8001170:	08008acc 	.word	0x08008acc
 8001174:	08008abc 	.word	0x08008abc

08001178 <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8001178:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 800117a:	f890 3065 	ldrb.w	r3, [r0, #101]	@ 0x65
{
 800117e:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8001180:	b13b      	cbz	r3, 8001192 <ASPEP_HWDataReceivedIT+0x1a>
 8001182:	2b01      	cmp	r3, #1
 8001184:	d104      	bne.n	8001190 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001186:	2200      	movs	r2, #0
 8001188:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 800118c:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8001190:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8001192:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001194:	4a1e      	ldr	r2, [pc, #120]	@ (8001210 <ASPEP_HWDataReceivedIT+0x98>)
 8001196:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001198:	5cd3      	ldrb	r3, [r2, r3]
 800119a:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800119e:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80011a0:	5cd3      	ldrb	r3, [r2, r3]
 80011a2:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 80011a6:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 80011a8:	5cd3      	ldrb	r3, [r2, r3]
 80011aa:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 80011ae:	5cd3      	ldrb	r3, [r2, r3]
 80011b0:	b95b      	cbnz	r3, 80011ca <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 80011b2:	7f03      	ldrb	r3, [r0, #28]
 80011b4:	f003 030f 	and.w	r3, r3, #15
 80011b8:	2b06      	cmp	r3, #6
 80011ba:	6683      	str	r3, [r0, #104]	@ 0x68
          switch (pHandle->rxPacketType)
 80011bc:	d809      	bhi.n	80011d2 <ASPEP_HWDataReceivedIT+0x5a>
 80011be:	2b04      	cmp	r3, #4
 80011c0:	d81e      	bhi.n	8001200 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 80011c2:	2301      	movs	r3, #1
 80011c4:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
}
 80011c8:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 80011ca:	2304      	movs	r3, #4
 80011cc:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 80011d0:	bd10      	pop	{r4, pc}
 80011d2:	2b09      	cmp	r3, #9
 80011d4:	d1f5      	bne.n	80011c2 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 80011d6:	8b83      	ldrh	r3, [r0, #28]
 80011d8:	091b      	lsrs	r3, r3, #4
 80011da:	f8a0 305c 	strh.w	r3, [r0, #92]	@ 0x5c
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 80011de:	b17b      	cbz	r3, 8001200 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 80011e0:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d30f      	bcc.n	8001208 <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 80011e8:	f890 206c 	ldrb.w	r2, [r0, #108]	@ 0x6c
 80011ec:	6981      	ldr	r1, [r0, #24]
 80011ee:	6940      	ldr	r0, [r0, #20]
 80011f0:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80011f4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80011f6:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 80011f8:	2301      	movs	r3, #1
 80011fa:	f884 3065 	strb.w	r3, [r4, #101]	@ 0x65
}
 80011fe:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 8001200:	2301      	movs	r3, #1
 8001202:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
}
 8001206:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8001208:	2302      	movs	r3, #2
 800120a:	f880 3062 	strb.w	r3, [r0, #98]	@ 0x62
}
 800120e:	bd10      	pop	{r4, pc}
 8001210:	08008acc 	.word	0x08008acc

08001214 <ASPEP_HWReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWReset(ASPEP_Handle_t *pHandle)
{
 8001214:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001216:	2200      	movs	r2, #0
 8001218:	f880 2065 	strb.w	r2, [r0, #101]	@ 0x65
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800121c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800121e:	6940      	ldr	r0, [r0, #20]
 8001220:	2204      	movs	r2, #4
 8001222:	311c      	adds	r1, #28
 8001224:	4718      	bx	r3
 8001226:	bf00      	nop

08001228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001228:	b510      	push	{r4, lr}
 800122a:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122c:	2238      	movs	r2, #56	@ 0x38
 800122e:	2100      	movs	r1, #0
 8001230:	a806      	add	r0, sp, #24
 8001232:	f007 fbfd 	bl	8008a30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001236:	2000      	movs	r0, #0
 8001238:	e9cd 0001 	strd	r0, r0, [sp, #4]
 800123c:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8001240:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001242:	f004 f8b5 	bl	80053b0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001246:	2001      	movs	r0, #1
 8001248:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800124c:	2206      	movs	r2, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800124e:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001252:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001254:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001256:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001258:	2155      	movs	r1, #85	@ 0x55
 800125a:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800125e:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001262:	e9cd 1210 	strd	r1, r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001266:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126a:	f004 f91b 	bl	80054a4 <HAL_RCC_OscConfig>
 800126e:	b108      	cbz	r0, 8001274 <SystemClock_Config+0x4c>
  __ASM volatile ("cpsid i" : : : "memory");
 8001270:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001272:	e7fe      	b.n	8001272 <SystemClock_Config+0x4a>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001274:	2104      	movs	r1, #4
 8001276:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001278:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800127a:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800127e:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001282:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001286:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001288:	f004 fb8a 	bl	80059a0 <HAL_RCC_ClockConfig>
 800128c:	b108      	cbz	r0, 8001292 <SystemClock_Config+0x6a>
 800128e:	b672      	cpsid	i
  while (1)
 8001290:	e7fe      	b.n	8001290 <SystemClock_Config+0x68>
  HAL_RCC_EnableCSS();
 8001292:	f004 fcb3 	bl	8005bfc <HAL_RCC_EnableCSS>
}
 8001296:	b014      	add	sp, #80	@ 0x50
 8001298:	bd10      	pop	{r4, pc}
 800129a:	bf00      	nop

0800129c <main>:
{
 800129c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	2500      	movs	r5, #0
{
 80012a2:	b0ad      	sub	sp, #180	@ 0xb4
  HAL_Init();
 80012a4:	f002 fd58 	bl	8003d58 <HAL_Init>
  SystemClock_Config();
 80012a8:	f7ff ffbe 	bl	8001228 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	e9cd 551d 	strd	r5, r5, [sp, #116]	@ 0x74
 80012b0:	e9cd 551f 	strd	r5, r5, [sp, #124]	@ 0x7c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b4:	4eb3      	ldr	r6, [pc, #716]	@ (8001584 <main+0x2e8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	9521      	str	r5, [sp, #132]	@ 0x84
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b8:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 80012ba:	48b3      	ldr	r0, [pc, #716]	@ (8001588 <main+0x2ec>)
  hadc1.Instance = ADC1;
 80012bc:	f8df b2ec 	ldr.w	fp, [pc, #748]	@ 80015ac <main+0x310>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c0:	f043 0304 	orr.w	r3, r3, #4
 80012c4:	64f3      	str	r3, [r6, #76]	@ 0x4c
 80012c6:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80012c8:	f003 0304 	and.w	r3, r3, #4
 80012cc:	9304      	str	r3, [sp, #16]
 80012ce:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012d0:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80012d2:	f043 0320 	orr.w	r3, r3, #32
 80012d6:	64f3      	str	r3, [r6, #76]	@ 0x4c
 80012d8:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80012da:	f003 0320 	and.w	r3, r3, #32
 80012de:	9305      	str	r3, [sp, #20]
 80012e0:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	64f3      	str	r3, [r6, #76]	@ 0x4c
 80012ea:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	9306      	str	r3, [sp, #24]
 80012f2:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f4:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80012f6:	f043 0302 	orr.w	r3, r3, #2
 80012fa:	64f3      	str	r3, [r6, #76]	@ 0x4c
 80012fc:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 80012fe:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 8001302:	462a      	mov	r2, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001304:	9307      	str	r3, [sp, #28]
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 8001306:	f44f 7100 	mov.w	r1, #512	@ 0x200
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800130a:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin, GPIO_PIN_RESET);
 800130c:	f004 f84a 	bl	80053a4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8001310:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001314:	489c      	ldr	r0, [pc, #624]	@ (8001588 <main+0x2ec>)
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8001316:	931d      	str	r3, [sp, #116]	@ 0x74
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001318:	a91d      	add	r1, sp, #116	@ 0x74
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800131a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131e:	2401      	movs	r4, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	951f      	str	r5, [sp, #124]	@ 0x7c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001322:	931e      	str	r3, [sp, #120]	@ 0x78
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001324:	2702      	movs	r7, #2
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001326:	f003 ff35 	bl	8005194 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_BEMF_DIVIDER_Pin;
 800132a:	f44f 7300 	mov.w	r3, #512	@ 0x200
  HAL_GPIO_Init(M1_BEMF_DIVIDER_GPIO_Port, &GPIO_InitStruct);
 800132e:	4896      	ldr	r0, [pc, #600]	@ (8001588 <main+0x2ec>)
 8001330:	a91d      	add	r1, sp, #116	@ 0x74
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	e9cd 341d 	strd	r3, r4, [sp, #116]	@ 0x74
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	e9cd 751f 	strd	r7, r5, [sp, #124]	@ 0x7c
  HAL_GPIO_Init(M1_BEMF_DIVIDER_GPIO_Port, &GPIO_InitStruct);
 800133a:	f003 ff2b 	bl	8005194 <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800133e:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8001340:	f043 0304 	orr.w	r3, r3, #4
 8001344:	64b3      	str	r3, [r6, #72]	@ 0x48
 8001346:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	9302      	str	r3, [sp, #8]
 800134e:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001350:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8001352:	4323      	orrs	r3, r4
 8001354:	64b3      	str	r3, [r6, #72]	@ 0x48
 8001356:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8001358:	950b      	str	r5, [sp, #44]	@ 0x2c
  __HAL_RCC_DMA1_CLK_ENABLE();
 800135a:	4023      	ands	r3, r4
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800135c:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800135e:	9303      	str	r3, [sp, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001360:	223c      	movs	r2, #60	@ 0x3c
 8001362:	a81d      	add	r0, sp, #116	@ 0x74
  ADC_MultiModeTypeDef multimode = {0};
 8001364:	e9cd 550c 	strd	r5, r5, [sp, #48]	@ 0x30
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001368:	e9cd 550f 	strd	r5, r5, [sp, #60]	@ 0x3c
 800136c:	e9cd 5511 	strd	r5, r5, [sp, #68]	@ 0x44
 8001370:	e9cd 5513 	strd	r5, r5, [sp, #76]	@ 0x4c
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001374:	9b03      	ldr	r3, [sp, #12]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001376:	950e      	str	r5, [sp, #56]	@ 0x38
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001378:	f007 fb5a 	bl	8008a30 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 800137c:	2220      	movs	r2, #32
 800137e:	4629      	mov	r1, r5
 8001380:	a815      	add	r0, sp, #84	@ 0x54
 8001382:	f007 fb55 	bl	8008a30 <memset>
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001386:	f44f 4600 	mov.w	r6, #32768	@ 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800138a:	e9cb 5501 	strd	r5, r5, [fp, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800138e:	e9cb 5404 	strd	r5, r4, [fp, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001392:	e9cb 550b 	strd	r5, r5, [fp, #44]	@ 0x2c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001396:	f8ab 501c 	strh.w	r5, [fp, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800139a:	f88b 5024 	strb.w	r5, [fp, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800139e:	f88b 5038 	strb.w	r5, [fp, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013a2:	f8cb 503c 	str.w	r5, [fp, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80013a6:	f88b 5040 	strb.w	r5, [fp, #64]	@ 0x40
  hadc1.Instance = ADC1;
 80013aa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013ae:	2504      	movs	r5, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013b0:	4658      	mov	r0, fp
  hadc1.Init.NbrOfConversion = 2;
 80013b2:	f8cb 7020 	str.w	r7, [fp, #32]
  hadc1.Instance = ADC1;
 80013b6:	f8cb 2000 	str.w	r2, [fp]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80013ba:	f8cb 600c 	str.w	r6, [fp, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013be:	f8cb 5018 	str.w	r5, [fp, #24]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013c2:	f002 fcf3 	bl	8003dac <HAL_ADC_Init>
 80013c6:	b108      	cbz	r0, 80013cc <main+0x130>
 80013c8:	b672      	cpsid	i
  while (1)
 80013ca:	e7fe      	b.n	80013ca <main+0x12e>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013cc:	900b      	str	r0, [sp, #44]	@ 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80013ce:	a90b      	add	r1, sp, #44	@ 0x2c
 80013d0:	4658      	mov	r0, fp
 80013d2:	f003 fd0b 	bl	8004dec <HAL_ADCEx_MultiModeConfigChannel>
 80013d6:	b108      	cbz	r0, 80013dc <main+0x140>
 80013d8:	b672      	cpsid	i
  while (1)
 80013da:	e7fe      	b.n	80013da <main+0x13e>
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_INJEC;
 80013dc:	4f6b      	ldr	r7, [pc, #428]	@ (800158c <main+0x2f0>)
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80013de:	4b6c      	ldr	r3, [pc, #432]	@ (8001590 <main+0x2f4>)
  AnalogWDGConfig.ITMode = DISABLE;
 80013e0:	f88d 0044 	strb.w	r0, [sp, #68]	@ 0x44
  AnalogWDGConfig.LowThreshold = 0;
 80013e4:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80013e8:	9014      	str	r0, [sp, #80]	@ 0x50
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_INJEC;
 80013ea:	f04f 7aa0 	mov.w	sl, #20971520	@ 0x1400000
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80013ee:	a90e      	add	r1, sp, #56	@ 0x38
 80013f0:	4658      	mov	r0, fp
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_INJEC;
 80013f2:	e9cd a70f 	strd	sl, r7, [sp, #60]	@ 0x3c
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80013f6:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80013f8:	f003 f872 	bl	80044e0 <HAL_ADC_AnalogWDGConfig>
 80013fc:	b108      	cbz	r0, 8001402 <main+0x166>
 80013fe:	b672      	cpsid	i
  while (1)
 8001400:	e7fe      	b.n	8001400 <main+0x164>
  sConfigInjected.InjectedOffset = 0;
 8001402:	e9cd 5021 	strd	r5, r0, [sp, #132]	@ 0x84
  sConfigInjected.InjectedChannel = ADC_CHANNEL_9;
 8001406:	971d      	str	r7, [sp, #116]	@ 0x74
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001408:	f8ad 0098 	strh.w	r0, [sp, #152]	@ 0x98
  sConfigInjected.QueueInjectedContext = DISABLE;
 800140c:	f88d 009a 	strb.w	r0, [sp, #154]	@ 0x9a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001410:	f88d 00a4 	strb.w	r0, [sp, #164]	@ 0xa4
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001414:	f04f 0909 	mov.w	r9, #9
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001418:	277f      	movs	r7, #127	@ 0x7f
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING;
 800141a:	f04f 0880 	mov.w	r8, #128	@ 0x80
 800141e:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001422:	a91d      	add	r1, sp, #116	@ 0x74
 8001424:	4658      	mov	r0, fp
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING;
 8001426:	e9cd 8327 	strd	r8, r3, [sp, #156]	@ 0x9c
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800142a:	951f      	str	r5, [sp, #124]	@ 0x7c
  sConfigInjected.InjectedNbrOfConversion = 1;
 800142c:	9425      	str	r4, [sp, #148]	@ 0x94
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800142e:	f8cd 9078 	str.w	r9, [sp, #120]	@ 0x78
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001432:	9720      	str	r7, [sp, #128]	@ 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001434:	f003 f9d4 	bl	80047e0 <HAL_ADCEx_InjectedConfigChannel>
 8001438:	b108      	cbz	r0, 800143e <main+0x1a2>
 800143a:	b672      	cpsid	i
  while (1)
 800143c:	e7fe      	b.n	800143c <main+0x1a0>
  sConfig.Offset = 0;
 800143e:	901a      	str	r0, [sp, #104]	@ 0x68
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001440:	4854      	ldr	r0, [pc, #336]	@ (8001594 <main+0x2f8>)
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001442:	9519      	str	r5, [sp, #100]	@ 0x64
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001444:	2206      	movs	r2, #6
 8001446:	e9cd 0215 	strd	r0, r2, [sp, #84]	@ 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800144a:	a915      	add	r1, sp, #84	@ 0x54
 800144c:	4658      	mov	r0, fp
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800144e:	e9cd 5717 	strd	r5, r7, [sp, #92]	@ 0x5c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001452:	f002 fdc7 	bl	8003fe4 <HAL_ADC_ConfigChannel>
 8001456:	b108      	cbz	r0, 800145c <main+0x1c0>
 8001458:	b672      	cpsid	i
  while (1)
 800145a:	e7fe      	b.n	800145a <main+0x1be>
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800145c:	494e      	ldr	r1, [pc, #312]	@ (8001598 <main+0x2fc>)
 800145e:	230c      	movs	r3, #12
 8001460:	e9cd 1315 	strd	r1, r3, [sp, #84]	@ 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001464:	4658      	mov	r0, fp
 8001466:	a915      	add	r1, sp, #84	@ 0x54
 8001468:	f002 fdbc 	bl	8003fe4 <HAL_ADC_ConfigChannel>
 800146c:	4601      	mov	r1, r0
 800146e:	b108      	cbz	r0, 8001474 <main+0x1d8>
 8001470:	b672      	cpsid	i
  while (1)
 8001472:	e7fe      	b.n	8001472 <main+0x1d6>
  hadc2.Instance = ADC2;
 8001474:	f8df b138 	ldr.w	fp, [pc, #312]	@ 80015b0 <main+0x314>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001478:	901b      	str	r0, [sp, #108]	@ 0x6c
 800147a:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
 800147e:	e9cd 0017 	strd	r0, r0, [sp, #92]	@ 0x5c
 8001482:	e9cd 0019 	strd	r0, r0, [sp, #100]	@ 0x64
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001486:	223c      	movs	r2, #60	@ 0x3c
 8001488:	9001      	str	r0, [sp, #4]
 800148a:	a81d      	add	r0, sp, #116	@ 0x74
 800148c:	f007 fad0 	bl	8008a30 <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001490:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8001492:	4a42      	ldr	r2, [pc, #264]	@ (800159c <main+0x300>)
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001494:	f8cb 600c 	str.w	r6, [fp, #12]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001498:	4658      	mov	r0, fp
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800149a:	e9cb 1101 	strd	r1, r1, [fp, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800149e:	e9cb 1104 	strd	r1, r1, [fp, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014a2:	f8cb 5018 	str.w	r5, [fp, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80014a6:	f8ab 101c 	strh.w	r1, [fp, #28]
  hadc2.Init.NbrOfConversion = 1;
 80014aa:	f8cb 4020 	str.w	r4, [fp, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80014ae:	f88b 1024 	strb.w	r1, [fp, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80014b2:	f88b 1038 	strb.w	r1, [fp, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014b6:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80014ba:	f88b 1040 	strb.w	r1, [fp, #64]	@ 0x40
  hadc2.Instance = ADC2;
 80014be:	f8cb 2000 	str.w	r2, [fp]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80014c2:	f002 fc73 	bl	8003dac <HAL_ADC_Init>
 80014c6:	b108      	cbz	r0, 80014cc <main+0x230>
 80014c8:	b672      	cpsid	i
  while (1)
 80014ca:	e7fe      	b.n	80014ca <main+0x22e>
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80014cc:	4b30      	ldr	r3, [pc, #192]	@ (8001590 <main+0x2f4>)
  AnalogWDGConfig.ITMode = DISABLE;
 80014ce:	f88d 0060 	strb.w	r0, [sp, #96]	@ 0x60
  AnalogWDGConfig.LowThreshold = 0;
 80014d2:	e9cd 0019 	strd	r0, r0, [sp, #100]	@ 0x64
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80014d6:	901b      	str	r0, [sp, #108]	@ 0x6c
  AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 80014d8:	4e31      	ldr	r6, [pc, #196]	@ (80015a0 <main+0x304>)
 80014da:	9617      	str	r6, [sp, #92]	@ 0x5c
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80014dc:	a915      	add	r1, sp, #84	@ 0x54
 80014de:	4658      	mov	r0, fp
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_INJEC;
 80014e0:	e9cd 3a15 	strd	r3, sl, [sp, #84]	@ 0x54
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 80014e4:	f002 fffc 	bl	80044e0 <HAL_ADC_AnalogWDGConfig>
 80014e8:	4602      	mov	r2, r0
 80014ea:	b108      	cbz	r0, 80014f0 <main+0x254>
 80014ec:	b672      	cpsid	i
  while (1)
 80014ee:	e7fe      	b.n	80014ee <main+0x252>
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING;
 80014f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80014f4:	4658      	mov	r0, fp
 80014f6:	a91d      	add	r1, sp, #116	@ 0x74
  sConfigInjected.InjectedOffset = 0;
 80014f8:	e9cd 5221 	strd	r5, r2, [sp, #132]	@ 0x84
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80014fc:	951f      	str	r5, [sp, #124]	@ 0x7c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80014fe:	e9cd 691d 	strd	r6, r9, [sp, #116]	@ 0x74
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001502:	9720      	str	r7, [sp, #128]	@ 0x80
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001504:	f8cd 809c 	str.w	r8, [sp, #156]	@ 0x9c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING;
 8001508:	9328      	str	r3, [sp, #160]	@ 0xa0
  sConfigInjected.InjectedNbrOfConversion = 1;
 800150a:	9425      	str	r4, [sp, #148]	@ 0x94
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800150c:	f8ad 2098 	strh.w	r2, [sp, #152]	@ 0x98
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001510:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001514:	f88d 20a4 	strb.w	r2, [sp, #164]	@ 0xa4
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001518:	f003 f962 	bl	80047e0 <HAL_ADCEx_InjectedConfigChannel>
 800151c:	4605      	mov	r5, r0
 800151e:	b108      	cbz	r0, 8001524 <main+0x288>
 8001520:	b672      	cpsid	i
  while (1)
 8001522:	e7fe      	b.n	8001522 <main+0x286>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001524:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 8001528:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800152c:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001530:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
 8001534:	e9cd 0017 	strd	r0, r0, [sp, #92]	@ 0x5c
 8001538:	e9cd 0019 	strd	r0, r0, [sp, #100]	@ 0x64
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800153c:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8001540:	9008      	str	r0, [sp, #32]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001542:	900d      	str	r0, [sp, #52]	@ 0x34
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001544:	901b      	str	r0, [sp, #108]	@ 0x6c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001546:	4601      	mov	r1, r0
 8001548:	2234      	movs	r2, #52	@ 0x34
 800154a:	a81d      	add	r0, sp, #116	@ 0x74
 800154c:	f007 fa70 	bl	8008a30 <memset>
  htim1.Instance = TIM1;
 8001550:	4814      	ldr	r0, [pc, #80]	@ (80015a4 <main+0x308>)
 8001552:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <main+0x30c>)
 8001554:	6003      	str	r3, [r0, #0]
  htim1.Init.Period = (PWM_PERIOD_CYCLES);
 8001556:	f640 137c 	movw	r3, #2428	@ 0x97c
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155a:	e9c0 5501 	strd	r5, r5, [r0, #4]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 800155e:	6144      	str	r4, [r0, #20]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001560:	6105      	str	r5, [r0, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001562:	6185      	str	r5, [r0, #24]
  htim1.Init.Period = (PWM_PERIOD_CYCLES);
 8001564:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001566:	f004 fda7 	bl	80060b8 <HAL_TIM_Base_Init>
 800156a:	b108      	cbz	r0, 8001570 <main+0x2d4>
 800156c:	b672      	cpsid	i
  while (1)
 800156e:	e7fe      	b.n	800156e <main+0x2d2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001570:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001574:	480b      	ldr	r0, [pc, #44]	@ (80015a4 <main+0x308>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001576:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001578:	a90e      	add	r1, sp, #56	@ 0x38
 800157a:	f004 fedf 	bl	800633c <HAL_TIM_ConfigClockSource>
 800157e:	b1c8      	cbz	r0, 80015b4 <main+0x318>
 8001580:	b672      	cpsid	i
  while (1)
 8001582:	e7fe      	b.n	8001582 <main+0x2e6>
 8001584:	40021000 	.word	0x40021000
 8001588:	48000800 	.word	0x48000800
 800158c:	25b00200 	.word	0x25b00200
 8001590:	7dc00000 	.word	0x7dc00000
 8001594:	08600004 	.word	0x08600004
 8001598:	21800100 	.word	0x21800100
 800159c:	50000100 	.word	0x50000100
 80015a0:	14f00020 	.word	0x14f00020
 80015a4:	20000644 	.word	0x20000644
 80015a8:	40012c00 	.word	0x40012c00
 80015ac:	200006fc 	.word	0x200006fc
 80015b0:	20000690 	.word	0x20000690
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015b4:	4880      	ldr	r0, [pc, #512]	@ (80017b8 <main+0x51c>)
 80015b6:	f004 fe21 	bl	80061fc <HAL_TIM_PWM_Init>
 80015ba:	b108      	cbz	r0, 80015c0 <main+0x324>
 80015bc:	b672      	cpsid	i
  while (1)
 80015be:	e7fe      	b.n	80015be <main+0x322>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80015c0:	2380      	movs	r3, #128	@ 0x80
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015c2:	9009      	str	r0, [sp, #36]	@ 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80015c4:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015c6:	487c      	ldr	r0, [pc, #496]	@ (80017b8 <main+0x51c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80015c8:	2370      	movs	r3, #112	@ 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015ca:	a908      	add	r1, sp, #32
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80015cc:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015ce:	f005 f8c3 	bl	8006758 <HAL_TIMEx_MasterConfigSynchronization>
 80015d2:	b108      	cbz	r0, 80015d8 <main+0x33c>
 80015d4:	b672      	cpsid	i
  while (1)
 80015d6:	e7fe      	b.n	80015d6 <main+0x33a>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80015d8:	2301      	movs	r3, #1
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80015da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80015dc:	4876      	ldr	r0, [pc, #472]	@ (80017b8 <main+0x51c>)
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_LOW;
 80015de:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80015e0:	2102      	movs	r1, #2
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80015e2:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80015e6:	f005 f963 	bl	80068b0 <HAL_TIMEx_ConfigBreakInput>
 80015ea:	4602      	mov	r2, r0
 80015ec:	b108      	cbz	r0, 80015f2 <main+0x356>
 80015ee:	b672      	cpsid	i
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <main+0x354>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f2:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80015f4:	2408      	movs	r4, #8
  sConfigOC.Pulse = 0;
 80015f6:	e9cd 3015 	strd	r3, r0, [sp, #84]	@ 0x54
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80015fa:	e9cd 0417 	strd	r0, r4, [sp, #92]	@ 0x5c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015fe:	e9cd 0019 	strd	r0, r0, [sp, #100]	@ 0x64
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001602:	f44f 7300 	mov.w	r3, #512	@ 0x200
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001606:	486c      	ldr	r0, [pc, #432]	@ (80017b8 <main+0x51c>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001608:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800160a:	a915      	add	r1, sp, #84	@ 0x54
 800160c:	f004 ffb6 	bl	800657c <HAL_TIM_PWM_ConfigChannel>
 8001610:	b108      	cbz	r0, 8001616 <main+0x37a>
 8001612:	b672      	cpsid	i
  while (1)
 8001614:	e7fe      	b.n	8001614 <main+0x378>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001616:	4868      	ldr	r0, [pc, #416]	@ (80017b8 <main+0x51c>)
 8001618:	2204      	movs	r2, #4
 800161a:	a915      	add	r1, sp, #84	@ 0x54
 800161c:	f004 ffae 	bl	800657c <HAL_TIM_PWM_ConfigChannel>
 8001620:	b108      	cbz	r0, 8001626 <main+0x38a>
 8001622:	b672      	cpsid	i
  while (1)
 8001624:	e7fe      	b.n	8001624 <main+0x388>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001626:	4864      	ldr	r0, [pc, #400]	@ (80017b8 <main+0x51c>)
 8001628:	4622      	mov	r2, r4
 800162a:	a915      	add	r1, sp, #84	@ 0x54
 800162c:	f004 ffa6 	bl	800657c <HAL_TIM_PWM_ConfigChannel>
 8001630:	b108      	cbz	r0, 8001636 <main+0x39a>
 8001632:	b672      	cpsid	i
  while (1)
 8001634:	e7fe      	b.n	8001634 <main+0x398>
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001636:	9018      	str	r0, [sp, #96]	@ 0x60
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001638:	901b      	str	r0, [sp, #108]	@ 0x6c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800163a:	220c      	movs	r2, #12
 800163c:	485e      	ldr	r0, [pc, #376]	@ (80017b8 <main+0x51c>)
 800163e:	a915      	add	r1, sp, #84	@ 0x54
 8001640:	f004 ff9c 	bl	800657c <HAL_TIM_PWM_ConfigChannel>
 8001644:	b108      	cbz	r0, 800164a <main+0x3ae>
 8001646:	b672      	cpsid	i
  while (1)
 8001648:	e7fe      	b.n	8001648 <main+0x3ac>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800164a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800164e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001652:	e9cd 121d 	strd	r1, r2, [sp, #116]	@ 0x74
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001656:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800165a:	e9cd 0221 	strd	r0, r2, [sp, #132]	@ 0x84
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 800165e:	2564      	movs	r5, #100	@ 0x64
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8001660:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001664:	e9cd 051f 	strd	r0, r5, [sp, #124]	@ 0x7c
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001668:	e9cd 0023 	strd	r0, r0, [sp, #140]	@ 0x8c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800166c:	e9cd 0028 	strd	r0, r0, [sp, #160]	@ 0xa0
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8001670:	9225      	str	r2, [sp, #148]	@ 0x94
  sBreakDeadTimeConfig.Break2Filter = 3;
 8001672:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001676:	2203      	movs	r2, #3
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001678:	484f      	ldr	r0, [pc, #316]	@ (80017b8 <main+0x51c>)
 800167a:	a91d      	add	r1, sp, #116	@ 0x74
  sBreakDeadTimeConfig.Break2Filter = 3;
 800167c:	e9cd 3226 	strd	r3, r2, [sp, #152]	@ 0x98
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001680:	f005 f8c4 	bl	800680c <HAL_TIMEx_ConfigBreakDeadTime>
 8001684:	4604      	mov	r4, r0
 8001686:	b108      	cbz	r0, 800168c <main+0x3f0>
 8001688:	b672      	cpsid	i
  while (1)
 800168a:	e7fe      	b.n	800168a <main+0x3ee>
  HAL_TIM_MspPostInit(&htim1);
 800168c:	484a      	ldr	r0, [pc, #296]	@ (80017b8 <main+0x51c>)
 800168e:	f002 f95b 	bl	8003948 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8001692:	484a      	ldr	r0, [pc, #296]	@ (80017bc <main+0x520>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001694:	9417      	str	r4, [sp, #92]	@ 0x5c
  htim2.Init.Period = LF_TIMER_ARR;
 8001696:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800169a:	e9c0 4302 	strd	r4, r3, [r0, #8]
  htim2.Instance = TIM2;
 800169e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016a2:	e9cd 441d 	strd	r4, r4, [sp, #116]	@ 0x74
 80016a6:	e9cd 441f 	strd	r4, r4, [sp, #124]	@ 0x7c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016aa:	e9cd 4415 	strd	r4, r4, [sp, #84]	@ 0x54
  htim2.Init.Prescaler = LF_TIMER_PSC;
 80016ae:	6045      	str	r5, [r0, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016b0:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b2:	6184      	str	r4, [r0, #24]
  htim2.Instance = TIM2;
 80016b4:	6003      	str	r3, [r0, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016b6:	f004 fcff 	bl	80060b8 <HAL_TIM_Base_Init>
 80016ba:	b108      	cbz	r0, 80016c0 <main+0x424>
 80016bc:	b672      	cpsid	i
  while (1)
 80016be:	e7fe      	b.n	80016be <main+0x422>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016c4:	483d      	ldr	r0, [pc, #244]	@ (80017bc <main+0x520>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c6:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016c8:	a91d      	add	r1, sp, #116	@ 0x74
 80016ca:	f004 fe37 	bl	800633c <HAL_TIM_ConfigClockSource>
 80016ce:	b108      	cbz	r0, 80016d4 <main+0x438>
 80016d0:	b672      	cpsid	i
  while (1)
 80016d2:	e7fe      	b.n	80016d2 <main+0x436>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80016d4:	2380      	movs	r3, #128	@ 0x80
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80016d6:	2210      	movs	r2, #16
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016d8:	4838      	ldr	r0, [pc, #224]	@ (80017bc <main+0x520>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80016da:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016dc:	a915      	add	r1, sp, #84	@ 0x54
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80016de:	9215      	str	r2, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016e0:	f005 f83a 	bl	8006758 <HAL_TIMEx_MasterConfigSynchronization>
 80016e4:	4603      	mov	r3, r0
 80016e6:	b108      	cbz	r0, 80016ec <main+0x450>
 80016e8:	b672      	cpsid	i
  while (1)
 80016ea:	e7fe      	b.n	80016ea <main+0x44e>
  huart2.Instance = USART2;
 80016ec:	4c34      	ldr	r4, [pc, #208]	@ (80017c0 <main+0x524>)
 80016ee:	4835      	ldr	r0, [pc, #212]	@ (80017c4 <main+0x528>)
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016f0:	62a3      	str	r3, [r4, #40]	@ 0x28
  huart2.Init.BaudRate = 1843200;
 80016f2:	f44f 11e1 	mov.w	r1, #1843200	@ 0x1c2000
 80016f6:	e9c4 0100 	strd	r0, r1, [r4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016fa:	220c      	movs	r2, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016fc:	4620      	mov	r0, r4
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016fe:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001702:	e9c4 3204 	strd	r3, r2, [r4, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001706:	e9c4 3306 	strd	r3, r3, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800170a:	e9c4 3308 	strd	r3, r3, [r4, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800170e:	f005 fc43 	bl	8006f98 <HAL_UART_Init>
 8001712:	4601      	mov	r1, r0
 8001714:	b108      	cbz	r0, 800171a <main+0x47e>
 8001716:	b672      	cpsid	i
  while (1)
 8001718:	e7fe      	b.n	8001718 <main+0x47c>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800171a:	4620      	mov	r0, r4
 800171c:	f005 fc8e 	bl	800703c <HAL_UARTEx_SetTxFifoThreshold>
 8001720:	4601      	mov	r1, r0
 8001722:	b108      	cbz	r0, 8001728 <main+0x48c>
 8001724:	b672      	cpsid	i
  while (1)
 8001726:	e7fe      	b.n	8001726 <main+0x48a>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001728:	4620      	mov	r0, r4
 800172a:	f005 fcc9 	bl	80070c0 <HAL_UARTEx_SetRxFifoThreshold>
 800172e:	b108      	cbz	r0, 8001734 <main+0x498>
 8001730:	b672      	cpsid	i
  while (1)
 8001732:	e7fe      	b.n	8001732 <main+0x496>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001734:	4620      	mov	r0, r4
 8001736:	f005 fc63 	bl	8007000 <HAL_UARTEx_DisableFifoMode>
 800173a:	4604      	mov	r4, r0
 800173c:	b108      	cbz	r0, 8001742 <main+0x4a6>
 800173e:	b672      	cpsid	i
  while (1)
 8001740:	e7fe      	b.n	8001740 <main+0x4a4>
  MX_MotorControl_Init();
 8001742:	f000 fed7 	bl	80024f4 <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8001746:	2103      	movs	r1, #3
 8001748:	2201      	movs	r2, #1
 800174a:	2026      	movs	r0, #38	@ 0x26
 800174c:	f003 fc14 	bl	8004f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001750:	2026      	movs	r0, #38	@ 0x26
 8001752:	f003 fc4d 	bl	8004ff0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8001756:	4622      	mov	r2, r4
 8001758:	2103      	movs	r1, #3
 800175a:	200b      	movs	r0, #11
 800175c:	f003 fc0c 	bl	8004f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001760:	200b      	movs	r0, #11
 8001762:	f003 fc45 	bl	8004ff0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001766:	4622      	mov	r2, r4
 8001768:	4621      	mov	r1, r4
 800176a:	201c      	movs	r0, #28
 800176c:	f003 fc04 	bl	8004f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001770:	201c      	movs	r0, #28
 8001772:	f003 fc3d 	bl	8004ff0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 1, 0);
 8001776:	4622      	mov	r2, r4
 8001778:	2101      	movs	r1, #1
 800177a:	2018      	movs	r0, #24
 800177c:	f003 fbfc 	bl	8004f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001780:	2018      	movs	r0, #24
 8001782:	f003 fc35 	bl	8004ff0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 1, 0);
 8001786:	4622      	mov	r2, r4
 8001788:	2101      	movs	r1, #1
 800178a:	2019      	movs	r0, #25
 800178c:	f003 fbf4 	bl	8004f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001790:	2019      	movs	r0, #25
 8001792:	f003 fc2d 	bl	8004ff0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 1);
 8001796:	4621      	mov	r1, r4
 8001798:	2201      	movs	r2, #1
 800179a:	2012      	movs	r0, #18
 800179c:	f003 fbec 	bl	8004f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80017a0:	2012      	movs	r0, #18
 80017a2:	f003 fc25 	bl	8004ff0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 80017a6:	2028      	movs	r0, #40	@ 0x28
 80017a8:	4622      	mov	r2, r4
 80017aa:	2103      	movs	r1, #3
 80017ac:	f003 fbe4 	bl	8004f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017b0:	2028      	movs	r0, #40	@ 0x28
 80017b2:	f003 fc1d 	bl	8004ff0 <HAL_NVIC_EnableIRQ>
  while (1)
 80017b6:	e7fe      	b.n	80017b6 <main+0x51a>
 80017b8:	20000644 	.word	0x20000644
 80017bc:	200005f8 	.word	0x200005f8
 80017c0:	20000564 	.word	0x20000564
 80017c4:	40004400 	.word	0x40004400

080017c8 <Error_Handler>:
 80017c8:	b672      	cpsid	i
  while (1)
 80017ca:	e7fe      	b.n	80017ca <Error_Handler+0x2>

080017cc <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 80017cc:	4b01      	ldr	r3, [pc, #4]	@ (80017d4 <MC_StartMotor1+0x8>)
 80017ce:	6818      	ldr	r0, [r3, #0]
 80017d0:	f000 b856 	b.w	8001880 <MCI_StartMotor>
 80017d4:	20001a14 	.word	0x20001a14

080017d8 <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 80017d8:	4b01      	ldr	r3, [pc, #4]	@ (80017e0 <MC_StopMotor1+0x8>)
 80017da:	6818      	ldr	r0, [r3, #0]
 80017dc:	f000 b866 	b.w	80018ac <MCI_StopMotor>
 80017e0:	20001a14 	.word	0x20001a14

080017e4 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 80017e4:	4b01      	ldr	r3, [pc, #4]	@ (80017ec <MC_GetSTMStateMotor1+0x8>)
 80017e6:	6818      	ldr	r0, [r3, #0]
 80017e8:	f000 b844 	b.w	8001874 <MCI_GetSTMState>
 80017ec:	20001a14 	.word	0x20001a14

080017f0 <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop

080017f4 <MC_APP_PostMediumFrequencyHook_M1>:
 * @brief Hook function called right after the Medium Frequency Task for Motor 1.
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop

080017f8 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ((hFinalSpeed * pHandle->hFinalSpeed) >= 0)
 80017f8:	89c3      	ldrh	r3, [r0, #14]
    {
      pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
      pHandle->hFinalSpeed = hFinalSpeed;
      pHandle->hDurationms = hDurationms;
 80017fa:	8302      	strh	r2, [r0, #24]
    if ((hFinalSpeed * pHandle->hFinalSpeed) >= 0)
 80017fc:	fb13 f301 	smulbb	r3, r3, r1
 8001800:	2b00      	cmp	r3, #0
      pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001802:	bfab      	itete	ge
 8001804:	2301      	movge	r3, #1
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
      pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
    }
    else
    {
      pHandle->DirectCommand = MCI_STOP;
 8001806:	2305      	movlt	r3, #5
      pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8001808:	7303      	strbge	r3, [r0, #12]
      pHandle->DirectCommand = MCI_STOP;
 800180a:	7683      	strblt	r3, [r0, #26]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800180c:	f240 3301 	movw	r3, #769	@ 0x301
      pHandle->hFinalSpeed = hFinalSpeed;
 8001810:	81c1      	strh	r1, [r0, #14]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8001812:	8403      	strh	r3, [r0, #32]
      pHandle->LastModalitySetByUser = MCM_SPEED_MODE;
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop

08001818 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001818:	8b83      	ldrh	r3, [r0, #28]
    pHandle->PastFaults |= hSetErrors;
 800181a:	f8b0 c01e 	ldrh.w	ip, [r0, #30]
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 800181e:	430b      	orrs	r3, r1
 8001820:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 8001824:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8001828:	8383      	strh	r3, [r0, #28]
    pHandle->PastFaults |= hSetErrors;
 800182a:	83c1      	strh	r1, [r0, #30]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop

08001830 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8001830:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d000      	beq.n	800183a <MCI_ExecBufferedCommands+0xa>
 8001838:	4770      	bx	lr
{
 800183a:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 800183c:	7b03      	ldrb	r3, [r0, #12]
 800183e:	2b01      	cmp	r3, #1
 8001840:	4604      	mov	r4, r0
 8001842:	d003      	beq.n	800184c <MCI_ExecBufferedCommands+0x1c>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8001844:	2303      	movs	r3, #3
 8001846:	f884 3020 	strb.w	r3, [r4, #32]
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800184a:	bd10      	pop	{r4, pc}
          pHandle->pSixStepVars->bDriveInput = INTERNAL;
 800184c:	6843      	ldr	r3, [r0, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	711a      	strb	r2, [r3, #4]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8001852:	6800      	ldr	r0, [r0, #0]
 8001854:	2103      	movs	r1, #3
 8001856:	f006 fefd 	bl	8008654 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 800185a:	8b22      	ldrh	r2, [r4, #24]
 800185c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001860:	6820      	ldr	r0, [r4, #0]
 8001862:	f006 fefd 	bl	8008660 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 8001866:	2800      	cmp	r0, #0
 8001868:	d0ec      	beq.n	8001844 <MCI_ExecBufferedCommands+0x14>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 800186a:	2302      	movs	r3, #2
 800186c:	f884 3020 	strb.w	r3, [r4, #32]
}
 8001870:	bd10      	pop	{r4, pc}
 8001872:	bf00      	nop

08001874 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 8001874:	7ec0      	ldrb	r0, [r0, #27]
 8001876:	4770      	bx	lr

08001878 <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 8001878:	8bc0      	ldrh	r0, [r0, #30]
 800187a:	4770      	bx	lr

0800187c <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 800187c:	8b80      	ldrh	r0, [r0, #28]
 800187e:	4770      	bx	lr

08001880 <MCI_StartMotor>:
{
 8001880:	b510      	push	{r4, lr}
 8001882:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001884:	f7ff fff6 	bl	8001874 <MCI_GetSTMState>
 8001888:	b108      	cbz	r0, 800188e <MCI_StartMotor+0xe>
  bool retVal = false;
 800188a:	2000      	movs	r0, #0
}
 800188c:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800188e:	4620      	mov	r0, r4
 8001890:	f7ff fff2 	bl	8001878 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8001894:	2800      	cmp	r0, #0
 8001896:	d1f8      	bne.n	800188a <MCI_StartMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8001898:	4620      	mov	r0, r4
 800189a:	f7ff ffef 	bl	800187c <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800189e:	2800      	cmp	r0, #0
 80018a0:	d1f3      	bne.n	800188a <MCI_StartMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 80018a2:	2001      	movs	r0, #1
 80018a4:	76a0      	strb	r0, [r4, #26]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80018a6:	f884 0020 	strb.w	r0, [r4, #32]
}
 80018aa:	bd10      	pop	{r4, pc}

080018ac <MCI_StopMotor>:
{
 80018ac:	b538      	push	{r3, r4, r5, lr}
 80018ae:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 80018b0:	f7ff ffe0 	bl	8001874 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 80018b4:	4604      	mov	r4, r0
 80018b6:	b118      	cbz	r0, 80018c0 <MCI_StopMotor+0x14>
 80018b8:	f1b0 040c 	subs.w	r4, r0, #12
 80018bc:	bf18      	it	ne
 80018be:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80018c0:	4628      	mov	r0, r5
 80018c2:	f7ff ffd9 	bl	8001878 <MCI_GetOccurredFaults>
 80018c6:	b110      	cbz	r0, 80018ce <MCI_StopMotor+0x22>
  bool retVal = false;
 80018c8:	2400      	movs	r4, #0
}
 80018ca:	4620      	mov	r0, r4
 80018cc:	bd38      	pop	{r3, r4, r5, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80018ce:	4628      	mov	r0, r5
 80018d0:	f7ff ffd4 	bl	800187c <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80018d4:	2800      	cmp	r0, #0
 80018d6:	d1f7      	bne.n	80018c8 <MCI_StopMotor+0x1c>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80018d8:	2c00      	cmp	r4, #0
 80018da:	d0f5      	beq.n	80018c8 <MCI_StopMotor+0x1c>
      pHandle->DirectCommand = MCI_STOP;
 80018dc:	2305      	movs	r3, #5
 80018de:	76ab      	strb	r3, [r5, #26]
      retVal = true;
 80018e0:	e7f3      	b.n	80018ca <MCI_StopMotor+0x1e>
 80018e2:	bf00      	nop

080018e4 <MCI_FaultAcknowledged>:
{
 80018e4:	b510      	push	{r4, lr}
 80018e6:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80018e8:	f7ff ffc4 	bl	8001874 <MCI_GetSTMState>
 80018ec:	280b      	cmp	r0, #11
 80018ee:	d001      	beq.n	80018f4 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 80018f0:	2000      	movs	r0, #0
}
 80018f2:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80018f4:	4620      	mov	r0, r4
 80018f6:	f7ff ffc1 	bl	800187c <MCI_GetCurrentFaults>
 80018fa:	2800      	cmp	r0, #0
 80018fc:	d1f8      	bne.n	80018f0 <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 80018fe:	2302      	movs	r3, #2
 8001900:	76a3      	strb	r3, [r4, #26]
      pHandle->PastFaults = MC_NO_FAULTS;
 8001902:	83e0      	strh	r0, [r4, #30]
      reVal = true;
 8001904:	2001      	movs	r0, #1
}
 8001906:	bd10      	pop	{r4, pc}

08001908 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8001908:	8bc3      	ldrh	r3, [r0, #30]
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 800190a:	8b80      	ldrh	r0, [r0, #28]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 800190c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop

08001914 <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 8001914:	f890 0021 	ldrb.w	r0, [r0, #33]	@ 0x21
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop

0800191c <MCI_GetImposedMotorDirection>:
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->lastCommand)
 800191c:	7b03      	ldrb	r3, [r0, #12]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d001      	beq.n	8001926 <MCI_GetImposedMotorDirection+0xa>
  int16_t retVal = 1;
 8001922:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (retVal);
}
 8001924:	4770      	bx	lr
        if (pHandle->hFinalSpeed < 0)
 8001926:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
          retVal = -1;
 800192a:	2b00      	cmp	r3, #0
 800192c:	bfac      	ite	ge
 800192e:	2001      	movge	r0, #1
 8001930:	f04f 30ff 	movlt.w	r0, #4294967295
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop

08001938 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8001938:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop

08001940 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8001940:	8b00      	ldrh	r0, [r0, #24]
 8001942:	4770      	bx	lr

08001944 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8001944:	6803      	ldr	r3, [r0, #0]
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
static inline void STC_StopRamp(SpeednTorqCtrl_Handle_t *pHandle)
{
  if (MC_NULL == pHandle)
 8001946:	b113      	cbz	r3, 800194e <MCI_StopRamp+0xa>
  {
    /* Nothing to do */
  }
  else
  {
    pHandle->RampRemainingStep = 0U;
 8001948:	2200      	movs	r2, #0
 800194a:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 800194c:	619a      	str	r2, [r3, #24]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800194e:	4770      	bx	lr

08001950 <MCI_GetAvrgMecSpeedUnit>:
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 8001950:	6800      	ldr	r0, [r0, #0]
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
static inline SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
 8001952:	b100      	cbz	r0, 8001956 <MCI_GetAvrgMecSpeedUnit+0x6>
 8001954:	6940      	ldr	r0, [r0, #20]
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 8001956:	f006 bf29 	b.w	80087ac <SPD_GetAvrgMecSpeedUnit>
 800195a:	bf00      	nop

0800195c <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 800195c:	6800      	ldr	r0, [r0, #0]
 800195e:	f006 be6b 	b.w	8008638 <STC_GetMecSpeedRefUnit>
 8001962:	bf00      	nop

08001964 <MCI_GetDutyCycleRef>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval uint16_t Teref
  */
__weak uint16_t MCI_GetDutyCycleRef( MCI_Handle_t * pHandle )
{
  return ( pHandle->pSixStepVars->DutyCycleRef );
 8001964:	6843      	ldr	r3, [r0, #4]
}
 8001966:	8818      	ldrh	r0, [r3, #0]
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop

0800196c <MCboot>:
{
  /* USER CODE BEGIN MCboot 0 */

  /* USER CODE END MCboot 0 */

  if (MC_NULL == pMCIList)
 800196c:	b308      	cbz	r0, 80019b2 <MCboot+0x46>
{
 800196e:	b510      	push	{r4, lr}
    bMCBootCompleted = (uint8_t )0;

    /*************************************************/
    /*    SIX_STEP initialization         */
    /*************************************************/
    pMCIList[M1] = &Mci[M1];
 8001970:	4a10      	ldr	r2, [pc, #64]	@ (80019b4 <MCboot+0x48>)
    bMCBootCompleted = (uint8_t )0;
 8001972:	4c11      	ldr	r4, [pc, #68]	@ (80019b8 <MCboot+0x4c>)
    pMCIList[M1] = &Mci[M1];
 8001974:	6002      	str	r2, [r0, #0]
    bMCBootCompleted = (uint8_t )0;
 8001976:	2300      	movs	r3, #0
 8001978:	7023      	strb	r3, [r4, #0]
    SIX_STEP_Init();
 800197a:	f000 f9db 	bl	8001d34 <SIX_STEP_Init>

    ASPEP_start(&aspepOverUartA);
 800197e:	480f      	ldr	r0, [pc, #60]	@ (80019bc <MCboot+0x50>)
 8001980:	f7ff f8f2 	bl	8000b68 <ASPEP_start>
    /* USER CODE END MCboot 1 */

    /******************************************************/
    /*   PID component initialization: speed regulation   */
    /******************************************************/
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001984:	480e      	ldr	r0, [pc, #56]	@ (80019c0 <MCboot+0x54>)
 8001986:	f006 fa47 	bl	8007e18 <PID_HandleInit>

    /****************************************************/
    /*   Virtual speed sensor component initialization  */
    /****************************************************/
    VSS_Init(&VirtualSpeedSensorM1);
 800198a:	480e      	ldr	r0, [pc, #56]	@ (80019c4 <MCboot+0x58>)
 800198c:	f006 ff5a 	bl	8008844 <VSS_Init>

    /********************************************************/
    /*   Bus voltage sensor component initialization        */
    /********************************************************/
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 8001990:	480d      	ldr	r0, [pc, #52]	@ (80019c8 <MCboot+0x5c>)
 8001992:	f001 fba7 	bl	80030e4 <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 8001996:	480d      	ldr	r0, [pc, #52]	@ (80019cc <MCboot+0x60>)
 8001998:	f006 fcf0 	bl	800837c <RVBS_Init>

    /*******************************************************/
    /*   Temperature measurement component initialization  */
    /*******************************************************/
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 800199c:	480c      	ldr	r0, [pc, #48]	@ (80019d0 <MCboot+0x64>)
 800199e:	f001 fba1 	bl	80030e4 <RCM_RegisterRegConv>
    NTC_Init(&TempSensor_M1);
 80019a2:	480c      	ldr	r0, [pc, #48]	@ (80019d4 <MCboot+0x68>)
 80019a4:	f006 f9fc 	bl	8007da0 <NTC_Init>

    /* Applicative hook in MCBoot() */
    MC_APP_BootHook();
 80019a8:	f7ff ff22 	bl	80017f0 <MC_APP_BootHook>

    /* USER CODE BEGIN MCboot 2 */

    /* USER CODE END MCboot 2 */

    bMCBootCompleted = 1U;
 80019ac:	2301      	movs	r3, #1
 80019ae:	7023      	strb	r3, [r4, #0]
  }
}
 80019b0:	bd10      	pop	{r4, pc}
 80019b2:	4770      	bx	lr
 80019b4:	20000000 	.word	0x20000000
 80019b8:	20000780 	.word	0x20000780
 80019bc:	200003f0 	.word	0x200003f0
 80019c0:	200001e4 	.word	0x200001e4
 80019c4:	20000268 	.word	0x20000268
 80019c8:	2000022c 	.word	0x2000022c
 80019cc:	20000210 	.word	0x20000210
 80019d0:	20000258 	.word	0x20000258
 80019d4:	2000023c 	.word	0x2000023c

080019d8 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 80019d8:	4b01      	ldr	r3, [pc, #4]	@ (80019e0 <TSK_SetChargeBootCapDelayM1+0x8>)
 80019da:	8018      	strh	r0, [r3, #0]
}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	20000784 	.word	0x20000784

080019e4 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 80019e4:	4b03      	ldr	r3, [pc, #12]	@ (80019f4 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 80019e6:	8818      	ldrh	r0, [r3, #0]
 80019e8:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80019ea:	fab0 f080 	clz	r0, r0
 80019ee:	0940      	lsrs	r0, r0, #5
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	20000784 	.word	0x20000784

080019f8 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 80019f8:	4b01      	ldr	r3, [pc, #4]	@ (8001a00 <TSK_SetStopPermanencyTimeM1+0x8>)
 80019fa:	8018      	strh	r0, [r3, #0]
}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	20000782 	.word	0x20000782

08001a04 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001a04:	4b03      	ldr	r3, [pc, #12]	@ (8001a14 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001a06:	8818      	ldrh	r0, [r3, #0]
 8001a08:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001a0a:	fab0 f080 	clz	r0, r0
 8001a0e:	0940      	lsrs	r0, r0, #5
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	20000782 	.word	0x20000782

08001a18 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001a18:	b508      	push	{r3, lr}
  bMotorNbr = 0;

  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */
  SIX_STEP_HighFrequencyTask(bMotorNbr);
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f000 fb32 	bl	8002084 <SIX_STEP_HighFrequencyTask>

  /* USER CODE BEGIN HighFrequencyTask 1 */

  /* USER CODE END HighFrequencyTask 1 */

  GLOBAL_TIMESTAMP++;
 8001a20:	4a06      	ldr	r2, [pc, #24]	@ (8001a3c <TSK_HighFrequencyTask+0x24>)
  if (0U == MCPA_UART_A.Mark)
 8001a22:	4807      	ldr	r0, [pc, #28]	@ (8001a40 <TSK_HighFrequencyTask+0x28>)
  GLOBAL_TIMESTAMP++;
 8001a24:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001a26:	f890 1029 	ldrb.w	r1, [r0, #41]	@ 0x29
  GLOBAL_TIMESTAMP++;
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8001a2e:	b909      	cbnz	r1, 8001a34 <TSK_HighFrequencyTask+0x1c>
    MCPA_dataLog (&MCPA_UART_A);
  }

  return (bMotorNbr);

}
 8001a30:	2000      	movs	r0, #0
 8001a32:	bd08      	pop	{r3, pc}
    MCPA_dataLog (&MCPA_UART_A);
 8001a34:	f006 f836 	bl	8007aa4 <MCPA_dataLog>
}
 8001a38:	2000      	movs	r0, #0
 8001a3a:	bd08      	pop	{r3, pc}
 8001a3c:	20001a78 	.word	0x20001a78
 8001a40:	200003b4 	.word	0x200003b4

08001a44 <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint8_t lbmotor = M1;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  if (M1 == bMotor)
 8001a46:	4604      	mov	r4, r0
 8001a48:	b198      	cbz	r0, 8001a72 <TSK_SafetyTask_PWMOFF+0x2e>
  {
    /* Nothing to do */
  }

/* Due to warning array subscript 1 is above array bounds of PWMC_Handle_t *[1] [-Warray-bounds] */
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001a4a:	4e21      	ldr	r6, [pc, #132]	@ (8001ad0 <TSK_SafetyTask_PWMOFF+0x8c>)
 8001a4c:	6830      	ldr	r0, [r6, #0]
 8001a4e:	f006 fc2d 	bl	80082ac <PWMC_IsFaultOccurred>
 8001a52:	4601      	mov	r1, r0
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8001a54:	4d1f      	ldr	r5, [pc, #124]	@ (8001ad4 <TSK_SafetyTask_PWMOFF+0x90>)
 8001a56:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001a5a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 8001a5e:	43ca      	mvns	r2, r1
 8001a60:	4628      	mov	r0, r5
 8001a62:	b292      	uxth	r2, r2
 8001a64:	f7ff fed8 	bl	8001818 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001a68:	4628      	mov	r0, r5
 8001a6a:	f7ff ff4d 	bl	8001908 <MCI_GetFaultState>
 8001a6e:	b9d8      	cbnz	r0, 8001aa8 <TSK_SafetyTask_PWMOFF+0x64>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001a70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8001a72:	4819      	ldr	r0, [pc, #100]	@ (8001ad8 <TSK_SafetyTask_PWMOFF+0x94>)
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001a74:	4e16      	ldr	r6, [pc, #88]	@ (8001ad0 <TSK_SafetyTask_PWMOFF+0x8c>)
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8001a76:	f001 fc31 	bl	80032dc <RCM_ExecRegularConv>
 8001a7a:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 8001a7c:	4817      	ldr	r0, [pc, #92]	@ (8001adc <TSK_SafetyTask_PWMOFF+0x98>)
 8001a7e:	f006 f9a1 	bl	8007dc4 <NTC_CalcAvTemp>
 8001a82:	4607      	mov	r7, r0
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001a84:	6830      	ldr	r0, [r6, #0]
 8001a86:	f006 fc11 	bl	80082ac <PWMC_IsFaultOccurred>
 8001a8a:	4605      	mov	r5, r0
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8001a8c:	4814      	ldr	r0, [pc, #80]	@ (8001ae0 <TSK_SafetyTask_PWMOFF+0x9c>)
 8001a8e:	f001 fc25 	bl	80032dc <RCM_ExecRegularConv>
 8001a92:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8001a94:	4813      	ldr	r0, [pc, #76]	@ (8001ae4 <TSK_SafetyTask_PWMOFF+0xa0>)
 8001a96:	f006 fc9d 	bl	80083d4 <RVBS_CalcAvVbus>
 8001a9a:	4307      	orrs	r7, r0
 8001a9c:	f007 070e 	and.w	r7, r7, #14
 8001aa0:	ea45 0107 	orr.w	r1, r5, r7
 8001aa4:	b289      	uxth	r1, r1
 8001aa6:	e7d5      	b.n	8001a54 <TSK_SafetyTask_PWMOFF+0x10>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001aa8:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001aac:	f006 fb74 	bl	8008198 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0U)
 8001ab0:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <TSK_SafetyTask_PWMOFF+0xa4>)
 8001ab2:	f890 3029 	ldrb.w	r3, [r0, #41]	@ 0x29
 8001ab6:	b923      	cbnz	r3, 8001ac2 <TSK_SafetyTask_PWMOFF+0x7e>
    SIX_STEP_Clear(bMotor);
 8001ab8:	4620      	mov	r0, r4
}
 8001aba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    SIX_STEP_Clear(bMotor);
 8001abe:	f000 b90f 	b.w	8001ce0 <SIX_STEP_Clear>
      MCPA_flushDataLog (&MCPA_UART_A);
 8001ac2:	f006 f8af 	bl	8007c24 <MCPA_flushDataLog>
    SIX_STEP_Clear(bMotor);
 8001ac6:	4620      	mov	r0, r4
}
 8001ac8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    SIX_STEP_Clear(bMotor);
 8001acc:	f000 b908 	b.w	8001ce0 <SIX_STEP_Clear>
 8001ad0:	20000770 	.word	0x20000770
 8001ad4:	20000000 	.word	0x20000000
 8001ad8:	20000258 	.word	0x20000258
 8001adc:	2000023c 	.word	0x2000023c
 8001ae0:	2000022c 	.word	0x2000022c
 8001ae4:	20000210 	.word	0x20000210
 8001ae8:	200003b4 	.word	0x200003b4

08001aec <TSK_SafetyTask>:
{
 8001aec:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8001aee:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <TSK_SafetyTask+0x1c>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d000      	beq.n	8001af8 <TSK_SafetyTask+0xc>
}
 8001af6:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8001af8:	2000      	movs	r0, #0
 8001afa:	f7ff ffa3 	bl	8001a44 <TSK_SafetyTask_PWMOFF>
}
 8001afe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8001b02:	f001 bcb3 	b.w	800346c <RCM_ExecUserConv>
 8001b06:	bf00      	nop
 8001b08:	20000780 	.word	0x20000780

08001b0c <MC_RunMotorControlTasks>:
  if (0U == bMCBootCompleted)
 8001b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b88 <MC_RunMotorControlTasks+0x7c>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	b1cb      	cbz	r3, 8001b46 <MC_RunMotorControlTasks+0x3a>
{
 8001b12:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8001b14:	4c1d      	ldr	r4, [pc, #116]	@ (8001b8c <MC_RunMotorControlTasks+0x80>)
 8001b16:	8823      	ldrh	r3, [r4, #0]
 8001b18:	b1b3      	cbz	r3, 8001b48 <MC_RunMotorControlTasks+0x3c>
      hMFTaskCounterM1--;
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8001b1e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b90 <MC_RunMotorControlTasks+0x84>)
      hMFTaskCounterM1--;
 8001b20:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001b22:	8813      	ldrh	r3, [r2, #0]
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	b11b      	cbz	r3, 8001b30 <MC_RunMotorControlTasks+0x24>
      hBootCapDelayCounterM1--;
 8001b28:	8813      	ldrh	r3, [r2, #0]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001b30:	4a18      	ldr	r2, [pc, #96]	@ (8001b94 <MC_RunMotorControlTasks+0x88>)
 8001b32:	8813      	ldrh	r3, [r2, #0]
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	b11b      	cbz	r3, 8001b40 <MC_RunMotorControlTasks+0x34>
      hStopPermanencyCounterM1--;
 8001b38:	8813      	ldrh	r3, [r2, #0]
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	8013      	strh	r3, [r2, #0]
    TSK_SafetyTask();
 8001b40:	f7ff ffd4 	bl	8001aec <TSK_SafetyTask>
}
 8001b44:	bd70      	pop	{r4, r5, r6, pc}
 8001b46:	4770      	bx	lr
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001b48:	4d13      	ldr	r5, [pc, #76]	@ (8001b98 <MC_RunMotorControlTasks+0x8c>)
      TSK_MediumFrequencyTaskM1();
 8001b4a:	f000 f93f 	bl	8001dcc <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8001b4e:	f7ff fe51 	bl	80017f4 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8001b52:	4629      	mov	r1, r5
 8001b54:	f851 0b0c 	ldr.w	r0, [r1], #12
 8001b58:	6883      	ldr	r3, [r0, #8]
 8001b5a:	4798      	blx	r3
 8001b5c:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8001b5e:	b130      	cbz	r0, 8001b6e <MC_RunMotorControlTasks+0x62>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8001b60:	4629      	mov	r1, r5
 8001b62:	220a      	movs	r2, #10
 8001b64:	f851 0b08 	ldr.w	r0, [r1], #8
 8001b68:	6803      	ldr	r3, [r0, #0]
 8001b6a:	4798      	blx	r3
 8001b6c:	b908      	cbnz	r0, 8001b72 <MC_RunMotorControlTasks+0x66>
{
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e7d5      	b.n	8001b1e <MC_RunMotorControlTasks+0x12>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8001b72:	4628      	mov	r0, r5
 8001b74:	f000 fc12 	bl	800239c <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8001b78:	6828      	ldr	r0, [r5, #0]
 8001b7a:	89ea      	ldrh	r2, [r5, #14]
 8001b7c:	6846      	ldr	r6, [r0, #4]
 8001b7e:	68a9      	ldr	r1, [r5, #8]
 8001b80:	230a      	movs	r3, #10
 8001b82:	47b0      	blx	r6
 8001b84:	e7f3      	b.n	8001b6e <MC_RunMotorControlTasks+0x62>
 8001b86:	bf00      	nop
 8001b88:	20000780 	.word	0x20000780
 8001b8c:	20000786 	.word	0x20000786
 8001b90:	20000784 	.word	0x20000784
 8001b94:	20000782 	.word	0x20000782
 8001b98:	200003e0 	.word	0x200003e0

08001b9c <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8001b9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
   SIX_STEP_Clear(M1);
 8001b9e:	2000      	movs	r0, #0
 8001ba0:	f000 f89e 	bl	8001ce0 <SIX_STEP_Clear>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001ba4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8001ba8:	4802      	ldr	r0, [pc, #8]	@ (8001bb4 <TSK_HardwareFaultTask+0x18>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	2180      	movs	r1, #128	@ 0x80
 8001bae:	f7ff be33 	b.w	8001818 <MCI_FaultProcessing>
 8001bb2:	bf00      	nop
 8001bb4:	20000000 	.word	0x20000000

08001bb8 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001bb8:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001bba:	f7ff fe13 	bl	80017e4 <MC_GetSTMStateMotor1>
 8001bbe:	b918      	cbnz	r0, 8001bc8 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001bc0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8001bc4:	f7ff be02 	b.w	80017cc <MC_StartMotor1>
}
 8001bc8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8001bcc:	f7ff be04 	b.w	80017d8 <MC_StopMotor1>

08001bd0 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8001bd0:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001bd2:	4a3a      	ldr	r2, [pc, #232]	@ (8001cbc <mc_lock_pins+0xec>)
 8001bd4:	4b3a      	ldr	r3, [pc, #232]	@ (8001cc0 <mc_lock_pins+0xf0>)
 8001bd6:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001bd8:	2120      	movs	r1, #32
 8001bda:	61d1      	str	r1, [r2, #28]
 8001bdc:	b08e      	sub	sp, #56	@ 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001bde:	61d3      	str	r3, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8001be0:	69d3      	ldr	r3, [r2, #28]
 8001be2:	930d      	str	r3, [sp, #52]	@ 0x34
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001be4:	2110      	movs	r1, #16
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001be6:	4b37      	ldr	r3, [pc, #220]	@ (8001cc4 <mc_lock_pins+0xf4>)
  (void) temp;
 8001be8:	980d      	ldr	r0, [sp, #52]	@ 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001bea:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001bec:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001bee:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001bf0:	69d1      	ldr	r1, [r2, #28]
 8001bf2:	910c      	str	r1, [sp, #48]	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001bf4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001bf8:	4933      	ldr	r1, [pc, #204]	@ (8001cc8 <mc_lock_pins+0xf8>)
  (void) temp;
 8001bfa:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001bfc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001bfe:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001c02:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c04:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c06:	69d9      	ldr	r1, [r3, #28]
 8001c08:	910b      	str	r1, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c0a:	f44f 3481 	mov.w	r4, #66048	@ 0x10200
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c0e:	f44f 7600 	mov.w	r6, #512	@ 0x200
  (void) temp;
 8001c12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c14:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c16:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c18:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c1a:	69d9      	ldr	r1, [r3, #28]
 8001c1c:	910a      	str	r1, [sp, #40]	@ 0x28
  (void) temp;
 8001c1e:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c20:	f44f 3184 	mov.w	r1, #67584	@ 0x10800
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c24:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c28:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c2a:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c2c:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c2e:	69d9      	ldr	r1, [r3, #28]
 8001c30:	9109      	str	r1, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c32:	4926      	ldr	r1, [pc, #152]	@ (8001ccc <mc_lock_pins+0xfc>)
  (void) temp;
 8001c34:	9809      	ldr	r0, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c36:	2501      	movs	r5, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c38:	f04f 1001 	mov.w	r0, #65537	@ 0x10001
 8001c3c:	61c8      	str	r0, [r1, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c3e:	61cd      	str	r5, [r1, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c40:	61c8      	str	r0, [r1, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c42:	69c8      	ldr	r0, [r1, #28]
 8001c44:	9008      	str	r0, [sp, #32]
  (void) temp;
 8001c46:	9808      	ldr	r0, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c48:	f44f 6580 	mov.w	r5, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c4c:	f44f 3082 	mov.w	r0, #66560	@ 0x10400
 8001c50:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c52:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c54:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c56:	69d8      	ldr	r0, [r3, #28]
 8001c58:	9007      	str	r0, [sp, #28]
  (void) temp;
 8001c5a:	9807      	ldr	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c5c:	481c      	ldr	r0, [pc, #112]	@ (8001cd0 <mc_lock_pins+0x100>)
 8001c5e:	61c8      	str	r0, [r1, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c60:	2502      	movs	r5, #2
 8001c62:	61cd      	str	r5, [r1, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c64:	61c8      	str	r0, [r1, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c66:	69c9      	ldr	r1, [r1, #28]
 8001c68:	9106      	str	r1, [sp, #24]
  (void) temp;
 8001c6a:	9906      	ldr	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c6c:	4919      	ldr	r1, [pc, #100]	@ (8001cd4 <mc_lock_pins+0x104>)
 8001c6e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c70:	2780      	movs	r7, #128	@ 0x80
 8001c72:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c74:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c76:	69d9      	ldr	r1, [r3, #28]
 8001c78:	9105      	str	r1, [sp, #20]
  (void) temp;
 8001c7a:	9905      	ldr	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c7c:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c7e:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c80:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c82:	69d1      	ldr	r1, [r2, #28]
 8001c84:	9104      	str	r1, [sp, #16]
  (void) temp;
 8001c86:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c88:	4913      	ldr	r1, [pc, #76]	@ (8001cd8 <mc_lock_pins+0x108>)
 8001c8a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c8c:	2408      	movs	r4, #8
 8001c8e:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c90:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001c92:	69d1      	ldr	r1, [r2, #28]
 8001c94:	9103      	str	r1, [sp, #12]
  (void) temp;
 8001c96:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001c98:	4910      	ldr	r1, [pc, #64]	@ (8001cdc <mc_lock_pins+0x10c>)
 8001c9a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001c9c:	2404      	movs	r4, #4
 8001c9e:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ca0:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001ca2:	69d2      	ldr	r2, [r2, #28]
 8001ca4:	9202      	str	r2, [sp, #8]
  (void) temp;
 8001ca6:	9a02      	ldr	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001ca8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001caa:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001cac:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001cae:	69db      	ldr	r3, [r3, #28]
 8001cb0:	9301      	str	r3, [sp, #4]
  (void) temp;
 8001cb2:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
LL_GPIO_LockPin(M1_BEMF_DIVIDER_GPIO_Port, M1_BEMF_DIVIDER_Pin);
LL_GPIO_LockPin(M1_BEMF_U_GPIO_Port, M1_BEMF_U_Pin);
LL_GPIO_LockPin(M1_TEMPERATURE_GPIO_Port, M1_TEMPERATURE_Pin);
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
}
 8001cb4:	b00e      	add	sp, #56	@ 0x38
 8001cb6:	bcf0      	pop	{r4, r5, r6, r7}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	48000800 	.word	0x48000800
 8001cc0:	00010020 	.word	0x00010020
 8001cc4:	00010010 	.word	0x00010010
 8001cc8:	00010100 	.word	0x00010100
 8001ccc:	48000400 	.word	0x48000400
 8001cd0:	00010002 	.word	0x00010002
 8001cd4:	00010080 	.word	0x00010080
 8001cd8:	00010008 	.word	0x00010008
 8001cdc:	00010004 	.word	0x00010004

08001ce0 <SIX_STEP_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void SIX_STEP_Clear(uint8_t bMotor)
{
 8001ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE BEGIN SixStep_Clear 0 */

  /* USER CODE END SixStep_Clear 0 */
  SixStepVars[M1].bDriveInput = EXTERNAL;
  STC_Clear(pSTC[bMotor]);
 8001ce2:	4f10      	ldr	r7, [pc, #64]	@ (8001d24 <SIX_STEP_Clear+0x44>)
  SixStepVars[M1].bDriveInput = EXTERNAL;
 8001ce4:	4e10      	ldr	r6, [pc, #64]	@ (8001d28 <SIX_STEP_Clear+0x48>)
  SixStepVars[bMotor].DutyCycleRef = STC_GetDutyCycleRef(pSTC[bMotor]);
  BADC_Stop( &Bemf_ADC_M1 );
 8001ce6:	4d11      	ldr	r5, [pc, #68]	@ (8001d2c <SIX_STEP_Clear+0x4c>)
{
 8001ce8:	4604      	mov	r4, r0
  SixStepVars[M1].bDriveInput = EXTERNAL;
 8001cea:	2301      	movs	r3, #1
  STC_Clear(pSTC[bMotor]);
 8001cec:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
  SixStepVars[M1].bDriveInput = EXTERNAL;
 8001cf0:	7133      	strb	r3, [r6, #4]
  STC_Clear(pSTC[bMotor]);
 8001cf2:	f006 fc8d 	bl	8008610 <STC_Clear>
  SixStepVars[bMotor].DutyCycleRef = STC_GetDutyCycleRef(pSTC[bMotor]);
 8001cf6:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8001cfa:	f006 fca7 	bl	800864c <STC_GetDutyCycleRef>
 8001cfe:	4603      	mov	r3, r0
  BADC_Stop( &Bemf_ADC_M1 );
 8001d00:	4628      	mov	r0, r5
  SixStepVars[bMotor].DutyCycleRef = STC_GetDutyCycleRef(pSTC[bMotor]);
 8001d02:	f826 3034 	strh.w	r3, [r6, r4, lsl #3]
  BADC_Stop( &Bemf_ADC_M1 );
 8001d06:	f005 fbfd 	bl	8007504 <BADC_Stop>
  BADC_SpeedMeasureOff(&Bemf_ADC_M1); /* Stop timer before BADC_Clear to avoid ADC regular conversion issues.*/
 8001d0a:	4628      	mov	r0, r5
 8001d0c:	f005 fc2a 	bl	8007564 <BADC_SpeedMeasureOff>
  BADC_Clear( &Bemf_ADC_M1 );
 8001d10:	4628      	mov	r0, r5
 8001d12:	f005 fb4f 	bl	80073b4 <BADC_Clear>
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d16:	4b06      	ldr	r3, [pc, #24]	@ (8001d30 <SIX_STEP_Clear+0x50>)
 8001d18:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]

  /* USER CODE BEGIN SixStep_Clear 1 */

  /* USER CODE END SixStep_Clear 1 */
}
 8001d1c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001d20:	f006 ba3a 	b.w	8008198 <PWMC_SwitchOffPWM>
 8001d24:	20000024 	.word	0x20000024
 8001d28:	20000768 	.word	0x20000768
 8001d2c:	2000005c 	.word	0x2000005c
 8001d30:	20000770 	.word	0x20000770

08001d34 <SIX_STEP_Init>:
{
 8001d34:	b570      	push	{r4, r5, r6, lr}
    pwmcHandle[M1] = &PWM_Handle_M1;
 8001d36:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <SIX_STEP_Init+0x4c>)
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001d38:	4d12      	ldr	r5, [pc, #72]	@ (8001d84 <SIX_STEP_Init+0x50>)
    pwmcHandle[M1] = &PWM_Handle_M1;
 8001d3a:	4813      	ldr	r0, [pc, #76]	@ (8001d88 <SIX_STEP_Init+0x54>)
    BADC_Init (&Bemf_ADC_M1);
 8001d3c:	4e13      	ldr	r6, [pc, #76]	@ (8001d8c <SIX_STEP_Init+0x58>)
    pwmcHandle[M1] = &PWM_Handle_M1;
 8001d3e:	6018      	str	r0, [r3, #0]
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &Bemf_ADC_M1._Super);
 8001d40:	4c13      	ldr	r4, [pc, #76]	@ (8001d90 <SIX_STEP_Init+0x5c>)
    PWMC_Init(&PWM_Handle_M1);
 8001d42:	f006 f8f1 	bl	8007f28 <PWMC_Init>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8001d46:	4628      	mov	r0, r5
 8001d48:	f006 f866 	bl	8007e18 <PID_HandleInit>
    BADC_Init (&Bemf_ADC_M1);
 8001d4c:	4630      	mov	r0, r6
 8001d4e:	f005 f9ff 	bl	8007150 <BADC_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &Bemf_ADC_M1._Super);
 8001d52:	6820      	ldr	r0, [r4, #0]
 8001d54:	4632      	mov	r2, r6
 8001d56:	4629      	mov	r1, r5
 8001d58:	f006 fc40 	bl	80085dc <STC_Init>
    RUC_Init(&RevUpControlM1,pSTC[M1],&VirtualSpeedSensorM1);
 8001d5c:	6821      	ldr	r1, [r4, #0]
 8001d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8001d94 <SIX_STEP_Init+0x60>)
 8001d60:	480d      	ldr	r0, [pc, #52]	@ (8001d98 <SIX_STEP_Init+0x64>)
 8001d62:	f006 fb65 	bl	8008430 <RUC_Init>
    SIX_STEP_Clear(M1);
 8001d66:	2000      	movs	r0, #0
 8001d68:	f7ff ffba 	bl	8001ce0 <SIX_STEP_Clear>
    MCI_ExecSpeedRamp(&Mci[M1],
 8001d6c:	6820      	ldr	r0, [r4, #0]
 8001d6e:	f006 fd0f 	bl	8008790 <STC_GetMecSpeedRefUnitDefault>
}
 8001d72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    MCI_ExecSpeedRamp(&Mci[M1],
 8001d76:	4601      	mov	r1, r0
 8001d78:	2200      	movs	r2, #0
 8001d7a:	4808      	ldr	r0, [pc, #32]	@ (8001d9c <SIX_STEP_Init+0x68>)
 8001d7c:	f7ff bd3c 	b.w	80017f8 <MCI_ExecSpeedRamp>
 8001d80:	20000770 	.word	0x20000770
 8001d84:	200001e4 	.word	0x200001e4
 8001d88:	20000028 	.word	0x20000028
 8001d8c:	2000005c 	.word	0x2000005c
 8001d90:	20000024 	.word	0x20000024
 8001d94:	20000268 	.word	0x20000268
 8001d98:	2000015c 	.word	0x2000015c
 8001d9c:	20000000 	.word	0x20000000

08001da0 <SixStep_InitAdditionalMethods>:
__weak void SixStep_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop

08001da4 <SixStep_CalcSpeedRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void SixStep_CalcSpeedRef(uint8_t bMotor)
{
 8001da4:	b538      	push	{r3, r4, r5, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(SixStepVars[bMotor].bDriveInput == INTERNAL)
 8001da6:	4d07      	ldr	r5, [pc, #28]	@ (8001dc4 <SixStep_CalcSpeedRef+0x20>)
 8001da8:	eb05 03c0 	add.w	r3, r5, r0, lsl #3
 8001dac:	791b      	ldrb	r3, [r3, #4]
 8001dae:	b103      	cbz	r3, 8001db2 <SixStep_CalcSpeedRef+0xe>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001db0:	bd38      	pop	{r3, r4, r5, pc}
    SixStepVars[bMotor].DutyCycleRef = STC_CalcSpeedReference(pSTC[bMotor]);
 8001db2:	4b05      	ldr	r3, [pc, #20]	@ (8001dc8 <SixStep_CalcSpeedRef+0x24>)
 8001db4:	4604      	mov	r4, r0
 8001db6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001dba:	f006 fc97 	bl	80086ec <STC_CalcSpeedReference>
 8001dbe:	f825 0034 	strh.w	r0, [r5, r4, lsl #3]
}
 8001dc2:	bd38      	pop	{r3, r4, r5, pc}
 8001dc4:	20000768 	.word	0x20000768
 8001dc8:	20000024 	.word	0x20000024

08001dcc <TSK_MediumFrequencyTaskM1>:
{
 8001dcc:	b570      	push	{r4, r5, r6, lr}
 8001dce:	b082      	sub	sp, #8
  int16_t wAux = 0;
 8001dd0:	2300      	movs	r3, #0
  bool IsSpeedReliable = BADC_CalcAvrgMecSpeedUnit(&Bemf_ADC_M1, &wAux);
 8001dd2:	48a2      	ldr	r0, [pc, #648]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
  int16_t wAux = 0;
 8001dd4:	f8ad 3004 	strh.w	r3, [sp, #4]
  bool IsSpeedReliable = BADC_CalcAvrgMecSpeedUnit(&Bemf_ADC_M1, &wAux);
 8001dd8:	a901      	add	r1, sp, #4
 8001dda:	f005 fc8f 	bl	80076fc <BADC_CalcAvrgMecSpeedUnit>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001dde:	4ca0      	ldr	r4, [pc, #640]	@ (8002060 <TSK_MediumFrequencyTaskM1+0x294>)
  bool IsSpeedReliable = BADC_CalcAvrgMecSpeedUnit(&Bemf_ADC_M1, &wAux);
 8001de0:	4605      	mov	r5, r0
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001de2:	4620      	mov	r0, r4
 8001de4:	f7ff fd4a 	bl	800187c <MCI_GetCurrentFaults>
 8001de8:	b118      	cbz	r0, 8001df2 <TSK_MediumFrequencyTaskM1+0x26>
    Mci[M1].State = FAULT_NOW;
 8001dea:	230a      	movs	r3, #10
 8001dec:	76e3      	strb	r3, [r4, #27]
}
 8001dee:	b002      	add	sp, #8
 8001df0:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001df2:	4620      	mov	r0, r4
 8001df4:	f7ff fd40 	bl	8001878 <MCI_GetOccurredFaults>
 8001df8:	bb70      	cbnz	r0, 8001e58 <TSK_MediumFrequencyTaskM1+0x8c>
      switch (Mci[M1].State)
 8001dfa:	7ee3      	ldrb	r3, [r4, #27]
 8001dfc:	2b13      	cmp	r3, #19
 8001dfe:	d8f6      	bhi.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
 8001e00:	a201      	add	r2, pc, #4	@ (adr r2, 8001e08 <TSK_MediumFrequencyTaskM1+0x3c>)
 8001e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e06:	bf00      	nop
 8001e08:	08001f99 	.word	0x08001f99
 8001e0c:	08001def 	.word	0x08001def
 8001e10:	08001def 	.word	0x08001def
 8001e14:	08001def 	.word	0x08001def
 8001e18:	08001f4d 	.word	0x08001f4d
 8001e1c:	08001def 	.word	0x08001def
 8001e20:	08001f19 	.word	0x08001f19
 8001e24:	08001def 	.word	0x08001def
 8001e28:	08001ef3 	.word	0x08001ef3
 8001e2c:	08001def 	.word	0x08001def
 8001e30:	08001e59 	.word	0x08001e59
 8001e34:	08001ee7 	.word	0x08001ee7
 8001e38:	08001def 	.word	0x08001def
 8001e3c:	08001def 	.word	0x08001def
 8001e40:	08001def 	.word	0x08001def
 8001e44:	08001def 	.word	0x08001def
 8001e48:	08001e81 	.word	0x08001e81
 8001e4c:	08001def 	.word	0x08001def
 8001e50:	08001def 	.word	0x08001def
 8001e54:	08001e61 	.word	0x08001e61
      Mci[M1].State = FAULT_OVER;
 8001e58:	230b      	movs	r3, #11
 8001e5a:	76e3      	strb	r3, [r4, #27]
}
 8001e5c:	b002      	add	sp, #8
 8001e5e:	bd70      	pop	{r4, r5, r6, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001e60:	7ea3      	ldrb	r3, [r4, #26]
 8001e62:	2b05      	cmp	r3, #5
 8001e64:	f000 80b4 	beq.w	8001fd0 <TSK_MediumFrequencyTaskM1+0x204>
              if (! RUC_Exec(&RevUpControlM1))
 8001e68:	487e      	ldr	r0, [pc, #504]	@ (8002064 <TSK_MediumFrequencyTaskM1+0x298>)
 8001e6a:	f006 fb59 	bl	8008520 <RUC_Exec>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	2800      	cmp	r0, #0
 8001e72:	f040 80c1 	bne.w	8001ff8 <TSK_MediumFrequencyTaskM1+0x22c>
                MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001e76:	487a      	ldr	r0, [pc, #488]	@ (8002060 <TSK_MediumFrequencyTaskM1+0x294>)
 8001e78:	2110      	movs	r1, #16
 8001e7a:	f7ff fccd 	bl	8001818 <MCI_FaultProcessing>
 8001e7e:	e7b6      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001e80:	7ea3      	ldrb	r3, [r4, #26]
 8001e82:	2b05      	cmp	r3, #5
 8001e84:	f000 80a4 	beq.w	8001fd0 <TSK_MediumFrequencyTaskM1+0x204>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8001e88:	f7ff fdac 	bl	80019e4 <TSK_ChargeBootCapDelayHasElapsedM1>
 8001e8c:	2800      	cmp	r0, #0
 8001e8e:	d0ae      	beq.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
              PWMC_SwitchOffPWM(pwmcHandle[M1]);
 8001e90:	4e75      	ldr	r6, [pc, #468]	@ (8002068 <TSK_MediumFrequencyTaskM1+0x29c>)
              BADC_SetSamplingPoint(&Bemf_ADC_M1, &PWM_Handle_M1, &BusVoltageSensor_M1._Super);
 8001e92:	4d76      	ldr	r5, [pc, #472]	@ (800206c <TSK_MediumFrequencyTaskM1+0x2a0>)
              PWMC_SwitchOffPWM(pwmcHandle[M1]);
 8001e94:	6830      	ldr	r0, [r6, #0]
 8001e96:	f006 f97f 	bl	8008198 <PWMC_SwitchOffPWM>
              SixStepVars[M1].bDriveInput = EXTERNAL;
 8001e9a:	4b75      	ldr	r3, [pc, #468]	@ (8002070 <TSK_MediumFrequencyTaskM1+0x2a4>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001e9c:	4975      	ldr	r1, [pc, #468]	@ (8002074 <TSK_MediumFrequencyTaskM1+0x2a8>)
              SixStepVars[M1].bDriveInput = EXTERNAL;
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	711a      	strb	r2, [r3, #4]
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001ea2:	4b75      	ldr	r3, [pc, #468]	@ (8002078 <TSK_MediumFrequencyTaskM1+0x2ac>)
 8001ea4:	6818      	ldr	r0, [r3, #0]
 8001ea6:	f006 fbaf 	bl	8008608 <STC_SetSpeedSensor>
              BADC_Clear(&Bemf_ADC_M1);
 8001eaa:	486c      	ldr	r0, [pc, #432]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8001eac:	f005 fa82 	bl	80073b4 <BADC_Clear>
              SIX_STEP_Clear( M1 );
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f7ff ff15 	bl	8001ce0 <SIX_STEP_Clear>
              BADC_SetDirection(&Bemf_ADC_M1, MCI_GetImposedMotorDirection( &Mci[M1]));
 8001eb6:	486a      	ldr	r0, [pc, #424]	@ (8002060 <TSK_MediumFrequencyTaskM1+0x294>)
 8001eb8:	f7ff fd30 	bl	800191c <MCI_GetImposedMotorDirection>
 8001ebc:	b2c1      	uxtb	r1, r0
 8001ebe:	4867      	ldr	r0, [pc, #412]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8001ec0:	f005 fce6 	bl	8007890 <BADC_SetDirection>
              BADC_SetSamplingPoint(&Bemf_ADC_M1, &PWM_Handle_M1, &BusVoltageSensor_M1._Super);
 8001ec4:	4629      	mov	r1, r5
 8001ec6:	4a6d      	ldr	r2, [pc, #436]	@ (800207c <TSK_MediumFrequencyTaskM1+0x2b0>)
 8001ec8:	4864      	ldr	r0, [pc, #400]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8001eca:	f005 fb53 	bl	8007574 <BADC_SetSamplingPoint>
              Mci[M1].State = START;
 8001ece:	2304      	movs	r3, #4
              BADC_Start(&Bemf_ADC_M1, PWM_Handle_M1.Step, PWM_Handle_M1.LSModArray);
 8001ed0:	7ae9      	ldrb	r1, [r5, #11]
 8001ed2:	4862      	ldr	r0, [pc, #392]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
              Mci[M1].State = START;
 8001ed4:	76e3      	strb	r3, [r4, #27]
              BADC_Start(&Bemf_ADC_M1, PWM_Handle_M1.Step, PWM_Handle_M1.LSModArray);
 8001ed6:	f105 020c 	add.w	r2, r5, #12
 8001eda:	f005 fa7b 	bl	80073d4 <BADC_Start>
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001ede:	6830      	ldr	r0, [r6, #0]
 8001ee0:	f006 f92a 	bl	8008138 <PWMC_SwitchOnPWM>
 8001ee4:	e783      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8001ee6:	7ea3      	ldrb	r3, [r4, #26]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d180      	bne.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001eec:	2300      	movs	r3, #0
 8001eee:	8363      	strh	r3, [r4, #26]
 8001ef0:	e77d      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8001ef2:	f7ff fd87 	bl	8001a04 <TSK_StopPermanencyTimeHasElapsedM1>
 8001ef6:	2800      	cmp	r0, #0
 8001ef8:	f43f af79 	beq.w	8001dee <TSK_MediumFrequencyTaskM1+0x22>
            STC_SetSpeedSensor(pSTC[M1], &VirtualSpeedSensorM1._Super);    /* Sensor-less */
 8001efc:	4b5e      	ldr	r3, [pc, #376]	@ (8002078 <TSK_MediumFrequencyTaskM1+0x2ac>)
 8001efe:	495d      	ldr	r1, [pc, #372]	@ (8002074 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8001f00:	6818      	ldr	r0, [r3, #0]
 8001f02:	f006 fb81 	bl	8008608 <STC_SetSpeedSensor>
            VSS_Clear(&VirtualSpeedSensorM1); /* Reset measured speed in IDLE */
 8001f06:	485b      	ldr	r0, [pc, #364]	@ (8002074 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8001f08:	f006 fc8e 	bl	8008828 <VSS_Clear>
            BADC_Clear(&Bemf_ADC_M1);
 8001f0c:	4853      	ldr	r0, [pc, #332]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8001f0e:	f005 fa51 	bl	80073b4 <BADC_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8001f12:	2300      	movs	r3, #0
 8001f14:	8363      	strh	r3, [r4, #26]
 8001f16:	e76a      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001f18:	7ea3      	ldrb	r3, [r4, #26]
 8001f1a:	2b05      	cmp	r3, #5
 8001f1c:	d058      	beq.n	8001fd0 <TSK_MediumFrequencyTaskM1+0x204>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8001f1e:	4850      	ldr	r0, [pc, #320]	@ (8002060 <TSK_MediumFrequencyTaskM1+0x294>)
 8001f20:	f7ff fc86 	bl	8001830 <MCI_ExecBufferedCommands>
              SixStep_CalcSpeedRef(M1);
 8001f24:	2000      	movs	r0, #0
 8001f26:	f7ff ff3d 	bl	8001da4 <SixStep_CalcSpeedRef>
            BADC_SetSamplingPoint(&Bemf_ADC_M1, &PWM_Handle_M1, &BusVoltageSensor_M1._Super);
 8001f2a:	484c      	ldr	r0, [pc, #304]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8001f2c:	4a53      	ldr	r2, [pc, #332]	@ (800207c <TSK_MediumFrequencyTaskM1+0x2b0>)
 8001f2e:	494f      	ldr	r1, [pc, #316]	@ (800206c <TSK_MediumFrequencyTaskM1+0x2a0>)
 8001f30:	f005 fb20 	bl	8007574 <BADC_SetSamplingPoint>
            (void) BADC_CalcRunDemagTime (&Bemf_ADC_M1);
 8001f34:	4849      	ldr	r0, [pc, #292]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8001f36:	f005 fd37 	bl	80079a8 <BADC_CalcRunDemagTime>
            if(!IsSpeedReliable)
 8001f3a:	2d00      	cmp	r5, #0
 8001f3c:	f47f af57 	bne.w	8001dee <TSK_MediumFrequencyTaskM1+0x22>
              MCI_FaultProcessing(&Mci[M1], MC_SPEED_FDBK, 0);
 8001f40:	4847      	ldr	r0, [pc, #284]	@ (8002060 <TSK_MediumFrequencyTaskM1+0x294>)
 8001f42:	462a      	mov	r2, r5
 8001f44:	2120      	movs	r1, #32
 8001f46:	f7ff fc67 	bl	8001818 <MCI_FaultProcessing>
 8001f4a:	e750      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001f4c:	7ea3      	ldrb	r3, [r4, #26]
 8001f4e:	2b05      	cmp	r3, #5
 8001f50:	d03e      	beq.n	8001fd0 <TSK_MediumFrequencyTaskM1+0x204>
              if(! RUC_Exec(&RevUpControlM1))
 8001f52:	4844      	ldr	r0, [pc, #272]	@ (8002064 <TSK_MediumFrequencyTaskM1+0x298>)
 8001f54:	f006 fae4 	bl	8008520 <RUC_Exec>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	2800      	cmp	r0, #0
 8001f5c:	d142      	bne.n	8001fe4 <TSK_MediumFrequencyTaskM1+0x218>
                MCI_FaultProcessing(&Mci[M1], MC_START_UP, 0);
 8001f5e:	4840      	ldr	r0, [pc, #256]	@ (8002060 <TSK_MediumFrequencyTaskM1+0x294>)
 8001f60:	2110      	movs	r1, #16
 8001f62:	f7ff fc59 	bl	8001818 <MCI_FaultProcessing>
              (void)VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001f66:	4843      	ldr	r0, [pc, #268]	@ (8002074 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8001f68:	f10d 0106 	add.w	r1, sp, #6
 8001f6c:	f006 fcc0 	bl	80088f0 <VSS_CalcAvrgMecSpeedUnit>
              if (true == RUC_FirstAccelerationStageReached(&RevUpControlM1))
 8001f70:	483c      	ldr	r0, [pc, #240]	@ (8002064 <TSK_MediumFrequencyTaskM1+0x298>)
 8001f72:	f006 fb25 	bl	80085c0 <RUC_FirstAccelerationStageReached>
 8001f76:	2800      	cmp	r0, #0
 8001f78:	f43f af39 	beq.w	8001dee <TSK_MediumFrequencyTaskM1+0x22>
                ObserverConverged = BADC_IsObserverConverged( &Bemf_ADC_M1);
 8001f7c:	4837      	ldr	r0, [pc, #220]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8001f7e:	f005 fc8b 	bl	8007898 <BADC_IsObserverConverged>
 8001f82:	4605      	mov	r5, r0
                (void)VSS_SetStartTransition(&VirtualSpeedSensorM1, ObserverConverged);
 8001f84:	4629      	mov	r1, r5
 8001f86:	483b      	ldr	r0, [pc, #236]	@ (8002074 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8001f88:	f006 fd40 	bl	8008a0c <VSS_SetStartTransition>
            if (ObserverConverged)
 8001f8c:	2d00      	cmp	r5, #0
 8001f8e:	f43f af2e 	beq.w	8001dee <TSK_MediumFrequencyTaskM1+0x22>
              Mci[M1].State = SWITCH_OVER;
 8001f92:	2313      	movs	r3, #19
 8001f94:	76e3      	strb	r3, [r4, #27]
 8001f96:	e72a      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8001f98:	7ea3      	ldrb	r3, [r4, #26]
 8001f9a:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	f47f af25 	bne.w	8001dee <TSK_MediumFrequencyTaskM1+0x22>
              RUC_Clear(&RevUpControlM1, MCI_GetImposedMotorDirection(&Mci[M1]));
 8001fa4:	482e      	ldr	r0, [pc, #184]	@ (8002060 <TSK_MediumFrequencyTaskM1+0x294>)
 8001fa6:	f7ff fcb9 	bl	800191c <MCI_GetImposedMotorDirection>
 8001faa:	4601      	mov	r1, r0
 8001fac:	482d      	ldr	r0, [pc, #180]	@ (8002064 <TSK_MediumFrequencyTaskM1+0x298>)
 8001fae:	f006 fa61 	bl	8008474 <RUC_Clear>
              RUC_UpdatePulse(&RevUpControlM1, &BusVoltageSensor_M1._Super);
 8001fb2:	4932      	ldr	r1, [pc, #200]	@ (800207c <TSK_MediumFrequencyTaskM1+0x2b0>)
 8001fb4:	482b      	ldr	r0, [pc, #172]	@ (8002064 <TSK_MediumFrequencyTaskM1+0x298>)
 8001fb6:	f006 faa7 	bl	8008508 <RUC_UpdatePulse>
              PWMC_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8001fba:	4b2b      	ldr	r3, [pc, #172]	@ (8002068 <TSK_MediumFrequencyTaskM1+0x29c>)
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	6818      	ldr	r0, [r3, #0]
 8001fc0:	f006 f88a 	bl	80080d8 <PWMC_TurnOnLowSides>
              TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 8001fc4:	2014      	movs	r0, #20
 8001fc6:	f7ff fd07 	bl	80019d8 <TSK_SetChargeBootCapDelayM1>
              Mci[M1].State = CHARGE_BOOT_CAP;
 8001fca:	2310      	movs	r3, #16
 8001fcc:	76e3      	strb	r3, [r4, #27]
 8001fce:	e70e      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
  SIX_STEP_Clear(motor);
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f7ff fe85 	bl	8001ce0 <SIX_STEP_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8001fd6:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001fda:	f7ff fd0d 	bl	80019f8 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8001fde:	2308      	movs	r3, #8
 8001fe0:	76e3      	strb	r3, [r4, #27]
}
 8001fe2:	e704      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
                (void) BADC_CalcRevUpDemagTime (&Bemf_ADC_M1);
 8001fe4:	481d      	ldr	r0, [pc, #116]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8001fe6:	f005 fcc1 	bl	800796c <BADC_CalcRevUpDemagTime>
                SixStepVars[M1].DutyCycleRef = STC_CalcSpeedReference( pSTC[M1] );
 8001fea:	4b23      	ldr	r3, [pc, #140]	@ (8002078 <TSK_MediumFrequencyTaskM1+0x2ac>)
 8001fec:	6818      	ldr	r0, [r3, #0]
 8001fee:	f006 fb7d 	bl	80086ec <STC_CalcSpeedReference>
 8001ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8002070 <TSK_MediumFrequencyTaskM1+0x2a4>)
 8001ff4:	8018      	strh	r0, [r3, #0]
 8001ff6:	e7b6      	b.n	8001f66 <TSK_MediumFrequencyTaskM1+0x19a>
                LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1, &hForcedMecSpeedUnit);
 8001ff8:	481e      	ldr	r0, [pc, #120]	@ (8002074 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8001ffa:	f10d 0106 	add.w	r1, sp, #6
 8001ffe:	f006 fc77 	bl	80088f0 <VSS_CalcAvrgMecSpeedUnit>
 8002002:	4605      	mov	r5, r0
                tempBool = VSS_TransitionEnded(&VirtualSpeedSensorM1);
 8002004:	481b      	ldr	r0, [pc, #108]	@ (8002074 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8002006:	f006 fd0f 	bl	8008a28 <VSS_TransitionEnded>
                LoopClosed = LoopClosed || tempBool;
 800200a:	b915      	cbnz	r5, 8002012 <TSK_MediumFrequencyTaskM1+0x246>
 800200c:	2800      	cmp	r0, #0
 800200e:	f43f aeee 	beq.w	8001dee <TSK_MediumFrequencyTaskM1+0x22>
                                        (((int32_t)SixStepVars[M1].DutyCycleRef * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 8002012:	4b17      	ldr	r3, [pc, #92]	@ (8002070 <TSK_MediumFrequencyTaskM1+0x2a4>)
 8002014:	481a      	ldr	r0, [pc, #104]	@ (8002080 <TSK_MediumFrequencyTaskM1+0x2b4>)
 8002016:	881e      	ldrh	r6, [r3, #0]
                    STC_SetSpeedSensor(pSTC[M1], &Bemf_ADC_M1._Super); /* Observer has converged */
 8002018:	4d17      	ldr	r5, [pc, #92]	@ (8002078 <TSK_MediumFrequencyTaskM1+0x2ac>)
                                        (((int32_t)SixStepVars[M1].DutyCycleRef * (int16_t)PID_GetKIDivisor(&PIDSpeedHandle_M1))
 800201a:	f005 ff1b 	bl	8007e54 <PID_GetKIDivisor>
 800201e:	b201      	sxth	r1, r0
                    PID_SetIntegralTerm(&PIDSpeedHandle_M1,
 8002020:	fb06 f101 	mul.w	r1, r6, r1
 8002024:	4816      	ldr	r0, [pc, #88]	@ (8002080 <TSK_MediumFrequencyTaskM1+0x2b4>)
 8002026:	f005 ff0b 	bl	8007e40 <PID_SetIntegralTerm>
                    STC_SetSpeedSensor(pSTC[M1], &Bemf_ADC_M1._Super); /* Observer has converged */
 800202a:	490c      	ldr	r1, [pc, #48]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 800202c:	6828      	ldr	r0, [r5, #0]
 800202e:	f006 faeb 	bl	8008608 <STC_SetSpeedSensor>
                    SixStep_InitAdditionalMethods(M1);
 8002032:	2000      	movs	r0, #0
 8002034:	f7ff feb4 	bl	8001da0 <SixStep_InitAdditionalMethods>
                    SixStep_CalcSpeedRef(M1);
 8002038:	2000      	movs	r0, #0
 800203a:	f7ff feb3 	bl	8001da4 <SixStep_CalcSpeedRef>
                    BADC_SetLoopClosed(&Bemf_ADC_M1);
 800203e:	4807      	ldr	r0, [pc, #28]	@ (800205c <TSK_MediumFrequencyTaskM1+0x290>)
 8002040:	f005 fcc8 	bl	80079d4 <BADC_SetLoopClosed>
                    PWMC_DisableHighFreqTask( &PWM_Handle_M1 );
 8002044:	4809      	ldr	r0, [pc, #36]	@ (800206c <TSK_MediumFrequencyTaskM1+0x2a0>)
 8002046:	f006 f8dd 	bl	8008204 <PWMC_DisableHighFreqTask>
                    STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 800204a:	6828      	ldr	r0, [r5, #0]
 800204c:	f006 fba4 	bl	8008798 <STC_ForceSpeedReferenceToCurrentSpeed>
                    MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8002050:	4803      	ldr	r0, [pc, #12]	@ (8002060 <TSK_MediumFrequencyTaskM1+0x294>)
 8002052:	f7ff fbed 	bl	8001830 <MCI_ExecBufferedCommands>
                    Mci[M1].State = RUN;
 8002056:	2306      	movs	r3, #6
 8002058:	76e3      	strb	r3, [r4, #27]
                }
 800205a:	e6c8      	b.n	8001dee <TSK_MediumFrequencyTaskM1+0x22>
 800205c:	2000005c 	.word	0x2000005c
 8002060:	20000000 	.word	0x20000000
 8002064:	2000015c 	.word	0x2000015c
 8002068:	20000770 	.word	0x20000770
 800206c:	20000028 	.word	0x20000028
 8002070:	20000768 	.word	0x20000768
 8002074:	20000268 	.word	0x20000268
 8002078:	20000024 	.word	0x20000024
 800207c:	20000210 	.word	0x20000210
 8002080:	200001e4 	.word	0x200001e4

08002084 <SIX_STEP_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t SIX_STEP_HighFrequencyTask(uint8_t bMotorNbr)
{
 8002084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */

  uint16_t hSixStepReturn;
  if(RUN != Mci[M1].State) /*  only for sensor-less*/
 8002088:	4b38      	ldr	r3, [pc, #224]	@ (800216c <SIX_STEP_HighFrequencyTask+0xe8>)
 800208a:	7edb      	ldrb	r3, [r3, #27]
 800208c:	2b06      	cmp	r3, #6
{
 800208e:	b082      	sub	sp, #8
 8002090:	4605      	mov	r5, r0
  if(RUN != Mci[M1].State) /*  only for sensor-less*/
 8002092:	d00d      	beq.n	80020b0 <SIX_STEP_HighFrequencyTask+0x2c>
  {
    if (START == Mci[M1].State)
 8002094:	2b04      	cmp	r3, #4
 8002096:	d046      	beq.n	8002126 <SIX_STEP_HighFrequencyTask+0xa2>
    {
      if (0U == RUC_IsAlignStageNow(&RevUpControlM1))
      {
        PWMC_SetAlignFlag(&PWM_Handle_M1, 0);
 8002098:	4835      	ldr	r0, [pc, #212]	@ (8002170 <SIX_STEP_HighFrequencyTask+0xec>)
 800209a:	2100      	movs	r1, #0
 800209c:	f006 f8ba 	bl	8008214 <PWMC_SetAlignFlag>
static inline int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 80020a0:	4834      	ldr	r0, [pc, #208]	@ (8002174 <SIX_STEP_HighFrequencyTask+0xf0>)
    else
    {
      PWMC_SetAlignFlag(&PWM_Handle_M1, 0);
    }
    int16_t hObsAngle = SPD_GetElAngle(&VirtualSpeedSensorM1._Super);
    (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 80020a2:	f10d 0106 	add.w	r1, sp, #6
    int16_t hObsAngle = SPD_GetElAngle(&VirtualSpeedSensorM1._Super);
 80020a6:	8883      	ldrh	r3, [r0, #4]
 80020a8:	f8ad 3006 	strh.w	r3, [sp, #6]
    (void)VSS_CalcElAngle(&VirtualSpeedSensorM1, &hObsAngle);
 80020ac:	f006 fbce 	bl	800884c <VSS_CalcElAngle>
  }
  (void)BADC_CalcElAngle (&Bemf_ADC_M1);
 80020b0:	4c31      	ldr	r4, [pc, #196]	@ (8002178 <SIX_STEP_HighFrequencyTask+0xf4>)
  int16_t hElAngle, hSpeed, hDirection;
  SpeednPosFdbk_Handle_t *speedHandle;
  RCM_ReadOngoingConv();
  RCM_ExecNextConv();
  hDirection = RUC_GetDirection(&RevUpControlM1);
  PWMC_SetPhaseVoltage( pwmcHandle[M1], SixStepVars[M1].DutyCycleRef );
 80020b2:	4e32      	ldr	r6, [pc, #200]	@ (800217c <SIX_STEP_HighFrequencyTask+0xf8>)
  (void)BADC_CalcElAngle (&Bemf_ADC_M1);
 80020b4:	4620      	mov	r0, r4
 80020b6:	f005 fbf3 	bl	80078a0 <BADC_CalcElAngle>
  RCM_ReadOngoingConv();
 80020ba:	f001 fa4f 	bl	800355c <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 80020be:	f001 fa09 	bl	80034d4 <RCM_ExecNextConv>
  hDirection = RUC_GetDirection(&RevUpControlM1);
 80020c2:	482f      	ldr	r0, [pc, #188]	@ (8002180 <SIX_STEP_HighFrequencyTask+0xfc>)
 80020c4:	f006 fa86 	bl	80085d4 <RUC_GetDirection>
  PWMC_SetPhaseVoltage( pwmcHandle[M1], SixStepVars[M1].DutyCycleRef );
 80020c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002184 <SIX_STEP_HighFrequencyTask+0x100>)
 80020ca:	8831      	ldrh	r1, [r6, #0]
  hDirection = RUC_GetDirection(&RevUpControlM1);
 80020cc:	4680      	mov	r8, r0
  PWMC_SetPhaseVoltage( pwmcHandle[M1], SixStepVars[M1].DutyCycleRef );
 80020ce:	6818      	ldr	r0, [r3, #0]
 80020d0:	f005 ff56 	bl	8007f80 <PWMC_SetPhaseVoltage>
  if  (false == Bemf_ADC_M1.IsLoopClosed)
 80020d4:	f894 3067 	ldrb.w	r3, [r4, #103]	@ 0x67
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d131      	bne.n	8002140 <SIX_STEP_HighFrequencyTask+0xbc>
  {
    speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80020dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002188 <SIX_STEP_HighFrequencyTask+0x104>)
 80020de:	681f      	ldr	r7, [r3, #0]
 80020e0:	b107      	cbz	r7, 80020e4 <SIX_STEP_HighFrequencyTask+0x60>
 80020e2:	697f      	ldr	r7, [r7, #20]
    if(false == BADC_IsObserverConverged(&Bemf_ADC_M1))
 80020e4:	4824      	ldr	r0, [pc, #144]	@ (8002178 <SIX_STEP_HighFrequencyTask+0xf4>)
 80020e6:	f005 fbd7 	bl	8007898 <BADC_IsObserverConverged>
 80020ea:	b1c8      	cbz	r0, 8002120 <SIX_STEP_HighFrequencyTask+0x9c>
 80020ec:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
    }
    else
    {
      hElAngle = SPD_GetElAngle(&Bemf_ADC_M1._Super);
    }
    hSpeed = SPD_GetElSpeedDpp(speedHandle);
 80020f0:	4638      	mov	r0, r7
 80020f2:	f006 fb5f 	bl	80087b4 <SPD_GetElSpeedDpp>

    if (hDirection > 0)
    {
      SixStepVars[M1].qElAngle = hElAngle + S16_90_PHASE_SHIFT;
 80020f6:	b2a4      	uxth	r4, r4
    if (hDirection > 0)
 80020f8:	f1b8 0f00 	cmp.w	r8, #0
      SixStepVars[M1].qElAngle = hElAngle + S16_90_PHASE_SHIFT;
 80020fc:	bfcc      	ite	gt
 80020fe:	f504 4480 	addgt.w	r4, r4, #16384	@ 0x4000
    }
    else
    {
      SixStepVars[M1].qElAngle = hElAngle - S16_90_PHASE_SHIFT;
 8002102:	f5a4 4480 	suble.w	r4, r4, #16384	@ 0x4000
 8002106:	b223      	sxth	r3, r4
    }
    PWM_Handle_M1.hElAngle = SixStepVars[M1].qElAngle;
 8002108:	4c19      	ldr	r4, [pc, #100]	@ (8002170 <SIX_STEP_HighFrequencyTask+0xec>)
 800210a:	80f3      	strh	r3, [r6, #6]
    hSpeed = SPD_GetElSpeedDpp(speedHandle);
 800210c:	4607      	mov	r7, r0
    if (PWMC_ElAngleToStep(&PWM_Handle_M1))
 800210e:	4620      	mov	r0, r4
    PWM_Handle_M1.hElAngle = SixStepVars[M1].qElAngle;
 8002110:	8263      	strh	r3, [r4, #18]
    if (PWMC_ElAngleToStep(&PWM_Handle_M1))
 8002112:	f006 f881 	bl	8008218 <PWMC_ElAngleToStep>
 8002116:	b9f0      	cbnz	r0, 8002156 <SIX_STEP_HighFrequencyTask+0xd2>
}
 8002118:	4628      	mov	r0, r5
 800211a:	b002      	add	sp, #8
 800211c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002120:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8002124:	e7e4      	b.n	80020f0 <SIX_STEP_HighFrequencyTask+0x6c>
      if (0U == RUC_IsAlignStageNow(&RevUpControlM1))
 8002126:	4816      	ldr	r0, [pc, #88]	@ (8002180 <SIX_STEP_HighFrequencyTask+0xfc>)
 8002128:	f006 fa3c 	bl	80085a4 <RUC_IsAlignStageNow>
 800212c:	2800      	cmp	r0, #0
 800212e:	d0b3      	beq.n	8002098 <SIX_STEP_HighFrequencyTask+0x14>
        PWMC_SetAlignFlag(&PWM_Handle_M1, RUC_GetDirection(&RevUpControlM1));
 8002130:	4813      	ldr	r0, [pc, #76]	@ (8002180 <SIX_STEP_HighFrequencyTask+0xfc>)
 8002132:	f006 fa4f 	bl	80085d4 <RUC_GetDirection>
 8002136:	4601      	mov	r1, r0
 8002138:	480d      	ldr	r0, [pc, #52]	@ (8002170 <SIX_STEP_HighFrequencyTask+0xec>)
 800213a:	f006 f86b 	bl	8008214 <PWMC_SetAlignFlag>
 800213e:	e7af      	b.n	80020a0 <SIX_STEP_HighFrequencyTask+0x1c>
      BADC_StepChangeEvent(&Bemf_ADC_M1, hSpeed);
    }
  }
  else
  {
    PWMC_ForceNextStep( &PWM_Handle_M1, hDirection );
 8002140:	4641      	mov	r1, r8
 8002142:	480b      	ldr	r0, [pc, #44]	@ (8002170 <SIX_STEP_HighFrequencyTask+0xec>)
 8002144:	f006 f8a0 	bl	8008288 <PWMC_ForceNextStep>
    PWMC_LoadNextStep( &PWM_Handle_M1 );
 8002148:	4809      	ldr	r0, [pc, #36]	@ (8002170 <SIX_STEP_HighFrequencyTask+0xec>)
 800214a:	f005 ff21 	bl	8007f90 <PWMC_LoadNextStep>
}
 800214e:	4628      	mov	r0, r5
 8002150:	b002      	add	sp, #8
 8002152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      PWMC_LoadNextStep( &PWM_Handle_M1 );
 8002156:	4620      	mov	r0, r4
 8002158:	f005 ff1a 	bl	8007f90 <PWMC_LoadNextStep>
      BADC_StepChangeEvent(&Bemf_ADC_M1, hSpeed);
 800215c:	4806      	ldr	r0, [pc, #24]	@ (8002178 <SIX_STEP_HighFrequencyTask+0xf4>)
 800215e:	4639      	mov	r1, r7
 8002160:	f005 fbc0 	bl	80078e4 <BADC_StepChangeEvent>
}
 8002164:	4628      	mov	r0, r5
 8002166:	b002      	add	sp, #8
 8002168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800216c:	20000000 	.word	0x20000000
 8002170:	20000028 	.word	0x20000028
 8002174:	20000268 	.word	0x20000268
 8002178:	2000005c 	.word	0x2000005c
 800217c:	20000768 	.word	0x20000768
 8002180:	2000015c 	.word	0x2000015c
 8002184:	20000770 	.word	0x20000770
 8002188:	20000024 	.word	0x20000024

0800218c <SixStep_StepCommution>:
{
 800218c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  RCM_ReadOngoingConv();
 800218e:	f001 f9e5 	bl	800355c <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8002192:	f001 f99f 	bl	80034d4 <RCM_ExecNextConv>
  hDirection = RUC_GetDirection(&RevUpControlM1);
 8002196:	4821      	ldr	r0, [pc, #132]	@ (800221c <SixStep_StepCommution+0x90>)
  PWMC_SetPhaseVoltage( pwmcHandle[M1], SixStepVars[M1].DutyCycleRef );
 8002198:	4f21      	ldr	r7, [pc, #132]	@ (8002220 <SixStep_StepCommution+0x94>)
  if  (false == Bemf_ADC_M1.IsLoopClosed)
 800219a:	4c22      	ldr	r4, [pc, #136]	@ (8002224 <SixStep_StepCommution+0x98>)
  hDirection = RUC_GetDirection(&RevUpControlM1);
 800219c:	f006 fa1a 	bl	80085d4 <RUC_GetDirection>
  PWMC_SetPhaseVoltage( pwmcHandle[M1], SixStepVars[M1].DutyCycleRef );
 80021a0:	4b21      	ldr	r3, [pc, #132]	@ (8002228 <SixStep_StepCommution+0x9c>)
 80021a2:	8839      	ldrh	r1, [r7, #0]
  hDirection = RUC_GetDirection(&RevUpControlM1);
 80021a4:	4605      	mov	r5, r0
  PWMC_SetPhaseVoltage( pwmcHandle[M1], SixStepVars[M1].DutyCycleRef );
 80021a6:	6818      	ldr	r0, [r3, #0]
 80021a8:	f005 feea 	bl	8007f80 <PWMC_SetPhaseVoltage>
  if  (false == Bemf_ADC_M1.IsLoopClosed)
 80021ac:	f894 3067 	ldrb.w	r3, [r4, #103]	@ 0x67
 80021b0:	bb0b      	cbnz	r3, 80021f6 <SixStep_StepCommution+0x6a>
    speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80021b2:	4b1e      	ldr	r3, [pc, #120]	@ (800222c <SixStep_StepCommution+0xa0>)
 80021b4:	681e      	ldr	r6, [r3, #0]
 80021b6:	b106      	cbz	r6, 80021ba <SixStep_StepCommution+0x2e>
 80021b8:	6976      	ldr	r6, [r6, #20]
    if(false == BADC_IsObserverConverged(&Bemf_ADC_M1))
 80021ba:	481a      	ldr	r0, [pc, #104]	@ (8002224 <SixStep_StepCommution+0x98>)
 80021bc:	f005 fb6c 	bl	8007898 <BADC_IsObserverConverged>
 80021c0:	b1b0      	cbz	r0, 80021f0 <SixStep_StepCommution+0x64>
 80021c2:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
    hSpeed = SPD_GetElSpeedDpp(speedHandle);
 80021c6:	4630      	mov	r0, r6
 80021c8:	f006 faf4 	bl	80087b4 <SPD_GetElSpeedDpp>
      SixStepVars[M1].qElAngle = hElAngle + S16_90_PHASE_SHIFT;
 80021cc:	b2a4      	uxth	r4, r4
    if (hDirection > 0)
 80021ce:	2d00      	cmp	r5, #0
      SixStepVars[M1].qElAngle = hElAngle + S16_90_PHASE_SHIFT;
 80021d0:	bfcc      	ite	gt
 80021d2:	f504 4480 	addgt.w	r4, r4, #16384	@ 0x4000
      SixStepVars[M1].qElAngle = hElAngle - S16_90_PHASE_SHIFT;
 80021d6:	f5a4 4480 	suble.w	r4, r4, #16384	@ 0x4000
 80021da:	b223      	sxth	r3, r4
    PWM_Handle_M1.hElAngle = SixStepVars[M1].qElAngle;
 80021dc:	4c14      	ldr	r4, [pc, #80]	@ (8002230 <SixStep_StepCommution+0xa4>)
 80021de:	80fb      	strh	r3, [r7, #6]
    hSpeed = SPD_GetElSpeedDpp(speedHandle);
 80021e0:	4606      	mov	r6, r0
    if (PWMC_ElAngleToStep(&PWM_Handle_M1))
 80021e2:	4620      	mov	r0, r4
    PWM_Handle_M1.hElAngle = SixStepVars[M1].qElAngle;
 80021e4:	8263      	strh	r3, [r4, #18]
    if (PWMC_ElAngleToStep(&PWM_Handle_M1))
 80021e6:	f006 f817 	bl	8008218 <PWMC_ElAngleToStep>
 80021ea:	b968      	cbnz	r0, 8002208 <SixStep_StepCommution+0x7c>
  }
  return(hCodeError);
}
 80021ec:	2000      	movs	r0, #0
 80021ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021f0:	f9b6 4004 	ldrsh.w	r4, [r6, #4]
 80021f4:	e7e7      	b.n	80021c6 <SixStep_StepCommution+0x3a>
    PWMC_ForceNextStep( &PWM_Handle_M1, hDirection );
 80021f6:	4629      	mov	r1, r5
 80021f8:	480d      	ldr	r0, [pc, #52]	@ (8002230 <SixStep_StepCommution+0xa4>)
 80021fa:	f006 f845 	bl	8008288 <PWMC_ForceNextStep>
    PWMC_LoadNextStep( &PWM_Handle_M1 );
 80021fe:	480c      	ldr	r0, [pc, #48]	@ (8002230 <SixStep_StepCommution+0xa4>)
 8002200:	f005 fec6 	bl	8007f90 <PWMC_LoadNextStep>
}
 8002204:	2000      	movs	r0, #0
 8002206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      PWMC_LoadNextStep( &PWM_Handle_M1 );
 8002208:	4620      	mov	r0, r4
 800220a:	f005 fec1 	bl	8007f90 <PWMC_LoadNextStep>
      BADC_StepChangeEvent(&Bemf_ADC_M1, hSpeed);
 800220e:	4805      	ldr	r0, [pc, #20]	@ (8002224 <SixStep_StepCommution+0x98>)
 8002210:	4631      	mov	r1, r6
 8002212:	f005 fb67 	bl	80078e4 <BADC_StepChangeEvent>
}
 8002216:	2000      	movs	r0, #0
 8002218:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800221a:	bf00      	nop
 800221c:	2000015c 	.word	0x2000015c
 8002220:	20000768 	.word	0x20000768
 8002224:	2000005c 	.word	0x2000005c
 8002228:	20000770 	.word	0x20000770
 800222c:	20000024 	.word	0x20000024
 8002230:	20000028 	.word	0x20000028

08002234 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8002234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
 8002238:	f9b0 400c 	ldrsh.w	r4, [r0, #12]
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 800223c:	4b31      	ldr	r3, [pc, #196]	@ (8002304 <RI_SetRegCommandParser+0xd0>)
{
 800223e:	b089      	sub	sp, #36	@ 0x24
    uint16_t size = 0U;
 8002240:	f04f 0900 	mov.w	r9, #0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002244:	9306      	str	r3, [sp, #24]
    uint8_t number_of_item =0;
    pHandle->txLength = 0;

    while (rxLength > 0)
 8002246:	454c      	cmp	r4, r9
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002248:	4b2f      	ldr	r3, [pc, #188]	@ (8002308 <RI_SetRegCommandParser+0xd4>)
    uint16_t size = 0U;
 800224a:	f8ad 9016 	strh.w	r9, [sp, #22]
    uint8_t * txData = pHandle->txBuffer;
 800224e:	e9d0 c601 	ldrd	ip, r6, [r0, #4]
{
 8002252:	4607      	mov	r7, r0
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 8002254:	9307      	str	r3, [sp, #28]
    pHandle->txLength = 0;
 8002256:	f8a0 900e 	strh.w	r9, [r0, #14]
    while (rxLength > 0)
 800225a:	dd47      	ble.n	80022ec <RI_SetRegCommandParser+0xb8>
 800225c:	eb06 0801 	add.w	r8, r6, r1
  uint8_t retVal = MCP_CMD_OK;
 8002260:	f8cd 900c 	str.w	r9, [sp, #12]
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 8002264:	f1c6 0a01 	rsb	sl, r6, #1
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 8002268:	f10c 0502 	add.w	r5, ip, #2
      regID = *dataElementID & REG_MASK;
 800226c:	f8bc c000 	ldrh.w	ip, [ip]
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8002270:	fa5f f18c 	uxtb.w	r1, ip
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8002274:	3c02      	subs	r4, #2
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002276:	f001 0b07 	and.w	fp, r1, #7
 800227a:	f10d 0920 	add.w	r9, sp, #32
      if (motorID > NBR_OF_MOTORS)
 800227e:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002282:	fa0f fe84 	sxth.w	lr, r4
 8002286:	f10d 0316 	add.w	r3, sp, #22
 800228a:	462a      	mov	r2, r5
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 800228c:	b2a4      	uxth	r4, r4
      regID = *dataElementID & REG_MASK;
 800228e:	f02c 0007 	bic.w	r0, ip, #7
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 8002292:	eb09 0b8b 	add.w	fp, r9, fp, lsl #2
 8002296:	f001 0138 	and.w	r1, r1, #56	@ 0x38
      if (motorID > NBR_OF_MOTORS)
 800229a:	d11b      	bne.n	80022d4 <RI_SetRegCommandParser+0xa0>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 800229c:	f8cd e000 	str.w	lr, [sp]
 80022a0:	f85b bc08 	ldr.w	fp, [fp, #-8]
 80022a4:	47d8      	blx	fp
        rxLength = (int16_t) (rxLength - size);
 80022a6:	f8bd 2016 	ldrh.w	r2, [sp, #22]
        if ((1U == number_of_item) && (0 == rxLength))
 80022aa:	eb06 030a 	add.w	r3, r6, sl
 80022ae:	b2db      	uxtb	r3, r3
        rxLength = (int16_t) (rxLength - size);
 80022b0:	1aa4      	subs	r4, r4, r2
        if ((1U == number_of_item) && (0 == rxLength))
 80022b2:	2b01      	cmp	r3, #1
        rxLength = (int16_t) (rxLength - size);
 80022b4:	b224      	sxth	r4, r4
        rxData = rxData+size;
 80022b6:	eb05 0c02 	add.w	ip, r5, r2
        if ((1U == number_of_item) && (0 == rxLength))
 80022ba:	d013      	beq.n	80022e4 <RI_SetRegCommandParser+0xb0>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 80022bc:	4546      	cmp	r6, r8
 80022be:	d00d      	beq.n	80022dc <RI_SetRegCommandParser+0xa8>
          {
            *txData = accessResult;
 80022c0:	f806 0b01 	strb.w	r0, [r6], #1
            txData = txData+1;
            pHandle->txLength++;
 80022c4:	89fb      	ldrh	r3, [r7, #14]
 80022c6:	3301      	adds	r3, #1
 80022c8:	81fb      	strh	r3, [r7, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80022ca:	b1a0      	cbz	r0, 80022f6 <RI_SetRegCommandParser+0xc2>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 80022cc:	2807      	cmp	r0, #7
 80022ce:	d001      	beq.n	80022d4 <RI_SetRegCommandParser+0xa0>
 80022d0:	280a      	cmp	r0, #10
 80022d2:	d10e      	bne.n	80022f2 <RI_SetRegCommandParser+0xbe>
        retVal = MCP_CMD_NOK;
 80022d4:	2001      	movs	r0, #1
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80022d6:	b009      	add	sp, #36	@ 0x24
 80022d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80022dc:	2008      	movs	r0, #8
}
 80022de:	b009      	add	sp, #36	@ 0x24
 80022e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 80022e4:	2c00      	cmp	r4, #0
 80022e6:	d1e9      	bne.n	80022bc <RI_SetRegCommandParser+0x88>
    if (MCP_CMD_OK == retVal)
 80022e8:	2800      	cmp	r0, #0
 80022ea:	d1f4      	bne.n	80022d6 <RI_SetRegCommandParser+0xa2>
      pHandle->txLength = 0;
 80022ec:	2000      	movs	r0, #0
 80022ee:	81f8      	strh	r0, [r7, #14]
 80022f0:	e7f1      	b.n	80022d6 <RI_SetRegCommandParser+0xa2>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80022f2:	2301      	movs	r3, #1
 80022f4:	9303      	str	r3, [sp, #12]
    while (rxLength > 0)
 80022f6:	2c00      	cmp	r4, #0
 80022f8:	dcb6      	bgt.n	8002268 <RI_SetRegCommandParser+0x34>
 80022fa:	9803      	ldr	r0, [sp, #12]
    if (MCP_CMD_OK == retVal)
 80022fc:	2800      	cmp	r0, #0
 80022fe:	d0f5      	beq.n	80022ec <RI_SetRegCommandParser+0xb8>
 8002300:	e7e9      	b.n	80022d6 <RI_SetRegCommandParser+0xa2>
 8002302:	bf00      	nop
 8002304:	08002531 	.word	0x08002531
 8002308:	08002635 	.word	0x08002635

0800230c <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 800230c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002310:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 8002312:	2300      	movs	r3, #0
 8002314:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 8002318:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 800231a:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 800231e:	4b1d      	ldr	r3, [pc, #116]	@ (8002394 <RI_GetRegCommandParser+0x88>)
 8002320:	9304      	str	r3, [sp, #16]
 8002322:	4b1d      	ldr	r3, [pc, #116]	@ (8002398 <RI_GetRegCommandParser+0x8c>)
    uint8_t * rxData = pHandle->rxBuffer;
 8002324:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8002328:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 800232a:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 800232c:	f1b8 0f00 	cmp.w	r8, #0
 8002330:	d016      	beq.n	8002360 <RI_GetRegCommandParser+0x54>
 8002332:	4607      	mov	r7, r0
 8002334:	b20d      	sxth	r5, r1
    uint8_t * rxData = pHandle->rxBuffer;
 8002336:	464c      	mov	r4, r9
    {
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength - MCP_ID_SIZE;
      rxData = rxData + MCP_ID_SIZE; // Shift buffer to the next MCP_ID

      regID = *dataElementID & REG_MASK;
 8002338:	f834 cb02 	ldrh.w	ip, [r4], #2
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 800233c:	fa5f f18c 	uxtb.w	r1, ip
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002340:	f001 0e07 	and.w	lr, r1, #7
 8002344:	f10d 0a18 	add.w	sl, sp, #24
      if (motorID > NBR_OF_MOTORS)
 8002348:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 800234c:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 800234e:	f02c 0007 	bic.w	r0, ip, #7
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002352:	f10d 030e 	add.w	r3, sp, #14
 8002356:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
 800235a:	f001 0138 	and.w	r1, r1, #56	@ 0x38
      if (motorID > NBR_OF_MOTORS)
 800235e:	d003      	beq.n	8002368 <RI_GetRegCommandParser+0x5c>
        retVal = MCP_CMD_NOK;
 8002360:	2001      	movs	r0, #1
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8002362:	b006      	add	sp, #24
 8002364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8002368:	9500      	str	r5, [sp, #0]
 800236a:	f85e ac08 	ldr.w	sl, [lr, #-8]
 800236e:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 8002370:	eba8 0304 	sub.w	r3, r8, r4
    while (rxLength > 0U)
 8002374:	fa19 f383 	uxtah	r3, r9, r3
 8002378:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 800237a:	2800      	cmp	r0, #0
 800237c:	d1f1      	bne.n	8002362 <RI_GetRegCommandParser+0x56>
          txData = txData+size;
 800237e:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 8002382:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 8002384:	1a6d      	subs	r5, r5, r1
          pHandle->txLength += size;
 8002386:	440a      	add	r2, r1
          txData = txData+size;
 8002388:	440e      	add	r6, r1
          pHandle->txLength += size;
 800238a:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 800238c:	b22d      	sxth	r5, r5
    while (rxLength > 0U)
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1d2      	bne.n	8002338 <RI_GetRegCommandParser+0x2c>
 8002392:	e7e6      	b.n	8002362 <RI_GetRegCommandParser+0x56>
 8002394:	080029ed 	.word	0x080029ed
 8002398:	08002b21 	.word	0x08002b21

0800239c <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	4604      	mov	r4, r0
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80023a0:	6846      	ldr	r6, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80023a2:	6822      	ldr	r2, [r4, #0]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80023a4:	f836 3b02 	ldrh.w	r3, [r6], #2
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80023a8:	8992      	ldrh	r2, [r2, #12]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80023aa:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80023ac:	3a01      	subs	r2, #1
 80023ae:	b291      	uxth	r1, r2
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80023b0:	f403 427f 	and.w	r2, r3, #65280	@ 0xff00
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80023b4:	3802      	subs	r0, #2
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80023b6:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80023ba:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
{
 80023be:	b082      	sub	sp, #8
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80023c0:	b280      	uxth	r0, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80023c2:	fa1f fc8c 	uxth.w	ip, ip
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80023c6:	d041      	beq.n	800244c <MCP_ReceivedPacket+0xb0>
    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 80023c8:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 80023ca:	f003 0307 	and.w	r3, r3, #7
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80023ce:	6066      	str	r6, [r4, #4]
    MCI_Handle_t *pMCI = &Mci[motorID];
 80023d0:	4e46      	ldr	r6, [pc, #280]	@ (80024ec <MCP_ReceivedPacket+0x150>)
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80023d2:	81a0      	strh	r0, [r4, #12]
    MCI_Handle_t *pMCI = &Mci[motorID];
 80023d4:	eb03 03c3 	add.w	r3, r3, r3, lsl #3

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 80023d8:	2500      	movs	r5, #0

    switch (command)
 80023da:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
    pHandle->txLength = 0U;
 80023de:	81e5      	strh	r5, [r4, #14]
    MCI_Handle_t *pMCI = &Mci[motorID];
 80023e0:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    switch (command)
 80023e4:	d82a      	bhi.n	800243c <MCP_ReceivedPacket+0xa0>
 80023e6:	f1bc 0f38 	cmp.w	ip, #56	@ 0x38
 80023ea:	d81e      	bhi.n	800242a <MCP_ReceivedPacket+0x8e>
 80023ec:	e8df f00c 	tbb	[pc, ip]
 80023f0:	1d1d1d50 	.word	0x1d1d1d50
 80023f4:	1d1d1d1d 	.word	0x1d1d1d1d
 80023f8:	1d1d1d58 	.word	0x1d1d1d58
 80023fc:	1d1d1d1d 	.word	0x1d1d1d1d
 8002400:	1d1d1d4b 	.word	0x1d1d1d4b
 8002404:	1d1d1d1d 	.word	0x1d1d1d1d
 8002408:	1d1d1d43 	.word	0x1d1d1d43
 800240c:	1d1d1d1d 	.word	0x1d1d1d1d
 8002410:	1d1d1d3d 	.word	0x1d1d1d3d
 8002414:	1d1d1d1d 	.word	0x1d1d1d1d
 8002418:	1d1d1d5d 	.word	0x1d1d1d5d
 800241c:	1d1d1d1d 	.word	0x1d1d1d1d
 8002420:	1d1d1d39 	.word	0x1d1d1d39
 8002424:	1d1d1d1d 	.word	0x1d1d1d1d
 8002428:	65          	.byte	0x65
 8002429:	00          	.byte	0x00
 800242a:	2300      	movs	r3, #0
 800242c:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800242e:	68a2      	ldr	r2, [r4, #8]
 8002430:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8002432:	89e3      	ldrh	r3, [r4, #14]
 8002434:	3301      	adds	r3, #1
 8002436:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 8002438:	b002      	add	sp, #8
 800243a:	bd70      	pop	{r4, r5, r6, pc}
    switch (command)
 800243c:	f1bc 0f78 	cmp.w	ip, #120	@ 0x78
 8002440:	d1f3      	bne.n	800242a <MCP_ReceivedPacket+0x8e>
        HAL_NVIC_SystemReset();
 8002442:	f002 fde3 	bl	800500c <HAL_NVIC_SystemReset>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002446:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002448:	4628      	mov	r0, r5
        break;
 800244a:	e7f0      	b.n	800242e <MCP_ReceivedPacket+0x92>
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 800244c:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    pHandle->txLength = 0U;
 8002450:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 8002452:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8002456:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 8002458:	6066      	str	r6, [r4, #4]
    pHandle->txLength = 0U;
 800245a:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 800245c:	d931      	bls.n	80024c2 <MCP_ReceivedPacket+0x126>
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 800245e:	200d      	movs	r0, #13
 8002460:	e7e5      	b.n	800242e <MCP_ReceivedPacket+0x92>
        if (IDLE == MCI_GetSTMState(pMCI))
 8002462:	4630      	mov	r0, r6
 8002464:	f7ff fa06 	bl	8001874 <MCI_GetSTMState>
 8002468:	b128      	cbz	r0, 8002476 <MCP_ReceivedPacket+0xda>
          (void)MCI_StopMotor(pMCI);
 800246a:	4630      	mov	r0, r6
 800246c:	f7ff fa1e 	bl	80018ac <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002470:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8002472:	2000      	movs	r0, #0
 8002474:	e7db      	b.n	800242e <MCP_ReceivedPacket+0x92>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002476:	4630      	mov	r0, r6
 8002478:	f7ff fa02 	bl	8001880 <MCI_StartMotor>
 800247c:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8002480:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8002482:	b2c0      	uxtb	r0, r0
 8002484:	e7d3      	b.n	800242e <MCP_ReceivedPacket+0x92>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 8002486:	4620      	mov	r0, r4
 8002488:	f7ff ff40 	bl	800230c <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800248c:	89e3      	ldrh	r3, [r4, #14]
        break;
 800248e:	e7ce      	b.n	800242e <MCP_ReceivedPacket+0x92>
        *pHandle->txBuffer = MCP_VERSION;
 8002490:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 8002492:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 8002494:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 8002496:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 8002498:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800249a:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800249c:	2000      	movs	r0, #0
        break;
 800249e:	e7c6      	b.n	800242e <MCP_ReceivedPacket+0x92>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80024a0:	4620      	mov	r0, r4
 80024a2:	f7ff fec7 	bl	8002234 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80024a6:	89e3      	ldrh	r3, [r4, #14]
        break;
 80024a8:	e7c1      	b.n	800242e <MCP_ReceivedPacket+0x92>
        if (RUN == MCI_GetSTMState(pMCI))
 80024aa:	4630      	mov	r0, r6
 80024ac:	f7ff f9e2 	bl	8001874 <MCI_GetSTMState>
 80024b0:	2806      	cmp	r0, #6
 80024b2:	d013      	beq.n	80024dc <MCP_ReceivedPacket+0x140>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80024b4:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80024b6:	2000      	movs	r0, #0
        break;
 80024b8:	e7b9      	b.n	800242e <MCP_ReceivedPacket+0x92>
        (void)MCI_FaultAcknowledged(pMCI);
 80024ba:	4630      	mov	r0, r6
 80024bc:	f7ff fa12 	bl	80018e4 <MCI_FaultAcknowledged>
 80024c0:	e7f8      	b.n	80024b4 <MCP_ReceivedPacket+0x118>
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80024c2:	4b0b      	ldr	r3, [pc, #44]	@ (80024f0 <MCP_ReceivedPacket+0x154>)
 80024c4:	f853 502c 	ldr.w	r5, [r3, ip, lsl #2]
 80024c8:	b175      	cbz	r5, 80024e8 <MCP_ReceivedPacket+0x14c>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 80024ca:	68a3      	ldr	r3, [r4, #8]
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	b20a      	sxth	r2, r1
 80024d0:	f104 030e 	add.w	r3, r4, #14
 80024d4:	4631      	mov	r1, r6
 80024d6:	47a8      	blx	r5
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80024d8:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 80024da:	e7a8      	b.n	800242e <MCP_ReceivedPacket+0x92>
          MCI_StopRamp(pMCI);
 80024dc:	4630      	mov	r0, r6
 80024de:	f7ff fa31 	bl	8001944 <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80024e2:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80024e4:	2000      	movs	r0, #0
 80024e6:	e7a2      	b.n	800242e <MCP_ReceivedPacket+0x92>
 80024e8:	462b      	mov	r3, r5
 80024ea:	e7b8      	b.n	800245e <MCP_ReceivedPacket+0xc2>
 80024ec:	20000000 	.word	0x20000000
 80024f0:	20000788 	.word	0x20000788

080024f4 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80024f4:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 80024f6:	f003 fb57 	bl	8005ba8 <HAL_RCC_GetHCLKFreq>
 80024fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002524 <MX_MotorControl_Init+0x30>)
 80024fc:	fba3 3000 	umull	r3, r0, r3, r0
 8002500:	09c0      	lsrs	r0, r0, #7
 8002502:	f002 fd95 	bl	8005030 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 8002506:	4b08      	ldr	r3, [pc, #32]	@ (8002528 <MX_MotorControl_Init+0x34>)
 8002508:	2200      	movs	r2, #0
 800250a:	6819      	ldr	r1, [r3, #0]
 800250c:	f04f 30ff 	mov.w	r0, #4294967295
 8002510:	f002 fd32 	bl	8004f78 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8002514:	4805      	ldr	r0, [pc, #20]	@ (800252c <MX_MotorControl_Init+0x38>)
 8002516:	f7ff fa29 	bl	800196c <MCboot>
  mc_lock_pins();
}
 800251a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 800251e:	f7ff bb57 	b.w	8001bd0 <mc_lock_pins>
 8002522:	bf00      	nop
 8002524:	10624dd3 	.word	0x10624dd3
 8002528:	20000484 	.word	0x20000484
 800252c:	20001a14 	.word	0x20001a14

08002530 <RI_SetRegisterGlobal>:
#include "mcp_config.h"
#include "mcpa.h"
#include "mc_configuration_registers.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8002530:	b410      	push	{r4}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 8002532:	3908      	subs	r1, #8
{
 8002534:	f9bd c004 	ldrsh.w	ip, [sp, #4]
  switch(typeID)
 8002538:	2920      	cmp	r1, #32
 800253a:	d812      	bhi.n	8002562 <RI_SetRegisterGlobal+0x32>
 800253c:	e8df f001 	tbb	[pc, r1]
 8002540:	11111117 	.word	0x11111117
 8002544:	11111111 	.word	0x11111111
 8002548:	11111121 	.word	0x11111121
 800254c:	11111111 	.word	0x11111111
 8002550:	11111133 	.word	0x11111133
 8002554:	11111111 	.word	0x11111111
 8002558:	1111113d 	.word	0x1111113d
 800255c:	11111111 	.word	0x11111111
 8002560:	51          	.byte	0x51
 8002561:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8002562:	2200      	movs	r2, #0
 8002564:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8002566:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 8002568:	f85d 4b04 	ldr.w	r4, [sp], #4
 800256c:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 800256e:	2848      	cmp	r0, #72	@ 0x48
      *size = 1;
 8002570:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_RO_REG;
 8002574:	bf14      	ite	ne
 8002576:	2005      	movne	r0, #5
 8002578:	2004      	moveq	r0, #4
}
 800257a:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 1;
 800257e:	801a      	strh	r2, [r3, #0]
}
 8002580:	4770      	bx	lr
      switch (regID)
 8002582:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002586:	d04e      	beq.n	8002626 <RI_SetRegisterGlobal+0xf6>
 8002588:	d93e      	bls.n	8002608 <RI_SetRegisterGlobal+0xd8>
 800258a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 800258e:	d04a      	beq.n	8002626 <RI_SetRegisterGlobal+0xf6>
 8002590:	f641 3258 	movw	r2, #7000	@ 0x1b58
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002594:	4290      	cmp	r0, r2
 8002596:	bf0c      	ite	eq
 8002598:	2004      	moveq	r0, #4
 800259a:	2005      	movne	r0, #5
      *size = 2;
 800259c:	2202      	movs	r2, #2
}
 800259e:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 2;
 80025a2:	801a      	strh	r2, [r3, #0]
}
 80025a4:	4770      	bx	lr
          retVal = MCP_ERROR_RO_REG;
 80025a6:	2818      	cmp	r0, #24
      *size = 4;
 80025a8:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_RO_REG;
 80025ac:	bf14      	ite	ne
 80025ae:	2005      	movne	r0, #5
 80025b0:	4610      	moveq	r0, r2
}
 80025b2:	f85d 4b04 	ldr.w	r4, [sp], #4
      *size = 4;
 80025b6:	801a      	strh	r2, [r3, #0]
}
 80025b8:	4770      	bx	lr
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 80025ba:	2101      	movs	r1, #1
 80025bc:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80025be:	f992 0000 	ldrsb.w	r0, [r2]
 80025c2:	b348      	cbz	r0, 8002618 <RI_SetRegisterGlobal+0xe8>
 80025c4:	fa1f f08c 	uxth.w	r0, ip
 80025c8:	e003      	b.n	80025d2 <RI_SetRegisterGlobal+0xa2>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 80025ca:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80025cc:	f912 4f01 	ldrsb.w	r4, [r2, #1]!
 80025d0:	b314      	cbz	r4, 8002618 <RI_SetRegisterGlobal+0xe8>
    *size = *size + 1U;
 80025d2:	f101 0c01 	add.w	ip, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80025d6:	4281      	cmp	r1, r0
    *size = *size + 1U;
 80025d8:	fa1f f18c 	uxth.w	r1, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80025dc:	d3f5      	bcc.n	80025ca <RI_SetRegisterGlobal+0x9a>
      retVal = MCP_ERROR_RO_REG;
 80025de:	2004      	movs	r0, #4
 80025e0:	e7c2      	b.n	8002568 <RI_SetRegisterGlobal+0x38>
      *size = rawSize + 2U;
 80025e2:	8812      	ldrh	r2, [r2, #0]
 80025e4:	3202      	adds	r2, #2
 80025e6:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 80025e8:	fa1f fc8c 	uxth.w	ip, ip
 80025ec:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 80025ee:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 80025f0:	d81b      	bhi.n	800262a <RI_SetRegisterGlobal+0xfa>
        switch (regID)
 80025f2:	28a8      	cmp	r0, #168	@ 0xa8
 80025f4:	d0f3      	beq.n	80025de <RI_SetRegisterGlobal+0xae>
 80025f6:	d813      	bhi.n	8002620 <RI_SetRegisterGlobal+0xf0>
 80025f8:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 80025fc:	2828      	cmp	r0, #40	@ 0x28
 80025fe:	d0ee      	beq.n	80025de <RI_SetRegisterGlobal+0xae>
 8002600:	2005      	movs	r0, #5
}
 8002602:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_UNKNOWN_REG;
 800260c:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8002610:	bf0c      	ite	eq
 8002612:	2004      	moveq	r0, #4
 8002614:	2005      	movne	r0, #5
 8002616:	e7c1      	b.n	800259c <RI_SetRegisterGlobal+0x6c>
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8002618:	2300      	movs	r3, #0
 800261a:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 800261c:	2004      	movs	r0, #4
 800261e:	e7a3      	b.n	8002568 <RI_SetRegisterGlobal+0x38>
 8002620:	28e8      	cmp	r0, #232	@ 0xe8
 8002622:	d1ed      	bne.n	8002600 <RI_SetRegisterGlobal+0xd0>
 8002624:	e7db      	b.n	80025de <RI_SetRegisterGlobal+0xae>
  uint8_t retVal = MCP_CMD_OK;
 8002626:	2000      	movs	r0, #0
 8002628:	e7b8      	b.n	800259c <RI_SetRegisterGlobal+0x6c>
        *size = 0;
 800262a:	2200      	movs	r2, #0
 800262c:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 800262e:	200a      	movs	r0, #10
 8002630:	e79a      	b.n	8002568 <RI_SetRegisterGlobal+0x38>
 8002632:	bf00      	nop

08002634 <RI_SetRegisterMotor1>:
{
 8002634:	b530      	push	{r4, r5, lr}
 8002636:	b091      	sub	sp, #68	@ 0x44
  switch(typeID)
 8002638:	3908      	subs	r1, #8
{
 800263a:	f9bd c050 	ldrsh.w	ip, [sp, #80]	@ 0x50
 800263e:	461c      	mov	r4, r3
  switch(typeID)
 8002640:	2920      	cmp	r1, #32
 8002642:	d812      	bhi.n	800266a <RI_SetRegisterMotor1+0x36>
 8002644:	e8df f001 	tbb	[pc, r1]
 8002648:	11111116 	.word	0x11111116
 800264c:	11111111 	.word	0x11111111
 8002650:	11111125 	.word	0x11111125
 8002654:	11111111 	.word	0x11111111
 8002658:	11111152 	.word	0x11111152
 800265c:	11111111 	.word	0x11111111
 8002660:	1111113d 	.word	0x1111113d
 8002664:	11111111 	.word	0x11111111
 8002668:	60          	.byte	0x60
 8002669:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 800266a:	2300      	movs	r3, #0
 800266c:	8023      	strh	r3, [r4, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 800266e:	2007      	movs	r0, #7
}
 8002670:	b011      	add	sp, #68	@ 0x44
 8002672:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 8002674:	f5b0 6fd9 	cmp.w	r0, #1736	@ 0x6c8
 8002678:	f000 8125 	beq.w	80028c6 <RI_SetRegisterMotor1+0x292>
 800267c:	d864      	bhi.n	8002748 <RI_SetRegisterMotor1+0x114>
 800267e:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
 8002682:	2848      	cmp	r0, #72	@ 0x48
 8002684:	bf0c      	ite	eq
 8002686:	2004      	moveq	r0, #4
 8002688:	2005      	movne	r0, #5
      *size = 1;
 800268a:	2301      	movs	r3, #1
 800268c:	8023      	strh	r3, [r4, #0]
}
 800268e:	b011      	add	sp, #68	@ 0x44
 8002690:	bd30      	pop	{r4, r5, pc}
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002692:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8002696:	8811      	ldrh	r1, [r2, #0]
      switch (regID)
 8002698:	d00e      	beq.n	80026b8 <RI_SetRegisterMotor1+0x84>
 800269a:	d86b      	bhi.n	8002774 <RI_SetRegisterMotor1+0x140>
 800269c:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 80026a0:	f000 8118 	beq.w	80028d4 <RI_SetRegisterMotor1+0x2a0>
 80026a4:	d85a      	bhi.n	800275c <RI_SetRegisterMotor1+0x128>
 80026a6:	2890      	cmp	r0, #144	@ 0x90
 80026a8:	f000 8119 	beq.w	80028de <RI_SetRegisterMotor1+0x2aa>
 80026ac:	28d0      	cmp	r0, #208	@ 0xd0
 80026ae:	d147      	bne.n	8002740 <RI_SetRegisterMotor1+0x10c>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80026b0:	4899      	ldr	r0, [pc, #612]	@ (8002918 <RI_SetRegisterMotor1+0x2e4>)
 80026b2:	b209      	sxth	r1, r1
 80026b4:	f005 fbba 	bl	8007e2c <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 80026b8:	2000      	movs	r0, #0
      *size = 2;
 80026ba:	2302      	movs	r3, #2
 80026bc:	8023      	strh	r3, [r4, #0]
}
 80026be:	b011      	add	sp, #68	@ 0x44
 80026c0:	bd30      	pop	{r4, r5, pc}
  *size= 1U ; /* /0 is the min String size */
 80026c2:	2001      	movs	r0, #1
 80026c4:	8020      	strh	r0, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80026c6:	f992 3000 	ldrsb.w	r3, [r2]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d07e      	beq.n	80027cc <RI_SetRegisterMotor1+0x198>
 80026ce:	fa1f f38c 	uxth.w	r3, ip
 80026d2:	e004      	b.n	80026de <RI_SetRegisterMotor1+0xaa>
    *size = *size + 1U;
 80026d4:	8020      	strh	r0, [r4, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80026d6:	f912 1f01 	ldrsb.w	r1, [r2, #1]!
 80026da:	2900      	cmp	r1, #0
 80026dc:	d076      	beq.n	80027cc <RI_SetRegisterMotor1+0x198>
    *size = *size + 1U;
 80026de:	f100 0c01 	add.w	ip, r0, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80026e2:	4283      	cmp	r3, r0
    *size = *size + 1U;
 80026e4:	fa1f f08c 	uxth.w	r0, ip
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80026e8:	d8f4      	bhi.n	80026d4 <RI_SetRegisterMotor1+0xa0>
 80026ea:	e027      	b.n	800273c <RI_SetRegisterMotor1+0x108>
      switch (regID)
 80026ec:	2858      	cmp	r0, #88	@ 0x58
 80026ee:	f000 80ef 	beq.w	80028d0 <RI_SetRegisterMotor1+0x29c>
 80026f2:	2898      	cmp	r0, #152	@ 0x98
 80026f4:	f000 80d9 	beq.w	80028aa <RI_SetRegisterMotor1+0x276>
 80026f8:	2818      	cmp	r0, #24
 80026fa:	bf0c      	ite	eq
 80026fc:	2004      	moveq	r0, #4
 80026fe:	2005      	movne	r0, #5
      *size = 4;
 8002700:	2304      	movs	r3, #4
 8002702:	8023      	strh	r3, [r4, #0]
}
 8002704:	b011      	add	sp, #68	@ 0x44
 8002706:	bd30      	pop	{r4, r5, pc}
      uint16_t rawSize = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8002708:	f8b2 e000 	ldrh.w	lr, [r2]
      *size = rawSize + 2U;
 800270c:	f10e 0102 	add.w	r1, lr, #2
 8002710:	b289      	uxth	r1, r1
      if (*size > (uint16_t)dataAvailable)
 8002712:	fa1f f38c 	uxth.w	r3, ip
 8002716:	4299      	cmp	r1, r3
      *size = rawSize + 2U;
 8002718:	8021      	strh	r1, [r4, #0]
      if (*size > (uint16_t)dataAvailable)
 800271a:	f200 80c0 	bhi.w	800289e <RI_SetRegisterMotor1+0x26a>
        switch (regID)
 800271e:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8002722:	f000 810b 	beq.w	800293c <RI_SetRegisterMotor1+0x308>
 8002726:	d854      	bhi.n	80027d2 <RI_SetRegisterMotor1+0x19e>
 8002728:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 800272c:	f000 80e7 	beq.w	80028fe <RI_SetRegisterMotor1+0x2ca>
 8002730:	d849      	bhi.n	80027c6 <RI_SetRegisterMotor1+0x192>
 8002732:	28a8      	cmp	r0, #168	@ 0xa8
 8002734:	d002      	beq.n	800273c <RI_SetRegisterMotor1+0x108>
 8002736:	d942      	bls.n	80027be <RI_SetRegisterMotor1+0x18a>
 8002738:	28e8      	cmp	r0, #232	@ 0xe8
 800273a:	d144      	bne.n	80027c6 <RI_SetRegisterMotor1+0x192>
      retVal = MCP_ERROR_RO_REG;
 800273c:	2004      	movs	r0, #4
 800273e:	e797      	b.n	8002670 <RI_SetRegisterMotor1+0x3c>
      *size = 2;
 8002740:	2302      	movs	r3, #2
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002742:	2005      	movs	r0, #5
      *size = 2;
 8002744:	8023      	strh	r3, [r4, #0]
      break;
 8002746:	e7ba      	b.n	80026be <RI_SetRegisterMotor1+0x8a>
 8002748:	f5b0 6fe1 	cmp.w	r0, #1800	@ 0x708
 800274c:	f040 80ab 	bne.w	80028a6 <RI_SetRegisterMotor1+0x272>
          PWMC_SetQuasiSynchState(&PWM_Handle_M1, regdata8);
 8002750:	7811      	ldrb	r1, [r2, #0]
 8002752:	4872      	ldr	r0, [pc, #456]	@ (800291c <RI_SetRegisterMotor1+0x2e8>)
 8002754:	f005 fdec 	bl	8008330 <PWMC_SetQuasiSynchState>
  uint8_t retVal = MCP_CMD_OK;
 8002758:	2000      	movs	r0, #0
 800275a:	e796      	b.n	800268a <RI_SetRegisterMotor1+0x56>
 800275c:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002760:	d0aa      	beq.n	80026b8 <RI_SetRegisterMotor1+0x84>
 8002762:	d8ed      	bhi.n	8002740 <RI_SetRegisterMotor1+0x10c>
 8002764:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
          retVal = MCP_ERROR_UNKNOWN_REG;
 8002768:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 800276c:	bf0c      	ite	eq
 800276e:	2004      	moveq	r0, #4
 8002770:	2005      	movne	r0, #5
 8002772:	e7a2      	b.n	80026ba <RI_SetRegisterMotor1+0x86>
 8002774:	f241 4390 	movw	r3, #5264	@ 0x1490
 8002778:	4298      	cmp	r0, r3
 800277a:	f000 80b5 	beq.w	80028e8 <RI_SetRegisterMotor1+0x2b4>
 800277e:	d907      	bls.n	8002790 <RI_SetRegisterMotor1+0x15c>
 8002780:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8002784:	4298      	cmp	r0, r3
 8002786:	d10b      	bne.n	80027a0 <RI_SetRegisterMotor1+0x16c>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002788:	4863      	ldr	r0, [pc, #396]	@ (8002918 <RI_SetRegisterMotor1+0x2e4>)
 800278a:	f005 fb87 	bl	8007e9c <PID_SetKDDivisorPOW2>
          break;
 800278e:	e793      	b.n	80026b8 <RI_SetRegisterMotor1+0x84>
 8002790:	f241 4350 	movw	r3, #5200	@ 0x1450
 8002794:	4298      	cmp	r0, r3
 8002796:	d1d3      	bne.n	8002740 <RI_SetRegisterMotor1+0x10c>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8002798:	485f      	ldr	r0, [pc, #380]	@ (8002918 <RI_SetRegisterMotor1+0x2e4>)
 800279a:	f005 fb55 	bl	8007e48 <PID_SetKPDivisorPOW2>
          break;
 800279e:	e78b      	b.n	80026b8 <RI_SetRegisterMotor1+0x84>
 80027a0:	f241 43cf 	movw	r3, #5327	@ 0x14cf
 80027a4:	4298      	cmp	r0, r3
 80027a6:	d9cb      	bls.n	8002740 <RI_SetRegisterMotor1+0x10c>
 80027a8:	f641 2390 	movw	r3, #6800	@ 0x1a90
 80027ac:	4298      	cmp	r0, r3
 80027ae:	d074      	beq.n	800289a <RI_SetRegisterMotor1+0x266>
 80027b0:	f641 3358 	movw	r3, #7000	@ 0x1b58
          retVal = MCP_ERROR_UNKNOWN_REG;
 80027b4:	4298      	cmp	r0, r3
 80027b6:	bf0c      	ite	eq
 80027b8:	2004      	moveq	r0, #4
 80027ba:	2005      	movne	r0, #5
 80027bc:	e77d      	b.n	80026ba <RI_SetRegisterMotor1+0x86>
 80027be:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 80027c2:	2828      	cmp	r0, #40	@ 0x28
 80027c4:	d0ba      	beq.n	800273c <RI_SetRegisterMotor1+0x108>
 80027c6:	2005      	movs	r0, #5
}
 80027c8:	b011      	add	sp, #68	@ 0x44
 80027ca:	bd30      	pop	{r4, r5, pc}
    *tempdestString = (int8_t)0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	7013      	strb	r3, [r2, #0]
 80027d0:	e7b4      	b.n	800273c <RI_SetRegisterMotor1+0x108>
 80027d2:	f5b0 6fa5 	cmp.w	r0, #1320	@ 0x528
 80027d6:	f000 808b 	beq.w	80028f0 <RI_SetRegisterMotor1+0x2bc>
 80027da:	f5b0 6ffd 	cmp.w	r0, #2024	@ 0x7e8
 80027de:	d1f2      	bne.n	80027c6 <RI_SetRegisterMotor1+0x192>
            BemfAdcConfig.SamplingPointOn = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 80027e0:	8953      	ldrh	r3, [r2, #10]
            BemfAdcConfig.SamplingPointOff = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 80027e2:	4c4f      	ldr	r4, [pc, #316]	@ (8002920 <RI_SetRegisterMotor1+0x2ec>)
 80027e4:	8910      	ldrh	r0, [r2, #8]
            ZcRising2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 80027e6:	8991      	ldrh	r1, [r2, #12]
            BemfAdcConfig.SamplingPointOff = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 80027e8:	f640 1c7c 	movw	ip, #2428	@ 0x97c
            BemfAdcConfig.SamplingPointOn = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 80027ec:	fb0c f303 	mul.w	r3, ip, r3
 80027f0:	fba4 5303 	umull	r5, r3, r4, r3
 80027f4:	095b      	lsrs	r3, r3, #5
 80027f6:	f8ad 302c 	strh.w	r3, [sp, #44]	@ 0x2c
            OnSensingEnThres = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 80027fa:	8a93      	ldrh	r3, [r2, #20]
            BemfAdcConfig.SamplingPointOff = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 80027fc:	fb0c f000 	mul.w	r0, ip, r0
 8002800:	fba4 5000 	umull	r5, r0, r4, r0
            OnSensingEnThres = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 8002804:	fb0c f303 	mul.w	r3, ip, r3
            BemfAdcConfig.AdcThresholdHighPerc = *(uint16_t *)rawData; //cstat !MISRAC2012-Rule-11.3
 8002808:	8855      	ldrh	r5, [r2, #2]
 800280a:	f8ad 5022 	strh.w	r5, [sp, #34]	@ 0x22
            OnSensingEnThres = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 800280e:	fba4 5303 	umull	r5, r3, r4, r3
 8002812:	095b      	lsrs	r3, r3, #5
 8002814:	f8ad 301a 	strh.w	r3, [sp, #26]
            OnSensingHisteresys = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 8002818:	8ad3      	ldrh	r3, [r2, #22]
            BemfAdcConfig.SamplingPointOff = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 800281a:	0940      	lsrs	r0, r0, #5
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 800281c:	f10d 051a 	add.w	r5, sp, #26
            OnSensingHisteresys = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 8002820:	fb0c f303 	mul.w	r3, ip, r3
 8002824:	fba4 4303 	umull	r4, r3, r4, r3
            BemfAdcConfig.SamplingPointOff = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 8002828:	f8ad 002a 	strh.w	r0, [sp, #42]	@ 0x2a
            BemfAdcConfig.AWDfiltering = *(uint16_t *)&rawData[22]; //cstat !MISRAC2012-Rule-11.3
 800282c:	8b14      	ldrh	r4, [r2, #24]
            ZcFalling2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 800282e:	89d0      	ldrh	r0, [r2, #14]
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 8002830:	9501      	str	r5, [sp, #4]
            BemfAdcConfig.AWDfiltering = *(uint16_t *)&rawData[22]; //cstat !MISRAC2012-Rule-11.3
 8002832:	f88d 402e 	strb.w	r4, [sp, #46]	@ 0x2e
            computationdelayChoice = *(uint16_t *)&rawData[24];
 8002836:	8b54      	ldrh	r4, [r2, #26]
            ZcRising2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 8002838:	4d3a      	ldr	r5, [pc, #232]	@ (8002924 <RI_SetRegisterMotor1+0x2f0>)
            computationdelayChoice = *(uint16_t *)&rawData[24];
 800283a:	f8ad 401e 	strh.w	r4, [sp, #30]
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 800283e:	f10d 041e 	add.w	r4, sp, #30
 8002842:	9403      	str	r4, [sp, #12]
            ZcRising2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 8002844:	0249      	lsls	r1, r1, #9
            OnSensingHisteresys = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 8002846:	095b      	lsrs	r3, r3, #5
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 8002848:	ac07      	add	r4, sp, #28
            ZcFalling2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 800284a:	0240      	lsls	r0, r0, #9
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 800284c:	9402      	str	r4, [sp, #8]
            OnSensingHisteresys = (uint16_t) ((PWM_PERIOD_CYCLES * ConvertedData) / 100);
 800284e:	f8ad 301c 	strh.w	r3, [sp, #28]
            ZcRising2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 8002852:	fba5 1401 	umull	r1, r4, r5, r1
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 8002856:	ab0c      	add	r3, sp, #48	@ 0x30
            ZcFalling2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 8002858:	fba5 5000 	umull	r5, r0, r5, r0
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 800285c:	9300      	str	r3, [sp, #0]
            ZcFalling2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 800285e:	0940      	lsrs	r0, r0, #5
            bemfAdcDemagConfig.DemagMinimumSpeedUnit = (uint16_t) ((ConvertedData * SPEED_UNIT) / U_RPM); //cstat !MISRAC2012-Rule-11.3
 8002860:	8a51      	ldrh	r1, [r2, #18]
            ZcFalling2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 8002862:	f8ad 0018 	strh.w	r0, [sp, #24]
            bemfAdcDemagConfig.DemagMinimumSpeedUnit = (uint16_t) ((ConvertedData * SPEED_UNIT) / U_RPM); //cstat !MISRAC2012-Rule-11.3
 8002866:	4830      	ldr	r0, [pc, #192]	@ (8002928 <RI_SetRegisterMotor1+0x2f4>)
            bemfAdcDemagConfig.DemagMinimumThreshold = *(uint16_t *)&rawData[14]; //cstat !MISRAC2012-Rule-11.3
 8002868:	8a15      	ldrh	r5, [r2, #16]
 800286a:	950f      	str	r5, [sp, #60]	@ 0x3c
            bemfAdcDemagConfig.DemagMinimumSpeedUnit = (uint16_t) ((ConvertedData * SPEED_UNIT) / U_RPM); //cstat !MISRAC2012-Rule-11.3
 800286c:	fba0 0101 	umull	r0, r1, r0, r1
 8002870:	0889      	lsrs	r1, r1, #2
 8002872:	f8ad 1030 	strh.w	r1, [sp, #48]	@ 0x30
            BemfAdcConfig.AdcThresholdPwmPerc = *(uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
 8002876:	8891      	ldrh	r1, [r2, #4]
            BemfAdcConfig.AdcThresholdLowPerc = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 8002878:	88d2      	ldrh	r2, [r2, #6]
            BemfAdcConfig.AdcThresholdPwmPerc = *(uint16_t *)&rawData[2]; //cstat !MISRAC2012-Rule-11.3
 800287a:	f8ad 1020 	strh.w	r1, [sp, #32]
            ZcRising2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 800287e:	0964      	lsrs	r4, r4, #5
            BemfAdcConfig.AdcThresholdLowPerc = *(uint16_t *)&rawData[4]; //cstat !MISRAC2012-Rule-11.3
 8002880:	f8ad 2024 	strh.w	r2, [sp, #36]	@ 0x24
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 8002884:	4829      	ldr	r0, [pc, #164]	@ (800292c <RI_SetRegisterMotor1+0x2f8>)
            ZcRising2CommDelay = (uint16_t) ((ConvertedData * 512) / 60);
 8002886:	f8ad 4016 	strh.w	r4, [sp, #22]
            (void)BADC_SetBemfSensorlessParam(&Bemf_ADC_M1, &BemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 800288a:	ab06      	add	r3, sp, #24
 800288c:	f10d 0216 	add.w	r2, sp, #22
 8002890:	a908      	add	r1, sp, #32
 8002892:	f005 f8b7 	bl	8007a04 <BADC_SetBemfSensorlessParam>
  uint8_t retVal = MCP_CMD_OK;
 8002896:	2000      	movs	r0, #0
 8002898:	e6ea      	b.n	8002670 <RI_SetRegisterMotor1+0x3c>
 800289a:	2004      	movs	r0, #4
 800289c:	e70d      	b.n	80026ba <RI_SetRegisterMotor1+0x86>
        *size = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	8023      	strh	r3, [r4, #0]
              retVal = MCP_ERROR_BAD_RAW_FORMAT;
 80028a2:	200a      	movs	r0, #10
 80028a4:	e6e4      	b.n	8002670 <RI_SetRegisterMotor1+0x3c>
 80028a6:	2005      	movs	r0, #5
 80028a8:	e6ef      	b.n	800268a <RI_SetRegisterMotor1+0x56>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 80028aa:	f9b2 3000 	ldrsh.w	r3, [r2]
 80028ae:	4920      	ldr	r1, [pc, #128]	@ (8002930 <RI_SetRegisterMotor1+0x2fc>)
 80028b0:	4820      	ldr	r0, [pc, #128]	@ (8002934 <RI_SetRegisterMotor1+0x300>)
 80028b2:	fb81 2103 	smull	r2, r1, r1, r3
 80028b6:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80028ba:	2200      	movs	r2, #0
 80028bc:	b209      	sxth	r1, r1
 80028be:	f7fe ff9b 	bl	80017f8 <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 80028c2:	2000      	movs	r0, #0
          break;
 80028c4:	e71c      	b.n	8002700 <RI_SetRegisterMotor1+0xcc>
          PWMC_SetLSModConfig(&PWM_Handle_M1, regdataU8);
 80028c6:	7811      	ldrb	r1, [r2, #0]
 80028c8:	4814      	ldr	r0, [pc, #80]	@ (800291c <RI_SetRegisterMotor1+0x2e8>)
 80028ca:	f005 fd19 	bl	8008300 <PWMC_SetLSModConfig>
          break;
 80028ce:	e743      	b.n	8002758 <RI_SetRegisterMotor1+0x124>
          retVal = MCP_ERROR_RO_REG;
 80028d0:	2004      	movs	r0, #4
 80028d2:	e715      	b.n	8002700 <RI_SetRegisterMotor1+0xcc>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80028d4:	4810      	ldr	r0, [pc, #64]	@ (8002918 <RI_SetRegisterMotor1+0x2e4>)
 80028d6:	b209      	sxth	r1, r1
 80028d8:	f005 fad8 	bl	8007e8c <PID_SetKD>
          break;
 80028dc:	e6ec      	b.n	80026b8 <RI_SetRegisterMotor1+0x84>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80028de:	480e      	ldr	r0, [pc, #56]	@ (8002918 <RI_SetRegisterMotor1+0x2e4>)
 80028e0:	b209      	sxth	r1, r1
 80028e2:	f005 faa1 	bl	8007e28 <PID_SetKP>
          break;
 80028e6:	e6e7      	b.n	80026b8 <RI_SetRegisterMotor1+0x84>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 80028e8:	480b      	ldr	r0, [pc, #44]	@ (8002918 <RI_SetRegisterMotor1+0x2e4>)
 80028ea:	f005 fabb 	bl	8007e64 <PID_SetKIDivisorPOW2>
          break;
 80028ee:	e6e3      	b.n	80026b8 <RI_SetRegisterMotor1+0x84>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 80028f0:	4811      	ldr	r0, [pc, #68]	@ (8002938 <RI_SetRegisterMotor1+0x304>)
 80028f2:	1c91      	adds	r1, r2, #2
}
 80028f4:	b011      	add	sp, #68	@ 0x44
 80028f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 80028fa:	f005 b9c1 	b.w	8007c80 <MCPA_cfgLog>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 80028fe:	f8d2 1002 	ldr.w	r1, [r2, #2]
 8002902:	4b0b      	ldr	r3, [pc, #44]	@ (8002930 <RI_SetRegisterMotor1+0x2fc>)
 8002904:	88d2      	ldrh	r2, [r2, #6]
 8002906:	fb83 0301 	smull	r0, r3, r3, r1
 800290a:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 800290e:	4809      	ldr	r0, [pc, #36]	@ (8002934 <RI_SetRegisterMotor1+0x300>)
 8002910:	b209      	sxth	r1, r1
 8002912:	f7fe ff71 	bl	80017f8 <MCI_ExecSpeedRamp>
            break;
 8002916:	e7be      	b.n	8002896 <RI_SetRegisterMotor1+0x262>
 8002918:	200001e4 	.word	0x200001e4
 800291c:	20000028 	.word	0x20000028
 8002920:	51eb851f 	.word	0x51eb851f
 8002924:	88888889 	.word	0x88888889
 8002928:	aaaaaaab 	.word	0xaaaaaaab
 800292c:	2000005c 	.word	0x2000005c
 8002930:	2aaaaaab 	.word	0x2aaaaaab
 8002934:	20000000 	.word	0x20000000
 8002938:	200003b4 	.word	0x200003b4
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 800293c:	f01e 0f07 	tst.w	lr, #7
 8002940:	d1af      	bne.n	80028a2 <RI_SetRegisterMotor1+0x26e>
            uint8_t nbrOfPhase = (((uint8_t)rawSize) / 8U);
 8002942:	fa5f fe8e 	uxtb.w	lr, lr
            if (((0U != ((rawSize) % 8U))) || ((nbrOfPhase > RUC_MAX_PHASE_NUMBER) != 0))
 8002946:	f1be 0f2f 	cmp.w	lr, #47	@ 0x2f
 800294a:	d8aa      	bhi.n	80028a2 <RI_SetRegisterMotor1+0x26e>
              for (i = 0; i <nbrOfPhase; i++)
 800294c:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8002950:	d0a1      	beq.n	8002896 <RI_SetRegisterMotor1+0x262>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002952:	f9b2 3002 	ldrsh.w	r3, [r2, #2]
 8002956:	4923      	ldr	r1, [pc, #140]	@ (80029e4 <RI_SetRegisterMotor1+0x3b0>)
  {
    retValue = false;
  }
  else
  {
    pHandle->ParamsData[phaseNumber].hFinalPulse = phaseData->hFinalPulse;
 8002958:	88d5      	ldrh	r5, [r2, #6]
 800295a:	fb81 4003 	smull	r4, r0, r1, r3
 800295e:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 8002962:	4b21      	ldr	r3, [pc, #132]	@ (80029e8 <RI_SetRegisterMotor1+0x3b4>)
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002964:	8914      	ldrh	r4, [r2, #8]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 8002966:	819c      	strh	r4, [r3, #12]
              for (i = 0; i <nbrOfPhase; i++)
 8002968:	f1be 0f01 	cmp.w	lr, #1
    pHandle->ParamsData[phaseNumber].hFinalPulse = phaseData->hFinalPulse;
 800296c:	821d      	strh	r5, [r3, #16]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 800296e:	81d8      	strh	r0, [r3, #14]
 8002970:	d091      	beq.n	8002896 <RI_SetRegisterMotor1+0x262>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002972:	f9b2 400a 	ldrsh.w	r4, [r2, #10]
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002976:	8a15      	ldrh	r5, [r2, #16]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002978:	fb81 c004 	smull	ip, r0, r1, r4
 800297c:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 8002980:	f1be 0f02 	cmp.w	lr, #2
    pHandle->ParamsData[phaseNumber].hFinalPulse = phaseData->hFinalPulse;
 8002984:	89d4      	ldrh	r4, [r2, #14]
 8002986:	839c      	strh	r4, [r3, #28]
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 8002988:	8358      	strh	r0, [r3, #26]
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 800298a:	831d      	strh	r5, [r3, #24]
 800298c:	d083      	beq.n	8002896 <RI_SetRegisterMotor1+0x262>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 800298e:	f9b2 4012 	ldrsh.w	r4, [r2, #18]
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 8002992:	8b15      	ldrh	r5, [r2, #24]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 8002994:	fb81 c004 	smull	ip, r0, r1, r4
 8002998:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 800299c:	f1be 0f03 	cmp.w	lr, #3
    pHandle->ParamsData[phaseNumber].hFinalPulse = phaseData->hFinalPulse;
 80029a0:	8ad4      	ldrh	r4, [r2, #22]
 80029a2:	851c      	strh	r4, [r3, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80029a4:	84d8      	strh	r0, [r3, #38]	@ 0x26
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80029a6:	849d      	strh	r5, [r3, #36]	@ 0x24
 80029a8:	f43f af75 	beq.w	8002896 <RI_SetRegisterMotor1+0x262>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80029ac:	f9b2 401a 	ldrsh.w	r4, [r2, #26]
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80029b0:	8c15      	ldrh	r5, [r2, #32]
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80029b2:	fb81 c004 	smull	ip, r0, r1, r4
 80029b6:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
              for (i = 0; i <nbrOfPhase; i++)
 80029ba:	f1be 0f05 	cmp.w	lr, #5
    pHandle->ParamsData[phaseNumber].hFinalPulse = phaseData->hFinalPulse;
 80029be:	8bd4      	ldrh	r4, [r2, #30]
 80029c0:	869c      	strh	r4, [r3, #52]	@ 0x34
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80029c2:	8658      	strh	r0, [r3, #50]	@ 0x32
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80029c4:	861d      	strh	r5, [r3, #48]	@ 0x30
 80029c6:	f47f af66 	bne.w	8002896 <RI_SetRegisterMotor1+0x262>
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80029ca:	f9b2 0022 	ldrsh.w	r0, [r2, #34]	@ 0x22
              revUpPhase.hDurationms  = *((uint16_t *) &rawData[6U +(i * 8U)]); //cstat !MISRAC2012-Rule-11.3
 80029ce:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
    pHandle->ParamsData[phaseNumber].hFinalPulse = phaseData->hFinalPulse;
 80029d0:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 80029d2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
              revUpPhase.hFinalMecSpeedUnit = (((int16_t)rpm) * ((int16_t)SPEED_UNIT)) / ((int16_t)U_RPM);
 80029d6:	fb81 5100 	smull	r5, r1, r1, r0
 80029da:	eba1 71e0 	sub.w	r1, r1, r0, asr #31
    pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit = phaseData->hFinalMecSpeedUnit;
 80029de:	87d9      	strh	r1, [r3, #62]	@ 0x3e
    pHandle->ParamsData[phaseNumber].hDurationms = phaseData->hDurationms;
 80029e0:	879c      	strh	r4, [r3, #60]	@ 0x3c
              for (i = 0; i <nbrOfPhase; i++)
 80029e2:	e758      	b.n	8002896 <RI_SetRegisterMotor1+0x262>
 80029e4:	2aaaaaab 	.word	0x2aaaaaab
 80029e8:	2000015c 	.word	0x2000015c

080029ec <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80029ec:	b510      	push	{r4, lr}
    switch (typeID)
 80029ee:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80029f2:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 80029f6:	f1bc 0f20 	cmp.w	ip, #32
 80029fa:	d812      	bhi.n	8002a22 <RI_GetRegisterGlobal+0x36>
 80029fc:	e8df f00c 	tbb	[pc, ip]
 8002a00:	1111111b 	.word	0x1111111b
 8002a04:	11111111 	.word	0x11111111
 8002a08:	11111127 	.word	0x11111127
 8002a0c:	11111111 	.word	0x11111111
 8002a10:	11111122 	.word	0x11111122
 8002a14:	11111111 	.word	0x11111111
 8002a18:	11111135 	.word	0x11111135
 8002a1c:	11111111 	.word	0x11111111
 8002a20:	13          	.byte	0x13
 8002a21:	00          	.byte	0x00
 8002a22:	2007      	movs	r0, #7
}
 8002a24:	bd10      	pop	{r4, pc}
        switch (regID)
 8002a26:	2828      	cmp	r0, #40	@ 0x28
 8002a28:	d044      	beq.n	8002ab4 <RI_GetRegisterGlobal+0xc8>
        *size = (*rawSize) + 2U;
 8002a2a:	8812      	ldrh	r2, [r2, #0]
 8002a2c:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002a2e:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8002a30:	b292      	uxth	r2, r2
 8002a32:	801a      	strh	r2, [r3, #0]
}
 8002a34:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 8002a36:	f1be 0f00 	cmp.w	lr, #0
 8002a3a:	dd39      	ble.n	8002ab0 <RI_GetRegisterGlobal+0xc4>
 8002a3c:	2201      	movs	r2, #1
            *size= 0 ; /* */
 8002a3e:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8002a40:	2005      	movs	r0, #5
}
 8002a42:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 8002a44:	f1be 0f03 	cmp.w	lr, #3
 8002a48:	dd2a      	ble.n	8002aa0 <RI_GetRegisterGlobal+0xb4>
 8002a4a:	2204      	movs	r2, #4
 8002a4c:	e7f7      	b.n	8002a3e <RI_GetRegisterGlobal+0x52>
        if (freeSpace >= 2)
 8002a4e:	f1be 0f01 	cmp.w	lr, #1
 8002a52:	dd25      	ble.n	8002aa0 <RI_GetRegisterGlobal+0xb4>
          switch (regID)
 8002a54:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002a58:	d05a      	beq.n	8002b10 <RI_GetRegisterGlobal+0x124>
 8002a5a:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8002a5e:	bf0c      	ite	eq
 8002a60:	2000      	moveq	r0, #0
 8002a62:	2005      	movne	r0, #5
          *size = 2;
 8002a64:	2202      	movs	r2, #2
 8002a66:	801a      	strh	r2, [r3, #0]
}
 8002a68:	bd10      	pop	{r4, pc}
        switch (regID)
 8002a6a:	2820      	cmp	r0, #32
 8002a6c:	d02c      	beq.n	8002ac8 <RI_GetRegisterGlobal+0xdc>
 8002a6e:	2860      	cmp	r0, #96	@ 0x60
 8002a70:	d118      	bne.n	8002aa4 <RI_GetRegisterGlobal+0xb8>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a72:	4c28      	ldr	r4, [pc, #160]	@ (8002b14 <RI_GetRegisterGlobal+0x128>)
 8002a74:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8002a78:	2101      	movs	r1, #1
 8002a7a:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a7c:	b1a0      	cbz	r0, 8002aa8 <RI_GetRegisterGlobal+0xbc>
 8002a7e:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8002a82:	46a4      	mov	ip, r4
 8002a84:	e008      	b.n	8002a98 <RI_GetRegisterGlobal+0xac>
    *tempdestString = *tempsrcString;
 8002a86:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8002a8a:	8819      	ldrh	r1, [r3, #0]
 8002a8c:	3101      	adds	r1, #1
 8002a8e:	b289      	uxth	r1, r1
 8002a90:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002a92:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8002a96:	b138      	cbz	r0, 8002aa8 <RI_GetRegisterGlobal+0xbc>
 8002a98:	4571      	cmp	r1, lr
 8002a9a:	d3f4      	bcc.n	8002a86 <RI_GetRegisterGlobal+0x9a>
    retVal = MCP_ERROR_STRING_FORMAT;
 8002a9c:	2006      	movs	r0, #6
}
 8002a9e:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002aa0:	2008      	movs	r0, #8
}
 8002aa2:	bd10      	pop	{r4, pc}
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	e7ca      	b.n	8002a3e <RI_GetRegisterGlobal+0x52>
    *tempdestString = (int8_t)0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	7013      	strb	r3, [r2, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002aac:	2000      	movs	r0, #0
}
 8002aae:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002ab0:	4608      	mov	r0, r1
}
 8002ab2:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002ab4:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002ab8:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002aba:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8002abe:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002ac0:	d81a      	bhi.n	8002af8 <RI_GetRegisterGlobal+0x10c>
 8002ac2:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002ac4:	2008      	movs	r0, #8
 8002ac6:	e7b4      	b.n	8002a32 <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002ac8:	4c13      	ldr	r4, [pc, #76]	@ (8002b18 <RI_GetRegisterGlobal+0x12c>)
 8002aca:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 8002ace:	2101      	movs	r1, #1
 8002ad0:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002ad2:	2800      	cmp	r0, #0
 8002ad4:	d0e8      	beq.n	8002aa8 <RI_GetRegisterGlobal+0xbc>
 8002ad6:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 8002ada:	46a4      	mov	ip, r4
 8002adc:	e009      	b.n	8002af2 <RI_GetRegisterGlobal+0x106>
    *tempdestString = *tempsrcString;
 8002ade:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 8002ae2:	8819      	ldrh	r1, [r3, #0]
 8002ae4:	3101      	adds	r1, #1
 8002ae6:	b289      	uxth	r1, r1
 8002ae8:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002aea:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8002aee:	2800      	cmp	r0, #0
 8002af0:	d0da      	beq.n	8002aa8 <RI_GetRegisterGlobal+0xbc>
 8002af2:	458e      	cmp	lr, r1
 8002af4:	d8f3      	bhi.n	8002ade <RI_GetRegisterGlobal+0xf2>
 8002af6:	e7d1      	b.n	8002a9c <RI_GetRegisterGlobal+0xb0>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8002af8:	4908      	ldr	r1, [pc, #32]	@ (8002b1c <RI_GetRegisterGlobal+0x130>)
 8002afa:	6848      	ldr	r0, [r1, #4]
 8002afc:	680c      	ldr	r4, [r1, #0]
 8002afe:	8909      	ldrh	r1, [r1, #8]
 8002b00:	f8c2 0006 	str.w	r0, [r2, #6]
 8002b04:	f8c2 4002 	str.w	r4, [r2, #2]
 8002b08:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8002b0a:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8002b0c:	220c      	movs	r2, #12
 8002b0e:	e790      	b.n	8002a32 <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 8002b10:	2000      	movs	r0, #0
 8002b12:	e7a7      	b.n	8002a64 <RI_GetRegisterGlobal+0x78>
 8002b14:	08008c58 	.word	0x08008c58
 8002b18:	08008c30 	.word	0x08008c30
 8002b1c:	08008c24 	.word	0x08008c24

08002b20 <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b22:	b091      	sub	sp, #68	@ 0x44
 8002b24:	461d      	mov	r5, r3
    switch (typeID)
 8002b26:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8002b2a:	f9bd c058 	ldrsh.w	ip, [sp, #88]	@ 0x58
 8002b2e:	4614      	mov	r4, r2
    switch (typeID)
 8002b30:	2b20      	cmp	r3, #32
 8002b32:	d812      	bhi.n	8002b5a <RI_GetRegisterMotor1+0x3a>
 8002b34:	e8df f003 	tbb	[pc, r3]
 8002b38:	1111112d 	.word	0x1111112d
 8002b3c:	11111111 	.word	0x11111111
 8002b40:	11111145 	.word	0x11111145
 8002b44:	11111111 	.word	0x11111111
 8002b48:	11111165 	.word	0x11111165
 8002b4c:	11111111 	.word	0x11111111
 8002b50:	11111177 	.word	0x11111177
 8002b54:	11111111 	.word	0x11111111
 8002b58:	14          	.byte	0x14
 8002b59:	00          	.byte	0x00
 8002b5a:	2007      	movs	r0, #7
  }
 8002b5c:	b011      	add	sp, #68	@ 0x44
 8002b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rawData++;
 8002b60:	f5b0 7f94 	cmp.w	r0, #296	@ 0x128
 8002b64:	f104 0602 	add.w	r6, r4, #2
        switch (regID)
 8002b68:	f000 8234 	beq.w	8002fd4 <RI_GetRegisterMotor1+0x4b4>
 8002b6c:	d873      	bhi.n	8002c56 <RI_GetRegisterMotor1+0x136>
 8002b6e:	28a8      	cmp	r0, #168	@ 0xa8
 8002b70:	f000 81e2 	beq.w	8002f38 <RI_GetRegisterMotor1+0x418>
 8002b74:	28e8      	cmp	r0, #232	@ 0xe8
 8002b76:	d160      	bne.n	8002c3a <RI_GetRegisterMotor1+0x11a>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002b78:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(SixStepFwConfig_reg_t);
 8002b7c:	230b      	movs	r3, #11
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002b7e:	f1bc 0f0c 	cmp.w	ip, #12
            *rawSize = (uint16_t)sizeof(SixStepFwConfig_reg_t);
 8002b82:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002b84:	f200 81ae 	bhi.w	8002ee4 <RI_GetRegisterMotor1+0x3c4>
 8002b88:	230d      	movs	r3, #13
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002b8a:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 8002b8c:	802b      	strh	r3, [r5, #0]
  }
 8002b8e:	b011      	add	sp, #68	@ 0x44
 8002b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (freeSpace > 0)
 8002b92:	f1bc 0f00 	cmp.w	ip, #0
 8002b96:	f340 81b2 	ble.w	8002efe <RI_GetRegisterMotor1+0x3de>
          switch (regID)
 8002b9a:	28c8      	cmp	r0, #200	@ 0xc8
 8002b9c:	f000 8231 	beq.w	8003002 <RI_GetRegisterMotor1+0x4e2>
 8002ba0:	f200 80f4 	bhi.w	8002d8c <RI_GetRegisterMotor1+0x26c>
 8002ba4:	2848      	cmp	r0, #72	@ 0x48
 8002ba6:	f000 8228 	beq.w	8002ffa <RI_GetRegisterMotor1+0x4da>
 8002baa:	2888      	cmp	r0, #136	@ 0x88
 8002bac:	f040 825f 	bne.w	800306e <RI_GetRegisterMotor1+0x54e>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8002bb0:	48b7      	ldr	r0, [pc, #732]	@ (8002e90 <RI_GetRegisterMotor1+0x370>)
 8002bb2:	f7fe feaf 	bl	8001914 <MCI_GetControlMode>
 8002bb6:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002bb8:	2000      	movs	r0, #0
          *size = 1;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	802b      	strh	r3, [r5, #0]
  }
 8002bbe:	b011      	add	sp, #68	@ 0x44
 8002bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (freeSpace >= 2)
 8002bc2:	f1bc 0f01 	cmp.w	ip, #1
 8002bc6:	f340 811b 	ble.w	8002e00 <RI_GetRegisterMotor1+0x2e0>
          switch (regID)
 8002bca:	f5b0 6f65 	cmp.w	r0, #3664	@ 0xe50
 8002bce:	d013      	beq.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
 8002bd0:	f200 80f3 	bhi.w	8002dba <RI_GetRegisterMotor1+0x29a>
 8002bd4:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 8002bd8:	f000 8220 	beq.w	800301c <RI_GetRegisterMotor1+0x4fc>
 8002bdc:	f240 80e2 	bls.w	8002da4 <RI_GetRegisterMotor1+0x284>
 8002be0:	f5b0 6fb2 	cmp.w	r0, #1424	@ 0x590
 8002be4:	f000 821f 	beq.w	8003026 <RI_GetRegisterMotor1+0x506>
 8002be8:	f5b0 6fba 	cmp.w	r0, #1488	@ 0x5d0
 8002bec:	f040 8241 	bne.w	8003072 <RI_GetRegisterMotor1+0x552>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8002bf0:	48a8      	ldr	r0, [pc, #672]	@ (8002e94 <RI_GetRegisterMotor1+0x374>)
 8002bf2:	f005 f8ff 	bl	8007df4 <NTC_GetAvTemp_C>
 8002bf6:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002bf8:	2000      	movs	r0, #0
          *size = 2;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	802b      	strh	r3, [r5, #0]
  }
 8002bfe:	b011      	add	sp, #68	@ 0x44
 8002c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (freeSpace >= 4)
 8002c02:	f1bc 0f03 	cmp.w	ip, #3
 8002c06:	f340 80fb 	ble.w	8002e00 <RI_GetRegisterMotor1+0x2e0>
          switch (regID)
 8002c0a:	2858      	cmp	r0, #88	@ 0x58
 8002c0c:	f000 8187 	beq.w	8002f1e <RI_GetRegisterMotor1+0x3fe>
 8002c10:	2898      	cmp	r0, #152	@ 0x98
 8002c12:	f000 817c 	beq.w	8002f0e <RI_GetRegisterMotor1+0x3ee>
 8002c16:	2818      	cmp	r0, #24
 8002c18:	f000 8173 	beq.w	8002f02 <RI_GetRegisterMotor1+0x3e2>
 8002c1c:	2005      	movs	r0, #5
          *size = 4;
 8002c1e:	2304      	movs	r3, #4
 8002c20:	802b      	strh	r3, [r5, #0]
  }
 8002c22:	b011      	add	sp, #68	@ 0x44
 8002c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
        switch (regID)
 8002c26:	28a0      	cmp	r0, #160	@ 0xa0
 8002c28:	f000 810a 	beq.w	8002e40 <RI_GetRegisterMotor1+0x320>
 8002c2c:	28e0      	cmp	r0, #224	@ 0xe0
 8002c2e:	f000 80ea 	beq.w	8002e06 <RI_GetRegisterMotor1+0x2e6>
            *size= 0 ; /* */
 8002c32:	2300      	movs	r3, #0
 8002c34:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002c36:	2005      	movs	r0, #5
            break;
 8002c38:	e790      	b.n	8002b5c <RI_GetRegisterMotor1+0x3c>
 8002c3a:	2868      	cmp	r0, #104	@ 0x68
 8002c3c:	f040 8177 	bne.w	8002f2e <RI_GetRegisterMotor1+0x40e>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002c40:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8002c44:	233c      	movs	r3, #60	@ 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002c46:	f1bc 0f3d 	cmp.w	ip, #61	@ 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8002c4a:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002c4c:	f200 8130 	bhi.w	8002eb0 <RI_GetRegisterMotor1+0x390>
 8002c50:	233e      	movs	r3, #62	@ 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002c52:	2008      	movs	r0, #8
 8002c54:	e79a      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
 8002c56:	f5b0 7f0a 	cmp.w	r0, #552	@ 0x228
 8002c5a:	f000 8178 	beq.w	8002f4e <RI_GetRegisterMotor1+0x42e>
 8002c5e:	f5b0 6ffd 	cmp.w	r0, #2024	@ 0x7e8
 8002c62:	d17e      	bne.n	8002d62 <RI_GetRegisterMotor1+0x242>
            (void)BADC_GetBemfSensorlessParam(&Bemf_ADC_M1, &bemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 8002c64:	f10d 021e 	add.w	r2, sp, #30
 8002c68:	ab07      	add	r3, sp, #28
 8002c6a:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8002c6e:	f10d 021a 	add.w	r2, sp, #26
 8002c72:	ab0c      	add	r3, sp, #48	@ 0x30
 8002c74:	e9cd 3200 	strd	r3, r2, [sp]
 8002c78:	4887      	ldr	r0, [pc, #540]	@ (8002e98 <RI_GetRegisterMotor1+0x378>)
            *ConvertedData = (uint16_t)((100 * bemfAdcConfig.SamplingPointOff) / PWM_PERIOD_CYCLES) + 1U;
 8002c7a:	4f88      	ldr	r7, [pc, #544]	@ (8002e9c <RI_GetRegisterMotor1+0x37c>)
            (void)BADC_GetBemfSensorlessParam(&Bemf_ADC_M1, &bemfAdcConfig,&ZcRising2CommDelay,&ZcFalling2CommDelay,&bemfAdcDemagConfig,
 8002c7c:	ab06      	add	r3, sp, #24
 8002c7e:	f10d 0216 	add.w	r2, sp, #22
 8002c82:	a908      	add	r1, sp, #32
 8002c84:	f004 fee4 	bl	8007a50 <BADC_GetBemfSensorlessParam>
            *ConvertedData = (uint16_t)((100 * bemfAdcConfig.SamplingPointOff) / PWM_PERIOD_CYCLES) + 1U;
 8002c88:	f8bd 202a 	ldrh.w	r2, [sp, #42]	@ 0x2a
 8002c8c:	f04f 0c64 	mov.w	ip, #100	@ 0x64
 8002c90:	fb0c f202 	mul.w	r2, ip, r2
 8002c94:	fba7 3202 	umull	r3, r2, r7, r2
            *ConvertedData = (uint16_t)((100 * bemfAdcConfig.SamplingPointOn) / PWM_PERIOD_CYCLES) + 1U;
 8002c98:	f8bd 302c 	ldrh.w	r3, [sp, #44]	@ 0x2c
 8002c9c:	fb0c f303 	mul.w	r3, ip, r3
 8002ca0:	fba7 7303 	umull	r7, r3, r7, r3
            *ConvertedData = bemfAdcConfig.AdcThresholdHighPerc;
 8002ca4:	f8bd 7022 	ldrh.w	r7, [sp, #34]	@ 0x22
 8002ca8:	2100      	movs	r1, #0
 8002caa:	4608      	mov	r0, r1
 8002cac:	f367 010f 	bfi	r1, r7, #0, #16
 8002cb0:	f8bd 7024 	ldrh.w	r7, [sp, #36]	@ 0x24
            *ConvertedData = (uint16_t)((100 * bemfAdcConfig.SamplingPointOff) / PWM_PERIOD_CYCLES) + 1U;
 8002cb4:	0a92      	lsrs	r2, r2, #10
 8002cb6:	3201      	adds	r2, #1
            *ConvertedData = bemfAdcConfig.AdcThresholdHighPerc;
 8002cb8:	f367 000f 	bfi	r0, r7, #0, #16
 8002cbc:	f362 401f 	bfi	r0, r2, #16, #16
 8002cc0:	6070      	str	r0, [r6, #4]
 8002cc2:	f8bd 2020 	ldrh.w	r2, [sp, #32]
            *ConvertedData = ((ZcRising2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcRising2CommDelay * 0.12);
 8002cc6:	f8bd 0016 	ldrh.w	r0, [sp, #22]
            *ConvertedData = (uint16_t)((100 * bemfAdcConfig.SamplingPointOn) / PWM_PERIOD_CYCLES) + 1U;
 8002cca:	0a9b      	lsrs	r3, r3, #10
 8002ccc:	3301      	adds	r3, #1
            *ConvertedData = bemfAdcConfig.AdcThresholdHighPerc;
 8002cce:	f362 411f 	bfi	r1, r2, #16, #16
            *ConvertedData = ((ZcRising2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcRising2CommDelay * 0.12);
 8002cd2:	2808      	cmp	r0, #8
            *ConvertedData = bemfAdcConfig.AdcThresholdHighPerc;
 8002cd4:	6031      	str	r1, [r6, #0]
            *ConvertedData = (uint16_t)((100 * bemfAdcConfig.SamplingPointOn) / PWM_PERIOD_CYCLES) + 1U;
 8002cd6:	8163      	strh	r3, [r4, #10]
            *ConvertedData = ((ZcRising2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcRising2CommDelay * 0.12);
 8002cd8:	f200 80ca 	bhi.w	8002e70 <RI_GetRegisterMotor1+0x350>
 8002cdc:	2301      	movs	r3, #1
            *ConvertedData = ((ZcFalling2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcFalling2CommDelay * 0.12);
 8002cde:	f8bd 0018 	ldrh.w	r0, [sp, #24]
            *ConvertedData = ((ZcRising2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcRising2CommDelay * 0.12);
 8002ce2:	81a3      	strh	r3, [r4, #12]
            *ConvertedData = ((ZcFalling2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcFalling2CommDelay * 0.12);
 8002ce4:	2808      	cmp	r0, #8
 8002ce6:	f240 81b0 	bls.w	800304a <RI_GetRegisterMotor1+0x52a>
 8002cea:	f7fd fd11 	bl	8000710 <__aeabi_i2d>
 8002cee:	a366      	add	r3, pc, #408	@ (adr r3, 8002e88 <RI_GetRegisterMotor1+0x368>)
 8002cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf4:	f7fd fa90 	bl	8000218 <__aeabi_dmul>
 8002cf8:	f7fd fd74 	bl	80007e4 <__aeabi_d2uiz>
 8002cfc:	b282      	uxth	r2, r0
 8002cfe:	2300      	movs	r3, #0
 8002d00:	4619      	mov	r1, r3
 8002d02:	f362 030f 	bfi	r3, r2, #0, #16
            *ConvertedData = bemfAdcDemagConfig.DemagMinimumThreshold;
 8002d06:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
            *ConvertedData = ((ZcFalling2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcFalling2CommDelay * 0.12);
 8002d08:	f362 431f 	bfi	r3, r2, #16, #16
            *ConvertedData = (uint16_t) ((bemfAdcDemagConfig.DemagMinimumSpeedUnit * U_RPM) / SPEED_UNIT) ;
 8002d0c:	f8bd 2030 	ldrh.w	r2, [sp, #48]	@ 0x30
            *ConvertedData = ((ZcFalling2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcFalling2CommDelay * 0.12);
 8002d10:	f8c4 300e 	str.w	r3, [r4, #14]
            *ConvertedData = (uint16_t) ((bemfAdcDemagConfig.DemagMinimumSpeedUnit * U_RPM) / SPEED_UNIT) ;
 8002d14:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002d18:	0052      	lsls	r2, r2, #1
            *ConvertedData = (uint16_t)((100 * OnSensingEnThres) / PWM_PERIOD_CYCLES) + 1U;
 8002d1a:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8002d1e:	2064      	movs	r0, #100	@ 0x64
            *ConvertedData = ((ZcFalling2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcFalling2CommDelay * 0.12);
 8002d20:	f362 010f 	bfi	r1, r2, #0, #16
            *ConvertedData = (uint16_t)((100 * OnSensingEnThres) / PWM_PERIOD_CYCLES) + 1U;
 8002d24:	4a5d      	ldr	r2, [pc, #372]	@ (8002e9c <RI_GetRegisterMotor1+0x37c>)
 8002d26:	fb00 f303 	mul.w	r3, r0, r3
 8002d2a:	fba2 6303 	umull	r6, r3, r2, r3
 8002d2e:	0a9b      	lsrs	r3, r3, #10
 8002d30:	3301      	adds	r3, #1
            *ConvertedData = ((ZcFalling2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcFalling2CommDelay * 0.12);
 8002d32:	f363 411f 	bfi	r1, r3, #16, #16
            *ConvertedData = (uint16_t)((100 * OnSensingDisThres) / PWM_PERIOD_CYCLES) + 1U;
 8002d36:	f8bd 301c 	ldrh.w	r3, [sp, #28]
            *ConvertedData = ((ZcFalling2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcFalling2CommDelay * 0.12);
 8002d3a:	f8c4 1012 	str.w	r1, [r4, #18]
            *ConvertedData = (uint16_t)((100 * OnSensingDisThres) / PWM_PERIOD_CYCLES) + 1U;
 8002d3e:	fb00 f303 	mul.w	r3, r0, r3
 8002d42:	fba2 2303 	umull	r2, r3, r2, r3
 8002d46:	0a9b      	lsrs	r3, r3, #10
 8002d48:	3301      	adds	r3, #1
            *ConvertedData = bemfAdcConfig.AWDfiltering;
 8002d4a:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
            *ConvertedData = computationdelayChoice;
 8002d4e:	f8bd 201e 	ldrh.w	r2, [sp, #30]
            *ConvertedData = (uint16_t)((100 * OnSensingDisThres) / PWM_PERIOD_CYCLES) + 1U;
 8002d52:	82e3      	strh	r3, [r4, #22]
            *rawSize = 26;
 8002d54:	231a      	movs	r3, #26
 8002d56:	8023      	strh	r3, [r4, #0]
            *ConvertedData = bemfAdcConfig.AWDfiltering;
 8002d58:	8321      	strh	r1, [r4, #24]
            *ConvertedData = computationdelayChoice;
 8002d5a:	8362      	strh	r2, [r4, #26]
            break;
 8002d5c:	231c      	movs	r3, #28
    uint8_t retVal = MCP_CMD_OK;
 8002d5e:	2000      	movs	r0, #0
 8002d60:	e714      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
 8002d62:	f5b0 7fd4 	cmp.w	r0, #424	@ 0x1a8
 8002d66:	f040 80e2 	bne.w	8002f2e <RI_GetRegisterMotor1+0x40e>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8002d6a:	4849      	ldr	r0, [pc, #292]	@ (8002e90 <RI_GetRegisterMotor1+0x370>)
 8002d6c:	f7fe fde4 	bl	8001938 <MCI_GetLastRampFinalSpeed>
 8002d70:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002d74:	0043      	lsls	r3, r0, #1
 8002d76:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8002d7a:	4845      	ldr	r0, [pc, #276]	@ (8002e90 <RI_GetRegisterMotor1+0x370>)
 8002d7c:	f7fe fde0 	bl	8001940 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8002d80:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8002d82:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 8002d84:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002d86:	2000      	movs	r0, #0
            break;
 8002d88:	2308      	movs	r3, #8
 8002d8a:	e6ff      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
 8002d8c:	f5b0 6fd9 	cmp.w	r0, #1736	@ 0x6c8
 8002d90:	f000 813b 	beq.w	800300a <RI_GetRegisterMotor1+0x4ea>
 8002d94:	f5b0 6fe1 	cmp.w	r0, #1800	@ 0x708
 8002d98:	f040 8169 	bne.w	800306e <RI_GetRegisterMotor1+0x54e>
              *data = PWMC_GetQuasiSynchState(&PWM_Handle_M1);
 8002d9c:	4840      	ldr	r0, [pc, #256]	@ (8002ea0 <RI_GetRegisterMotor1+0x380>)
 8002d9e:	f005 fac5 	bl	800832c <PWMC_GetQuasiSynchState>
              break;
 8002da2:	e708      	b.n	8002bb6 <RI_GetRegisterMotor1+0x96>
 8002da4:	2890      	cmp	r0, #144	@ 0x90
 8002da6:	f000 8143 	beq.w	8003030 <RI_GetRegisterMotor1+0x510>
 8002daa:	28d0      	cmp	r0, #208	@ 0xd0
 8002dac:	f040 8161 	bne.w	8003072 <RI_GetRegisterMotor1+0x552>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8002db0:	483c      	ldr	r0, [pc, #240]	@ (8002ea4 <RI_GetRegisterMotor1+0x384>)
 8002db2:	f005 f841 	bl	8007e38 <PID_GetKI>
 8002db6:	8020      	strh	r0, [r4, #0]
              break;
 8002db8:	e71e      	b.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
 8002dba:	f241 4390 	movw	r3, #5264	@ 0x1490
 8002dbe:	4298      	cmp	r0, r3
 8002dc0:	f000 8127 	beq.w	8003012 <RI_GetRegisterMotor1+0x4f2>
 8002dc4:	d90e      	bls.n	8002de4 <RI_GetRegisterMotor1+0x2c4>
 8002dc6:	f241 43d0 	movw	r3, #5328	@ 0x14d0
 8002dca:	4298      	cmp	r0, r3
 8002dcc:	f000 8135 	beq.w	800303a <RI_GetRegisterMotor1+0x51a>
 8002dd0:	f641 2390 	movw	r3, #6800	@ 0x1a90
 8002dd4:	4298      	cmp	r0, r3
 8002dd6:	f040 814c 	bne.w	8003072 <RI_GetRegisterMotor1+0x552>
              *regdataU16 = MCI_GetDutyCycleRef(pMCIN);
 8002dda:	482d      	ldr	r0, [pc, #180]	@ (8002e90 <RI_GetRegisterMotor1+0x370>)
 8002ddc:	f7fe fdc2 	bl	8001964 <MCI_GetDutyCycleRef>
 8002de0:	8020      	strh	r0, [r4, #0]
              break;
 8002de2:	e709      	b.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
 8002de4:	f5b0 6f69 	cmp.w	r0, #3728	@ 0xe90
 8002de8:	f43f af06 	beq.w	8002bf8 <RI_GetRegisterMotor1+0xd8>
 8002dec:	f241 4350 	movw	r3, #5200	@ 0x1450
 8002df0:	4298      	cmp	r0, r3
 8002df2:	f040 813e 	bne.w	8003072 <RI_GetRegisterMotor1+0x552>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 8002df6:	482b      	ldr	r0, [pc, #172]	@ (8002ea4 <RI_GetRegisterMotor1+0x384>)
 8002df8:	f005 f824 	bl	8007e44 <PID_GetKPDivisorPOW2>
 8002dfc:	8020      	strh	r0, [r4, #0]
              break;
 8002dfe:	e6fb      	b.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002e00:	2008      	movs	r0, #8
  }
 8002e02:	b011      	add	sp, #68	@ 0x44
 8002e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8002e06:	4b28      	ldr	r3, [pc, #160]	@ (8002ea8 <RI_GetRegisterMotor1+0x388>)
 8002e08:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8002e0e:	f102 0124 	add.w	r1, r2, #36	@ 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002e12:	f992 2024 	ldrsb.w	r2, [r2, #36]	@ 0x24
 8002e16:	b17a      	cbz	r2, 8002e38 <RI_GetRegisterMotor1+0x318>
 8002e18:	fa1f fc8c 	uxth.w	ip, ip
 8002e1c:	e008      	b.n	8002e30 <RI_GetRegisterMotor1+0x310>
    *tempdestString = *tempsrcString;
 8002e1e:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8002e22:	882b      	ldrh	r3, [r5, #0]
 8002e24:	3301      	adds	r3, #1
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002e2a:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8002e2e:	b11a      	cbz	r2, 8002e38 <RI_GetRegisterMotor1+0x318>
 8002e30:	459c      	cmp	ip, r3
 8002e32:	d8f4      	bhi.n	8002e1e <RI_GetRegisterMotor1+0x2fe>
    retVal = MCP_ERROR_STRING_FORMAT;
 8002e34:	2006      	movs	r0, #6
 8002e36:	e691      	b.n	8002b5c <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	7023      	strb	r3, [r4, #0]
  uint8_t retVal = MCP_CMD_OK;
 8002e3c:	2000      	movs	r0, #0
 8002e3e:	e68d      	b.n	8002b5c <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8002e40:	4a1a      	ldr	r2, [pc, #104]	@ (8002eac <RI_GetRegisterMotor1+0x38c>)
  *size= 1U ; /* /0 is the min String size */
 8002e42:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8002e44:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 8002e46:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002e48:	f991 2000 	ldrsb.w	r2, [r1]
 8002e4c:	2a00      	cmp	r2, #0
 8002e4e:	d0f3      	beq.n	8002e38 <RI_GetRegisterMotor1+0x318>
 8002e50:	fa1f fc8c 	uxth.w	ip, ip
 8002e54:	e009      	b.n	8002e6a <RI_GetRegisterMotor1+0x34a>
    *tempdestString = *tempsrcString;
 8002e56:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8002e5a:	882b      	ldrh	r3, [r5, #0]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8002e62:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8002e66:	2a00      	cmp	r2, #0
 8002e68:	d0e6      	beq.n	8002e38 <RI_GetRegisterMotor1+0x318>
 8002e6a:	459c      	cmp	ip, r3
 8002e6c:	d8f3      	bhi.n	8002e56 <RI_GetRegisterMotor1+0x336>
 8002e6e:	e7e1      	b.n	8002e34 <RI_GetRegisterMotor1+0x314>
            *ConvertedData = ((ZcRising2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcRising2CommDelay * 0.12);
 8002e70:	f7fd fc4e 	bl	8000710 <__aeabi_i2d>
 8002e74:	a304      	add	r3, pc, #16	@ (adr r3, 8002e88 <RI_GetRegisterMotor1+0x368>)
 8002e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e7a:	f7fd f9cd 	bl	8000218 <__aeabi_dmul>
 8002e7e:	f7fd fcb1 	bl	80007e4 <__aeabi_d2uiz>
 8002e82:	b283      	uxth	r3, r0
 8002e84:	e72b      	b.n	8002cde <RI_GetRegisterMotor1+0x1be>
 8002e86:	bf00      	nop
 8002e88:	eb851eb8 	.word	0xeb851eb8
 8002e8c:	3fbeb851 	.word	0x3fbeb851
 8002e90:	20000000 	.word	0x20000000
 8002e94:	2000023c 	.word	0x2000023c
 8002e98:	2000005c 	.word	0x2000005c
 8002e9c:	6bf790a9 	.word	0x6bf790a9
 8002ea0:	20000028 	.word	0x20000028
 8002ea4:	200001e4 	.word	0x200001e4
 8002ea8:	200002a4 	.word	0x200002a4
 8002eac:	200002ac 	.word	0x200002ac
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 8002eb0:	4b71      	ldr	r3, [pc, #452]	@ (8003078 <RI_GetRegisterMotor1+0x558>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f103 0730 	add.w	r7, r3, #48	@ 0x30
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	6859      	ldr	r1, [r3, #4]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	68dc      	ldr	r4, [r3, #12]
 8002ec0:	60f4      	str	r4, [r6, #12]
 8002ec2:	3310      	adds	r3, #16
 8002ec4:	42bb      	cmp	r3, r7
 8002ec6:	6030      	str	r0, [r6, #0]
 8002ec8:	6071      	str	r1, [r6, #4]
 8002eca:	60b2      	str	r2, [r6, #8]
 8002ecc:	f106 0610 	add.w	r6, r6, #16
 8002ed0:	d1f2      	bne.n	8002eb8 <RI_GetRegisterMotor1+0x398>
 8002ed2:	6819      	ldr	r1, [r3, #0]
 8002ed4:	685a      	ldr	r2, [r3, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	60b3      	str	r3, [r6, #8]
 8002eda:	6031      	str	r1, [r6, #0]
 8002edc:	6072      	str	r2, [r6, #4]
 8002ede:	233e      	movs	r3, #62	@ 0x3e
    uint8_t retVal = MCP_CMD_OK;
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	e653      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
              SixStepFwConfig_reg_t const *pSixStepConfig_reg = SixStepConfig_reg[motorID];
 8002ee4:	4b65      	ldr	r3, [pc, #404]	@ (800307c <RI_GetRegisterMotor1+0x55c>)
              (void)memcpy(rawData, (const uint8_t *)pSixStepConfig_reg, sizeof(SixStepFwConfig_reg_t));
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	6859      	ldr	r1, [r3, #4]
 8002eec:	6071      	str	r1, [r6, #4]
 8002eee:	6032      	str	r2, [r6, #0]
 8002ef0:	891a      	ldrh	r2, [r3, #8]
 8002ef2:	7a9b      	ldrb	r3, [r3, #10]
 8002ef4:	72b3      	strb	r3, [r6, #10]
 8002ef6:	8132      	strh	r2, [r6, #8]
 8002ef8:	230d      	movs	r3, #13
    uint8_t retVal = MCP_CMD_OK;
 8002efa:	2000      	movs	r0, #0
 8002efc:	e646      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002efe:	4608      	mov	r0, r1
 8002f00:	e62c      	b.n	8002b5c <RI_GetRegisterMotor1+0x3c>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8002f02:	485f      	ldr	r0, [pc, #380]	@ (8003080 <RI_GetRegisterMotor1+0x560>)
 8002f04:	f7fe fd00 	bl	8001908 <MCI_GetFaultState>
 8002f08:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	e687      	b.n	8002c1e <RI_GetRegisterMotor1+0xfe>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002f0e:	485c      	ldr	r0, [pc, #368]	@ (8003080 <RI_GetRegisterMotor1+0x560>)
 8002f10:	f7fe fd24 	bl	800195c <MCI_GetMecSpeedRefUnit>
 8002f14:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002f18:	0040      	lsls	r0, r0, #1
 8002f1a:	6020      	str	r0, [r4, #0]
              break;
 8002f1c:	e7f5      	b.n	8002f0a <RI_GetRegisterMotor1+0x3ea>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8002f1e:	4858      	ldr	r0, [pc, #352]	@ (8003080 <RI_GetRegisterMotor1+0x560>)
 8002f20:	f7fe fd16 	bl	8001950 <MCI_GetAvrgMecSpeedUnit>
 8002f24:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002f28:	0040      	lsls	r0, r0, #1
 8002f2a:	6020      	str	r0, [r4, #0]
              break;
 8002f2c:	e7ed      	b.n	8002f0a <RI_GetRegisterMotor1+0x3ea>
        *size = (*rawSize) + 2U;
 8002f2e:	8823      	ldrh	r3, [r4, #0]
 8002f30:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8002f32:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	e629      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f38:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8002f3c:	2310      	movs	r3, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f3e:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8002f42:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f44:	f200 8086 	bhi.w	8003054 <RI_GetRegisterMotor1+0x534>
 8002f48:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8002f4a:	2008      	movs	r0, #8
 8002f4c:	e61e      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f4e:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8002f52:	2328      	movs	r3, #40	@ 0x28
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f54:	f1bc 0f29 	cmp.w	ip, #41	@ 0x29
            *rawSize = (uint16_t)RUC_MAX_PHASE_NUMBER*8U;
 8002f58:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8002f5a:	d973      	bls.n	8003044 <RI_GetRegisterMotor1+0x524>
  {
    retValue = false;
  }
  else
  {
    phaseData->hFinalPulse = (int16_t)pHandle->ParamsData[phaseNumber].hFinalPulse;
 8002f5c:	4b49      	ldr	r3, [pc, #292]	@ (8003084 <RI_GetRegisterMotor1+0x564>)
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002f5e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8002f62:	8a18      	ldrh	r0, [r3, #16]
    phaseData->hFinalMecSpeedUnit = (int16_t)pHandle->ParamsData[phaseNumber].hFinalMecSpeedUnit;
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002f64:	8999      	ldrh	r1, [r3, #12]
                *durationms  = revUpPhase.hDurationms;
 8002f66:	8121      	strh	r1, [r4, #8]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002f68:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalPulse = (uint16_t)revUpPhase.hFinalPulse; //cstat !MISRAC2012-Rule-11.3
 8002f6c:	80e0      	strh	r0, [r4, #6]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002f6e:	0052      	lsls	r2, r2, #1
    phaseData->hFinalPulse = (int16_t)pHandle->ParamsData[phaseNumber].hFinalPulse;
 8002f70:	8b98      	ldrh	r0, [r3, #28]
 8002f72:	f8c4 2002 	str.w	r2, [r4, #2]
 8002f76:	f9b3 201a 	ldrsh.w	r2, [r3, #26]
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002f7a:	8b19      	ldrh	r1, [r3, #24]
                *durationms  = revUpPhase.hDurationms;
 8002f7c:	8221      	strh	r1, [r4, #16]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002f7e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalPulse = (uint16_t)revUpPhase.hFinalPulse; //cstat !MISRAC2012-Rule-11.3
 8002f82:	81e0      	strh	r0, [r4, #14]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002f84:	0052      	lsls	r2, r2, #1
    phaseData->hFinalPulse = (int16_t)pHandle->ParamsData[phaseNumber].hFinalPulse;
 8002f86:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 8002f88:	f8c4 200a 	str.w	r2, [r4, #10]
 8002f8c:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	@ 0x26
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002f90:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
                *durationms  = revUpPhase.hDurationms;
 8002f92:	8321      	strh	r1, [r4, #24]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002f94:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalPulse = (uint16_t)revUpPhase.hFinalPulse; //cstat !MISRAC2012-Rule-11.3
 8002f98:	82e0      	strh	r0, [r4, #22]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002f9a:	0052      	lsls	r2, r2, #1
    phaseData->hFinalPulse = (int16_t)pHandle->ParamsData[phaseNumber].hFinalPulse;
 8002f9c:	8e98      	ldrh	r0, [r3, #52]	@ 0x34
 8002f9e:	f8c4 2012 	str.w	r2, [r4, #18]
 8002fa2:	f9b3 2032 	ldrsh.w	r2, [r3, #50]	@ 0x32
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002fa6:	8e19      	ldrh	r1, [r3, #48]	@ 0x30
                *durationms  = revUpPhase.hDurationms;
 8002fa8:	8421      	strh	r1, [r4, #32]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002faa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                *finalPulse = (uint16_t)revUpPhase.hFinalPulse; //cstat !MISRAC2012-Rule-11.3
 8002fae:	83e0      	strh	r0, [r4, #30]
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002fb0:	0052      	lsls	r2, r2, #1
    phaseData->hFinalPulse = (int16_t)pHandle->ParamsData[phaseNumber].hFinalPulse;
 8002fb2:	f8b3 0040 	ldrh.w	r0, [r3, #64]	@ 0x40
 8002fb6:	f8c4 201a 	str.w	r2, [r4, #26]
 8002fba:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	@ 0x3e
    phaseData->hDurationms = (uint16_t)pHandle->ParamsData[phaseNumber].hDurationms;
 8002fbe:	8f99      	ldrh	r1, [r3, #60]	@ 0x3c
                *durationms  = revUpPhase.hDurationms;
 8002fc0:	8521      	strh	r1, [r4, #40]	@ 0x28
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002fc2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002fc6:	0052      	lsls	r2, r2, #1
                *finalPulse = (uint16_t)revUpPhase.hFinalPulse; //cstat !MISRAC2012-Rule-11.3
 8002fc8:	84e0      	strh	r0, [r4, #38]	@ 0x26
                *rpm = (((int32_t)revUpPhase.hFinalMecSpeedUnit) * U_RPM) / SPEED_UNIT; //cstat !MISRAC2012-Rule-11.3
 8002fca:	f8c4 2022 	str.w	r2, [r4, #34]	@ 0x22
                *durationms  = revUpPhase.hDurationms;
 8002fce:	232a      	movs	r3, #42	@ 0x2a
    uint8_t retVal = MCP_CMD_OK;
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	e5db      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8002fd4:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 8002fd8:	230c      	movs	r3, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8002fda:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 8002fde:	8023      	strh	r3, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8002fe0:	d935      	bls.n	800304e <RI_GetRegisterMotor1+0x52e>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8002fe2:	4b29      	ldr	r3, [pc, #164]	@ (8003088 <RI_GetRegisterMotor1+0x568>)
 8002fe4:	6818      	ldr	r0, [r3, #0]
 8002fe6:	6859      	ldr	r1, [r3, #4]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	60f3      	str	r3, [r6, #12]
 8002fee:	6030      	str	r0, [r6, #0]
 8002ff0:	6071      	str	r1, [r6, #4]
 8002ff2:	60b2      	str	r2, [r6, #8]
 8002ff4:	230e      	movs	r3, #14
    uint8_t retVal = MCP_CMD_OK;
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	e5c8      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8002ffa:	4821      	ldr	r0, [pc, #132]	@ (8003080 <RI_GetRegisterMotor1+0x560>)
 8002ffc:	f7fe fc3a 	bl	8001874 <MCI_GetSTMState>
              break;
 8003000:	e5d9      	b.n	8002bb6 <RI_GetRegisterMotor1+0x96>
  return ((MC_NULL == pHandle) ? 0U : (uint8_t)pHandle->bPhaseNbr);
 8003002:	4b20      	ldr	r3, [pc, #128]	@ (8003084 <RI_GetRegisterMotor1+0x564>)
 8003004:	f893 004a 	ldrb.w	r0, [r3, #74]	@ 0x4a
              break;
 8003008:	e5d5      	b.n	8002bb6 <RI_GetRegisterMotor1+0x96>
              *data = PWMC_GetLSModConfig(&PWM_Handle_M1);
 800300a:	4820      	ldr	r0, [pc, #128]	@ (800308c <RI_GetRegisterMotor1+0x56c>)
 800300c:	f005 f964 	bl	80082d8 <PWMC_GetLSModConfig>
              break;
 8003010:	e5d1      	b.n	8002bb6 <RI_GetRegisterMotor1+0x96>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 8003012:	481f      	ldr	r0, [pc, #124]	@ (8003090 <RI_GetRegisterMotor1+0x570>)
 8003014:	f004 ff20 	bl	8007e58 <PID_GetKIDivisorPOW2>
 8003018:	8020      	strh	r0, [r4, #0]
              break;
 800301a:	e5ed      	b.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 800301c:	481c      	ldr	r0, [pc, #112]	@ (8003090 <RI_GetRegisterMotor1+0x570>)
 800301e:	f004 ff37 	bl	8007e90 <PID_GetKD>
 8003022:	8020      	strh	r0, [r4, #0]
              break;
 8003024:	e5e8      	b.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 8003026:	481b      	ldr	r0, [pc, #108]	@ (8003094 <RI_GetRegisterMotor1+0x574>)
 8003028:	f004 f88c 	bl	8007144 <VBS_GetAvBusVoltage_V>
 800302c:	8020      	strh	r0, [r4, #0]
              break;
 800302e:	e5e3      	b.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8003030:	4817      	ldr	r0, [pc, #92]	@ (8003090 <RI_GetRegisterMotor1+0x570>)
 8003032:	f004 fefd 	bl	8007e30 <PID_GetKP>
 8003036:	8020      	strh	r0, [r4, #0]
              break;
 8003038:	e5de      	b.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 800303a:	4815      	ldr	r0, [pc, #84]	@ (8003090 <RI_GetRegisterMotor1+0x570>)
 800303c:	f004 ff2c 	bl	8007e98 <PID_GetKDDivisorPOW2>
 8003040:	8020      	strh	r0, [r4, #0]
              break;
 8003042:	e5d9      	b.n	8002bf8 <RI_GetRegisterMotor1+0xd8>
 8003044:	232a      	movs	r3, #42	@ 0x2a
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003046:	2008      	movs	r0, #8
 8003048:	e5a0      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
            *ConvertedData = ((ZcFalling2CommDelay * 0.12) < 1) ? 1 : (uint16_t)(ZcFalling2CommDelay * 0.12);
 800304a:	2201      	movs	r2, #1
 800304c:	e657      	b.n	8002cfe <RI_GetRegisterMotor1+0x1de>
 800304e:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003050:	2008      	movs	r0, #8
 8003052:	e59b      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8003054:	4b10      	ldr	r3, [pc, #64]	@ (8003098 <RI_GetRegisterMotor1+0x578>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6818      	ldr	r0, [r3, #0]
 800305a:	6859      	ldr	r1, [r3, #4]
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	60f3      	str	r3, [r6, #12]
 8003062:	6030      	str	r0, [r6, #0]
 8003064:	6071      	str	r1, [r6, #4]
 8003066:	60b2      	str	r2, [r6, #8]
 8003068:	2312      	movs	r3, #18
    uint8_t retVal = MCP_CMD_OK;
 800306a:	2000      	movs	r0, #0
 800306c:	e58e      	b.n	8002b8c <RI_GetRegisterMotor1+0x6c>
 800306e:	2005      	movs	r0, #5
 8003070:	e5a3      	b.n	8002bba <RI_GetRegisterMotor1+0x9a>
 8003072:	2005      	movs	r0, #5
 8003074:	e5c1      	b.n	8002bfa <RI_GetRegisterMotor1+0xda>
 8003076:	bf00      	nop
 8003078:	200002a4 	.word	0x200002a4
 800307c:	200002a8 	.word	0x200002a8
 8003080:	20000000 	.word	0x20000000
 8003084:	2000015c 	.word	0x2000015c
 8003088:	200002b0 	.word	0x200002b0
 800308c:	20000028 	.word	0x20000028
 8003090:	200001e4 	.word	0x200001e4
 8003094:	20000210 	.word	0x20000210
 8003098:	200002a0 	.word	0x200002a0

0800309c <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 800309c:	f000 0038 	and.w	r0, r0, #56	@ 0x38
 80030a0:	3808      	subs	r0, #8
 80030a2:	b2c0      	uxtb	r0, r0
 80030a4:	2810      	cmp	r0, #16
 80030a6:	bf9a      	itte	ls
 80030a8:	4b01      	ldrls	r3, [pc, #4]	@ (80030b0 <RI_GetIDSize+0x14>)
 80030aa:	5c18      	ldrbls	r0, [r3, r0]
 80030ac:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 80030ae:	4770      	bx	lr
 80030b0:	08008cc8 	.word	0x08008cc8

080030b4 <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 80030b4:	f000 0338 	and.w	r3, r0, #56	@ 0x38
 80030b8:	2b10      	cmp	r3, #16
 80030ba:	d003      	beq.n	80030c4 <RI_GetPtrReg+0x10>
 80030bc:	4b07      	ldr	r3, [pc, #28]	@ (80030dc <RI_GetPtrReg+0x28>)
            break;
          }

          default:
          {
            *dataPtr = &nullData16;
 80030be:	600b      	str	r3, [r1, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 80030c0:	2005      	movs	r0, #5
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 80030c2:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 80030c4:	f020 0007 	bic.w	r0, r0, #7
 80030c8:	f641 2390 	movw	r3, #6800	@ 0x1a90
 80030cc:	4298      	cmp	r0, r3
 80030ce:	d1f5      	bne.n	80030bc <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pSixStepVars->DutyCycleRef);
 80030d0:	4b03      	ldr	r3, [pc, #12]	@ (80030e0 <RI_GetPtrReg+0x2c>)
 80030d2:	685b      	ldr	r3, [r3, #4]
            *dataPtr = &nullData16;
 80030d4:	600b      	str	r3, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80030d6:	2000      	movs	r0, #0
}
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20001a18 	.word	0x20001a18
 80030e0:	20000000 	.word	0x20000000

080030e4 <RCM_RegisterRegConv>:
  * @param  regConv Pointer to the regular conversion parameters.
  *         Contains ADC, Channel and sampling time to be used.
  *
  */
void RCM_RegisterRegConv(RegConv_t *regConv)
{
 80030e4:	b470      	push	{r4, r5, r6}

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80030e6:	4e79      	ldr	r6, [pc, #484]	@ (80032cc <RCM_RegisterRegConv+0x1e8>)
 80030e8:	6832      	ldr	r2, [r6, #0]
 80030ea:	2a00      	cmp	r2, #0
 80030ec:	d035      	beq.n	800315a <RCM_RegisterRegConv+0x76>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80030ee:	7901      	ldrb	r1, [r0, #4]
 80030f0:	7913      	ldrb	r3, [r2, #4]
 80030f2:	4299      	cmp	r1, r3
 80030f4:	d01f      	beq.n	8003136 <RCM_RegisterRegConv+0x52>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80030f6:	6874      	ldr	r4, [r6, #4]
 80030f8:	2c00      	cmp	r4, #0
 80030fa:	f000 80c5 	beq.w	8003288 <RCM_RegisterRegConv+0x1a4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80030fe:	7923      	ldrb	r3, [r4, #4]
 8003100:	428b      	cmp	r3, r1
  uint8_t handle = 255U;
 8003102:	f04f 02ff 	mov.w	r2, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003106:	d030      	beq.n	800316a <RCM_RegisterRegConv+0x86>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003108:	68b5      	ldr	r5, [r6, #8]
 800310a:	2d00      	cmp	r5, #0
 800310c:	f000 80a2 	beq.w	8003254 <RCM_RegisterRegConv+0x170>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003110:	792b      	ldrb	r3, [r5, #4]
 8003112:	428b      	cmp	r3, r1
 8003114:	d02f      	beq.n	8003176 <RCM_RegisterRegConv+0x92>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003116:	68f4      	ldr	r4, [r6, #12]
 8003118:	2c00      	cmp	r4, #0
 800311a:	f000 80a7 	beq.w	800326c <RCM_RegisterRegConv+0x188>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800311e:	7923      	ldrb	r3, [r4, #4]
 8003120:	428b      	cmp	r3, r1
 8003122:	f000 80aa 	beq.w	800327a <RCM_RegisterRegConv+0x196>
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8003126:	2a03      	cmp	r2, #3
 8003128:	bf88      	it	hi
 800312a:	22ff      	movhi	r2, #255	@ 0xff
 800312c:	f240 80b6 	bls.w	800329c <RCM_RegisterRegConv+0x1b8>
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
}
 8003130:	bc70      	pop	{r4, r5, r6}
  regConv->convHandle = handle;
 8003132:	7302      	strb	r2, [r0, #12]
}
 8003134:	4770      	bx	lr
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003136:	6803      	ldr	r3, [r0, #0]
 8003138:	6812      	ldr	r2, [r2, #0]
 800313a:	4293      	cmp	r3, r2
 800313c:	d021      	beq.n	8003182 <RCM_RegisterRegConv+0x9e>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800313e:	6874      	ldr	r4, [r6, #4]
 8003140:	2c00      	cmp	r4, #0
 8003142:	d1dc      	bne.n	80030fe <RCM_RegisterRegConv+0x1a>
 8003144:	68b5      	ldr	r5, [r6, #8]
      i++;
 8003146:	2201      	movs	r2, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003148:	2d00      	cmp	r5, #0
 800314a:	d1e1      	bne.n	8003110 <RCM_RegisterRegConv+0x2c>
 800314c:	68f4      	ldr	r4, [r6, #12]
 800314e:	b1dc      	cbz	r4, 8003188 <RCM_RegisterRegConv+0xa4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003150:	7925      	ldrb	r5, [r4, #4]
 8003152:	7901      	ldrb	r1, [r0, #4]
 8003154:	428d      	cmp	r5, r1
 8003156:	d115      	bne.n	8003184 <RCM_RegisterRegConv+0xa0>
 8003158:	e090      	b.n	800327c <RCM_RegisterRegConv+0x198>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800315a:	6874      	ldr	r4, [r6, #4]
 800315c:	2c00      	cmp	r4, #0
 800315e:	f000 80a5 	beq.w	80032ac <RCM_RegisterRegConv+0x1c8>
 8003162:	7901      	ldrb	r1, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003164:	7923      	ldrb	r3, [r4, #4]
 8003166:	428b      	cmp	r3, r1
 8003168:	d1ce      	bne.n	8003108 <RCM_RegisterRegConv+0x24>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800316a:	6824      	ldr	r4, [r4, #0]
 800316c:	6803      	ldr	r3, [r0, #0]
 800316e:	42a3      	cmp	r3, r4
 8003170:	d1ca      	bne.n	8003108 <RCM_RegisterRegConv+0x24>
      i++;
 8003172:	2201      	movs	r2, #1
 8003174:	e006      	b.n	8003184 <RCM_RegisterRegConv+0xa0>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003176:	682c      	ldr	r4, [r5, #0]
 8003178:	6803      	ldr	r3, [r0, #0]
 800317a:	429c      	cmp	r4, r3
 800317c:	d1cb      	bne.n	8003116 <RCM_RegisterRegConv+0x32>
      i++;
 800317e:	2202      	movs	r2, #2
 8003180:	e000      	b.n	8003184 <RCM_RegisterRegConv+0xa0>
    uint8_t i = 0;
 8003182:	2200      	movs	r2, #0
    while (i < RCM_MAX_CONV)
 8003184:	f04f 0400 	mov.w	r4, #0
 8003188:	f362 0407 	bfi	r4, r2, #0, #8
 800318c:	f362 240f 	bfi	r4, r2, #8, #8
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8003190:	4d4f      	ldr	r5, [pc, #316]	@ (80032d0 <RCM_RegisterRegConv+0x1ec>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003192:	6899      	ldr	r1, [r3, #8]
      RCM_handle_array [handle] = regConv;
 8003194:	f846 0022 	str.w	r0, [r6, r2, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8003198:	2600      	movs	r6, #0
 800319a:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
 800319e:	07ce      	lsls	r6, r1, #31
 80031a0:	d422      	bmi.n	80031e8 <RCM_RegisterRegConv+0x104>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80031a2:	6859      	ldr	r1, [r3, #4]
 80031a4:	f021 0104 	bic.w	r1, r1, #4
 80031a8:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80031aa:	2104      	movs	r1, #4
 80031ac:	6019      	str	r1, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 80031ae:	6859      	ldr	r1, [r3, #4]
 80031b0:	f021 0120 	bic.w	r1, r1, #32
 80031b4:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 80031b6:	2120      	movs	r1, #32
 80031b8:	6019      	str	r1, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80031ba:	6899      	ldr	r1, [r3, #8]
 80031bc:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 80031c0:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80031c4:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
 80031c8:	6099      	str	r1, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80031ca:	6899      	ldr	r1, [r3, #8]
 80031cc:	2900      	cmp	r1, #0
 80031ce:	dbfc      	blt.n	80031ca <RCM_RegisterRegConv+0xe6>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80031d0:	6819      	ldr	r1, [r3, #0]
 80031d2:	07cd      	lsls	r5, r1, #31
 80031d4:	d408      	bmi.n	80031e8 <RCM_RegisterRegConv+0x104>
  MODIFY_REG(ADCx->CR,
 80031d6:	4d3f      	ldr	r5, [pc, #252]	@ (80032d4 <RCM_RegisterRegConv+0x1f0>)
 80031d8:	6899      	ldr	r1, [r3, #8]
 80031da:	4029      	ands	r1, r5
 80031dc:	f041 0101 	orr.w	r1, r1, #1
 80031e0:	6099      	str	r1, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80031e2:	6819      	ldr	r1, [r3, #0]
 80031e4:	07c9      	lsls	r1, r1, #31
 80031e6:	d5f7      	bpl.n	80031d8 <RCM_RegisterRegConv+0xf4>
      RCM_NoInj_array[handle].enable = false;
 80031e8:	4d3b      	ldr	r5, [pc, #236]	@ (80032d8 <RCM_RegisterRegConv+0x1f4>)
 80031ea:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80031ee:	0049      	lsls	r1, r1, #1
      RCM_NoInj_array[handle].prev = handle;
 80031f0:	1d2e      	adds	r6, r5, #4
 80031f2:	5274      	strh	r4, [r6, r1]
      RCM_NoInj_array[handle].enable = false;
 80031f4:	2400      	movs	r4, #0
 80031f6:	546c      	strb	r4, [r5, r1]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80031f8:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 80031fa:	f024 040f 	bic.w	r4, r4, #15
 80031fe:	631c      	str	r4, [r3, #48]	@ 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003200:	f890 c004 	ldrb.w	ip, [r0, #4]
 8003204:	2101      	movs	r1, #1
 8003206:	fa01 f10c 	lsl.w	r1, r1, ip
 800320a:	f1bc 0f09 	cmp.w	ip, #9
 800320e:	ea41 618c 	orr.w	r1, r1, ip, lsl #26
 8003212:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8003216:	d817      	bhi.n	8003248 <RCM_RegisterRegConv+0x164>
 8003218:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800321c:	0dcc      	lsrs	r4, r1, #23
 800321e:	f004 0404 	and.w	r4, r4, #4
 8003222:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8003226:	6885      	ldr	r5, [r0, #8]
 8003228:	f85c 3004 	ldr.w	r3, [ip, r4]
 800322c:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8003230:	2607      	movs	r6, #7
 8003232:	408d      	lsls	r5, r1
 8003234:	fa06 f101 	lsl.w	r1, r6, r1
 8003238:	ea23 0101 	bic.w	r1, r3, r1
 800323c:	4329      	orrs	r1, r5
 800323e:	f84c 1004 	str.w	r1, [ip, r4]
}
 8003242:	bc70      	pop	{r4, r5, r6}
  regConv->convHandle = handle;
 8003244:	7302      	strb	r2, [r0, #12]
}
 8003246:	4770      	bx	lr
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8003248:	3c1e      	subs	r4, #30
 800324a:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
 800324e:	f041 7100 	orr.w	r1, r1, #33554432	@ 0x2000000
 8003252:	e7e3      	b.n	800321c <RCM_RegisterRegConv+0x138>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003254:	2a04      	cmp	r2, #4
 8003256:	d92e      	bls.n	80032b6 <RCM_RegisterRegConv+0x1d2>
 8003258:	68f2      	ldr	r2, [r6, #12]
 800325a:	b372      	cbz	r2, 80032ba <RCM_RegisterRegConv+0x1d6>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800325c:	7913      	ldrb	r3, [r2, #4]
 800325e:	4299      	cmp	r1, r3
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8003260:	6803      	ldr	r3, [r0, #0]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003262:	d02f      	beq.n	80032c4 <RCM_RegisterRegConv+0x1e0>
      i++;
 8003264:	2202      	movs	r2, #2
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003266:	f240 2402 	movw	r4, #514	@ 0x202
 800326a:	e791      	b.n	8003190 <RCM_RegisterRegConv+0xac>
 800326c:	2a04      	cmp	r2, #4
 800326e:	d917      	bls.n	80032a0 <RCM_RegisterRegConv+0x1bc>
 8003270:	6803      	ldr	r3, [r0, #0]
 8003272:	2203      	movs	r2, #3
 8003274:	f240 3403 	movw	r4, #771	@ 0x303
 8003278:	e78a      	b.n	8003190 <RCM_RegisterRegConv+0xac>
 800327a:	6803      	ldr	r3, [r0, #0]
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800327c:	6821      	ldr	r1, [r4, #0]
 800327e:	4299      	cmp	r1, r3
 8003280:	f47f af51 	bne.w	8003126 <RCM_RegisterRegConv+0x42>
      i++;
 8003284:	2203      	movs	r2, #3
 8003286:	e77d      	b.n	8003184 <RCM_RegisterRegConv+0xa0>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8003288:	68b5      	ldr	r5, [r6, #8]
      i++;
 800328a:	2201      	movs	r2, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800328c:	2d00      	cmp	r5, #0
 800328e:	f47f af3f 	bne.w	8003110 <RCM_RegisterRegConv+0x2c>
 8003292:	68f4      	ldr	r4, [r6, #12]
 8003294:	b124      	cbz	r4, 80032a0 <RCM_RegisterRegConv+0x1bc>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8003296:	7923      	ldrb	r3, [r4, #4]
 8003298:	428b      	cmp	r3, r1
 800329a:	d0ee      	beq.n	800327a <RCM_RegisterRegConv+0x196>
 800329c:	f04f 0400 	mov.w	r4, #0
 80032a0:	f362 0407 	bfi	r4, r2, #0, #8
 80032a4:	6803      	ldr	r3, [r0, #0]
 80032a6:	f362 240f 	bfi	r4, r2, #8, #8
 80032aa:	e771      	b.n	8003190 <RCM_RegisterRegConv+0xac>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80032ac:	68b5      	ldr	r5, [r6, #8]
 80032ae:	b135      	cbz	r5, 80032be <RCM_RegisterRegConv+0x1da>
 80032b0:	7901      	ldrb	r1, [r0, #4]
    uint8_t i = 0;
 80032b2:	4622      	mov	r2, r4
 80032b4:	e72c      	b.n	8003110 <RCM_RegisterRegConv+0x2c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80032b6:	462a      	mov	r2, r5
 80032b8:	e7eb      	b.n	8003292 <RCM_RegisterRegConv+0x1ae>
 80032ba:	6803      	ldr	r3, [r0, #0]
 80032bc:	e7d2      	b.n	8003264 <RCM_RegisterRegConv+0x180>
 80032be:	6803      	ldr	r3, [r0, #0]
    uint8_t i = 0;
 80032c0:	462a      	mov	r2, r5
 80032c2:	e743      	b.n	800314c <RCM_RegisterRegConv+0x68>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80032c4:	6812      	ldr	r2, [r2, #0]
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d0dc      	beq.n	8003284 <RCM_RegisterRegConv+0x1a0>
 80032ca:	e7cb      	b.n	8003264 <RCM_RegisterRegConv+0x180>
 80032cc:	20001a60 	.word	0x20001a60
 80032d0:	20001a40 	.word	0x20001a40
 80032d4:	7fffffc0 	.word	0x7fffffc0
 80032d8:	20001a28 	.word	0x20001a28

080032dc <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 80032dc:	b510      	push	{r4, lr}
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
 80032de:	7b03      	ldrb	r3, [r0, #12]
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 80032e0:	4a5e      	ldr	r2, [pc, #376]	@ (800345c <RCM_ExecRegularConv+0x180>)
 80032e2:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80032e6:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80032ea:	f812 0011 	ldrb.w	r0, [r2, r1, lsl #1]
 80032ee:	2800      	cmp	r0, #0
 80032f0:	d139      	bne.n	8003366 <RCM_ExecRegularConv+0x8a>
  {
    /* Find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 80032f2:	7811      	ldrb	r1, [r2, #0]
 80032f4:	b991      	cbnz	r1, 800331c <RCM_ExecRegularConv+0x40>
  uint8_t LastEnable = RCM_MAX_CONV;
 80032f6:	2004      	movs	r0, #4
      if (true == RCM_NoInj_array [i].enable)
 80032f8:	7991      	ldrb	r1, [r2, #6]
 80032fa:	2900      	cmp	r1, #0
 80032fc:	d175      	bne.n	80033ea <RCM_ExecRegularConv+0x10e>
 80032fe:	7b11      	ldrb	r1, [r2, #12]
 8003300:	2900      	cmp	r1, #0
 8003302:	d177      	bne.n	80033f4 <RCM_ExecRegularConv+0x118>
 8003304:	7c91      	ldrb	r1, [r2, #18]
 8003306:	2900      	cmp	r1, #0
 8003308:	f000 809a 	beq.w	8003440 <RCM_ExecRegularConv+0x164>
      {
        if (RCM_NoInj_array[i].next > handle)
 800330c:	7dd1      	ldrb	r1, [r2, #23]
 800330e:	4299      	cmp	r1, r3
 8003310:	f240 80a0 	bls.w	8003454 <RCM_ExecRegularConv+0x178>
 8003314:	f04f 0e03 	mov.w	lr, #3
      if (true == RCM_NoInj_array [i].enable)
 8003318:	4670      	mov	r0, lr
 800331a:	e003      	b.n	8003324 <RCM_ExecRegularConv+0x48>
        if (RCM_NoInj_array[i].next > handle)
 800331c:	7951      	ldrb	r1, [r2, #5]
 800331e:	428b      	cmp	r3, r1
 8003320:	d2ea      	bcs.n	80032f8 <RCM_ExecRegularConv+0x1c>
  uint8_t i=0;
 8003322:	4686      	mov	lr, r0
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array[handle].next = formerNext;
 8003324:	eb0c 0403 	add.w	r4, ip, r3
 8003328:	eb02 0444 	add.w	r4, r2, r4, lsl #1
          RCM_NoInj_array[handle].prev = i;
          RCM_NoInj_array[i].next = handle;
 800332c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
          RCM_NoInj_array[handle].next = formerNext;
 8003330:	7161      	strb	r1, [r4, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8003332:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array[handle].prev = i;
 8003336:	f884 e004 	strb.w	lr, [r4, #4]
          RCM_NoInj_array[formerNext].prev = handle;
 800333a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800333e:	4c48      	ldr	r4, [pc, #288]	@ (8003460 <RCM_ExecRegularConv+0x184>)
          RCM_NoInj_array[formerNext].prev = handle;
 8003340:	710b      	strb	r3, [r1, #4]
          RCM_NoInj_array[i].next = handle;
 8003342:	eb02 0040 	add.w	r0, r2, r0, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003346:	7821      	ldrb	r1, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 8003348:	7143      	strb	r3, [r0, #5]
    RCM_NoInj_array[handle].enable = true;
 800334a:	eb0c 0003 	add.w	r0, ip, r3
 800334e:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003352:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    RCM_NoInj_array[handle].enable = true;
 8003356:	f822 e010 	strh.w	lr, [r2, r0, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800335a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800335e:	7849      	ldrb	r1, [r1, #1]
 8003360:	4571      	cmp	r1, lr
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 8003362:	bf18      	it	ne
 8003364:	7023      	strbne	r3, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == Bemf_ADC_M1.ADCRegularLocked)
 8003366:	493f      	ldr	r1, [pc, #252]	@ (8003464 <RCM_ExecRegularConv+0x188>)
 8003368:	f891 1054 	ldrb.w	r1, [r1, #84]	@ 0x54
 800336c:	2900      	cmp	r1, #0
 800336e:	d137      	bne.n	80033e0 <RCM_ExecRegularConv+0x104>
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003370:	493d      	ldr	r1, [pc, #244]	@ (8003468 <RCM_ExecRegularConv+0x18c>)
 8003372:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8003376:	790c      	ldrb	r4, [r1, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003378:	6808      	ldr	r0, [r1, #0]
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800337a:	2101      	movs	r1, #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 800337c:	2c09      	cmp	r4, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800337e:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8003382:	fa01 f104 	lsl.w	r1, r1, r4
 8003386:	ea41 6184 	orr.w	r1, r1, r4, lsl #26
 800338a:	bf84      	itt	hi
 800338c:	f1ae 0e1e 	subhi.w	lr, lr, #30
 8003390:	ea41 510e 	orrhi.w	r1, r1, lr, lsl #20
  MODIFY_REG(*preg,
 8003394:	6b04      	ldr	r4, [r0, #48]	@ 0x30
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8003396:	bf94      	ite	ls
 8003398:	ea41 510e 	orrls.w	r1, r1, lr, lsl #20
 800339c:	f041 7100 	orrhi.w	r1, r1, #33554432	@ 0x2000000
 80033a0:	0d09      	lsrs	r1, r1, #20
 80033a2:	f401 61f8 	and.w	r1, r1, #1984	@ 0x7c0
 80033a6:	f424 64f8 	bic.w	r4, r4, #1984	@ 0x7c0
 80033aa:	4321      	orrs	r1, r4
 80033ac:	6301      	str	r1, [r0, #48]	@ 0x30
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 80033ae:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 80033b0:	6881      	ldr	r1, [r0, #8]
 80033b2:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80033b6:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80033ba:	f041 0104 	orr.w	r1, r1, #4
 80033be:	6081      	str	r1, [r0, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80033c0:	6801      	ldr	r1, [r0, #0]
 80033c2:	0749      	lsls	r1, r1, #29
 80033c4:	d5fc      	bpl.n	80033c0 <RCM_ExecRegularConv+0xe4>
 80033c6:	6c00      	ldr	r0, [r0, #64]	@ 0x40
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);
 80033c8:	eb0c 0103 	add.w	r1, ip, r3
 80033cc:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80033d0:	f020 000f 	bic.w	r0, r0, #15
 80033d4:	8048      	strh	r0, [r1, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 80033d6:	4822      	ldr	r0, [pc, #136]	@ (8003460 <RCM_ExecRegularConv+0x184>)
 80033d8:	794c      	ldrb	r4, [r1, #5]
 80033da:	7004      	strb	r4, [r0, #0]
    RCM_NoInj_array[handle].status = valid;
 80033dc:	2002      	movs	r0, #2
 80033de:	7048      	strb	r0, [r1, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 80033e0:	449c      	add	ip, r3
 80033e2:	eb02 024c 	add.w	r2, r2, ip, lsl #1
  return (retVal);
}
 80033e6:	8850      	ldrh	r0, [r2, #2]
 80033e8:	bd10      	pop	{r4, pc}
        if (RCM_NoInj_array[i].next > handle)
 80033ea:	7ad1      	ldrb	r1, [r2, #11]
 80033ec:	428b      	cmp	r3, r1
 80033ee:	d31d      	bcc.n	800342c <RCM_ExecRegularConv+0x150>
      if (true == RCM_NoInj_array [i].enable)
 80033f0:	7b11      	ldrb	r1, [r2, #12]
 80033f2:	b1f9      	cbz	r1, 8003434 <RCM_ExecRegularConv+0x158>
        if (RCM_NoInj_array[i].next > handle)
 80033f4:	7c51      	ldrb	r1, [r2, #17]
 80033f6:	4299      	cmp	r1, r3
 80033f8:	d828      	bhi.n	800344c <RCM_ExecRegularConv+0x170>
      if (true == RCM_NoInj_array [i].enable)
 80033fa:	7c91      	ldrb	r1, [r2, #18]
 80033fc:	2900      	cmp	r1, #0
 80033fe:	d185      	bne.n	800330c <RCM_ExecRegularConv+0x30>
 8003400:	2102      	movs	r1, #2
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003402:	4608      	mov	r0, r1
 8003404:	eb00 0040 	add.w	r0, r0, r0, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 8003408:	eb0c 0403 	add.w	r4, ip, r3
 800340c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003410:	eb02 0040 	add.w	r0, r2, r0, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 8003414:	7121      	strb	r1, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 8003416:	7941      	ldrb	r1, [r0, #5]
         RCM_NoInj_array[handle].next = formerNext;
 8003418:	7161      	strb	r1, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 800341a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 800341e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003422:	4c0f      	ldr	r4, [pc, #60]	@ (8003460 <RCM_ExecRegularConv+0x184>)
         RCM_NoInj_array[formerNext].prev = handle;
 8003424:	710b      	strb	r3, [r1, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 8003426:	7143      	strb	r3, [r0, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8003428:	7821      	ldrb	r1, [r4, #0]
 800342a:	e78e      	b.n	800334a <RCM_ExecRegularConv+0x6e>
        if (RCM_NoInj_array[i].next > handle)
 800342c:	f04f 0e01 	mov.w	lr, #1
      if (true == RCM_NoInj_array [i].enable)
 8003430:	4670      	mov	r0, lr
 8003432:	e777      	b.n	8003324 <RCM_ExecRegularConv+0x48>
 8003434:	7c91      	ldrb	r1, [r2, #18]
 8003436:	2900      	cmp	r1, #0
 8003438:	f47f af68 	bne.w	800330c <RCM_ExecRegularConv+0x30>
 800343c:	2101      	movs	r1, #1
 800343e:	e7e0      	b.n	8003402 <RCM_ExecRegularConv+0x126>
       if (LastEnable != RCM_MAX_CONV )
 8003440:	2800      	cmp	r0, #0
 8003442:	d0de      	beq.n	8003402 <RCM_ExecRegularConv+0x126>
         RCM_currentHandle = handle;
 8003444:	4c06      	ldr	r4, [pc, #24]	@ (8003460 <RCM_ExecRegularConv+0x184>)
 8003446:	4619      	mov	r1, r3
 8003448:	7023      	strb	r3, [r4, #0]
    while (i < RCM_MAX_CONV)
 800344a:	e77e      	b.n	800334a <RCM_ExecRegularConv+0x6e>
        if (RCM_NoInj_array[i].next > handle)
 800344c:	f04f 0e02 	mov.w	lr, #2
      if (true == RCM_NoInj_array [i].enable)
 8003450:	4670      	mov	r0, lr
 8003452:	e767      	b.n	8003324 <RCM_ExecRegularConv+0x48>
 8003454:	2003      	movs	r0, #3
 8003456:	4601      	mov	r1, r0
 8003458:	e7d4      	b.n	8003404 <RCM_ExecRegularConv+0x128>
 800345a:	bf00      	nop
 800345c:	20001a28 	.word	0x20001a28
 8003460:	20001a24 	.word	0x20001a24
 8003464:	2000005c 	.word	0x2000005c
 8003468:	20001a60 	.word	0x20001a60

0800346c <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 800346c:	4b14      	ldr	r3, [pc, #80]	@ (80034c0 <RCM_ExecUserConv+0x54>)
{
 800346e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCM_UserConvHandle != NULL)
 8003472:	681c      	ldr	r4, [r3, #0]
 8003474:	b124      	cbz	r4, 8003480 <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8003476:	4d13      	ldr	r5, [pc, #76]	@ (80034c4 <RCM_ExecUserConv+0x58>)
    handle = RCM_UserConvHandle->convHandle;
 8003478:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 800347a:	782b      	ldrb	r3, [r5, #0]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d001      	beq.n	8003484 <RCM_ExecUserConv+0x18>
  }
  else
  {
     /* Nothing to do */
  }
}
 8003480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003484:	4620      	mov	r0, r4
 8003486:	f7ff ff29 	bl	80032dc <RCM_ExecRegularConv>
 800348a:	4b0f      	ldr	r3, [pc, #60]	@ (80034c8 <RCM_ExecUserConv+0x5c>)
 800348c:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 800348e:	4b0f      	ldr	r3, [pc, #60]	@ (80034cc <RCM_ExecUserConv+0x60>)
 8003490:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8003494:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8003498:	4601      	mov	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 800349a:	785b      	ldrb	r3, [r3, #1]
 800349c:	b10b      	cbz	r3, 80034a2 <RCM_ExecUserConv+0x36>
        RCM_UserConvState = RCM_USERCONV_EOC;
 800349e:	2302      	movs	r3, #2
 80034a0:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 80034a2:	4b0b      	ldr	r3, [pc, #44]	@ (80034d0 <RCM_ExecUserConv+0x64>)
 80034a4:	f853 7036 	ldr.w	r7, [r3, r6, lsl #3]
 80034a8:	2f00      	cmp	r7, #0
 80034aa:	d0e9      	beq.n	8003480 <RCM_ExecUserConv+0x14>
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80034ac:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80034b0:	4620      	mov	r0, r4
 80034b2:	685a      	ldr	r2, [r3, #4]
        RCM_UserConvState = RCM_USERCONV_IDLE;
 80034b4:	2300      	movs	r3, #0
 80034b6:	702b      	strb	r3, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80034b8:	463b      	mov	r3, r7
}
 80034ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80034be:	4718      	bx	r3
 80034c0:	20001a1c 	.word	0x20001a1c
 80034c4:	20001a20 	.word	0x20001a20
 80034c8:	20001a22 	.word	0x20001a22
 80034cc:	20001a28 	.word	0x20001a28
 80034d0:	20001a40 	.word	0x20001a40

080034d4 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80034d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003550 <RCM_ExecNextConv+0x7c>)
 80034d6:	491f      	ldr	r1, [pc, #124]	@ (8003554 <RCM_ExecNextConv+0x80>)
 80034d8:	781a      	ldrb	r2, [r3, #0]
 80034da:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80034de:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 80034e2:	b3a3      	cbz	r3, 800354e <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80034e4:	4b1c      	ldr	r3, [pc, #112]	@ (8003558 <RCM_ExecNextConv+0x84>)
{
 80034e6:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80034e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034ec:	6818      	ldr	r0, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80034ee:	2404      	movs	r4, #4
 80034f0:	6004      	str	r4, [r0, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 80034f2:	f893 c004 	ldrb.w	ip, [r3, #4]
 80034f6:	2301      	movs	r3, #1
 80034f8:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 80034fc:	f1bc 0f09 	cmp.w	ip, #9
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8003500:	fa03 f30c 	lsl.w	r3, r3, ip
 8003504:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
 8003508:	bf84      	itt	hi
 800350a:	3c1e      	subhi	r4, #30
 800350c:	ea43 5304 	orrhi.w	r3, r3, r4, lsl #20
 8003510:	ea4f 0e42 	mov.w	lr, r2, lsl #1
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8003514:	bf98      	it	ls
 8003516:	ea43 5304 	orrls.w	r3, r3, r4, lsl #20

    (void)LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 800351a:	4496      	add	lr, r2
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 800351c:	bf88      	it	hi
 800351e:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
  MODIFY_REG(*preg,
 8003522:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003524:	0d1b      	lsrs	r3, r3, #20
 8003526:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800352a:	f422 62f8 	bic.w	r2, r2, #1984	@ 0x7c0
 800352e:	4313      	orrs	r3, r2
 8003530:	6303      	str	r3, [r0, #48]	@ 0x30
 8003532:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 8003534:	6883      	ldr	r3, [r0, #8]
 8003536:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 800353a:	eb01 014e 	add.w	r1, r1, lr, lsl #1
 800353e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003542:	2401      	movs	r4, #1
 8003544:	f043 0304 	orr.w	r3, r3, #4
 8003548:	6083      	str	r3, [r0, #8]
 800354a:	704c      	strb	r4, [r1, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 800354c:	bd10      	pop	{r4, pc}
 800354e:	4770      	bx	lr
 8003550:	20001a24 	.word	0x20001a24
 8003554:	20001a28 	.word	0x20001a28
 8003558:	20001a60 	.word	0x20001a60

0800355c <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 800355c:	b430      	push	{r4, r5}
  uint32_t result;
  RCM_status_t status;

  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 800355e:	4812      	ldr	r0, [pc, #72]	@ (80035a8 <RCM_ReadOngoingConv+0x4c>)
 8003560:	4a12      	ldr	r2, [pc, #72]	@ (80035ac <RCM_ReadOngoingConv+0x50>)
 8003562:	7803      	ldrb	r3, [r0, #0]
 8003564:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8003568:	f812 4011 	ldrb.w	r4, [r2, r1, lsl #1]
 800356c:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003570:	b16c      	cbz	r4, 800358e <RCM_ReadOngoingConv+0x32>
  {
    status = RCM_NoInj_array[RCM_currentHandle].status;
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8003572:	4c0f      	ldr	r4, [pc, #60]	@ (80035b0 <RCM_ReadOngoingConv+0x54>)
 8003574:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8003578:	6824      	ldr	r4, [r4, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800357a:	6825      	ldr	r5, [r4, #0]
 800357c:	076d      	lsls	r5, r5, #29
 800357e:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003582:	d406      	bmi.n	8003592 <RCM_ReadOngoingConv+0x36>
      RCM_NoInj_array[RCM_currentHandle].status = valid;
      /* Restore back DMA configuration */
    }

    /* Prepare next conversion */
    RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8003584:	449c      	add	ip, r3
 8003586:	eb02 024c 	add.w	r2, r2, ip, lsl #1
 800358a:	7953      	ldrb	r3, [r2, #5]
 800358c:	7003      	strb	r3, [r0, #0]
    }
    else
    {
      /* Nothing to do */
    }
}
 800358e:	bc30      	pop	{r4, r5}
 8003590:	4770      	bx	lr
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8003592:	784d      	ldrb	r5, [r1, #1]
 8003594:	f015 0ffd 	tst.w	r5, #253	@ 0xfd
 8003598:	d0f4      	beq.n	8003584 <RCM_ReadOngoingConv+0x28>
 800359a:	6c24      	ldr	r4, [r4, #64]	@ 0x40
 800359c:	f024 040f 	bic.w	r4, r4, #15
                    = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);
 80035a0:	804c      	strh	r4, [r1, #2]
      RCM_NoInj_array[RCM_currentHandle].status = valid;
 80035a2:	2402      	movs	r4, #2
 80035a4:	704c      	strb	r4, [r1, #1]
 80035a6:	e7ed      	b.n	8003584 <RCM_ReadOngoingConv+0x28>
 80035a8:	20001a24 	.word	0x20001a24
 80035ac:	20001a28 	.word	0x20001a28
 80035b0:	20001a60 	.word	0x20001a60

080035b4 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80035b4:	4b43      	ldr	r3, [pc, #268]	@ (80036c4 <USART2_IRQHandler+0x110>)
 80035b6:	69da      	ldr	r2, [r3, #28]
 80035b8:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
//cstat !MISRAC2012-Rule-8.4
void USART2_IRQHandler(void)
{
 80035ba:	b510      	push	{r4, lr}
 80035bc:	d509      	bpl.n	80035d2 <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80035be:	4942      	ldr	r1, [pc, #264]	@ (80036c8 <USART2_IRQHandler+0x114>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 80035c0:	4842      	ldr	r0, [pc, #264]	@ (80036cc <USART2_IRQHandler+0x118>)
 80035c2:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80035c4:	2440      	movs	r4, #64	@ 0x40
 80035c6:	f022 0201 	bic.w	r2, r2, #1
 80035ca:	61ca      	str	r2, [r1, #28]
 80035cc:	621c      	str	r4, [r3, #32]
 80035ce:	f7fd fc27 	bl	8000e20 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80035d2:	4b3c      	ldr	r3, [pc, #240]	@ (80036c4 <USART2_IRQHandler+0x110>)
 80035d4:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80035d6:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80035d8:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 80035da:	689c      	ldr	r4, [r3, #8]
 80035dc:	07e4      	lsls	r4, r4, #31
 80035de:	d526      	bpl.n	800362e <USART2_IRQHandler+0x7a>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80035e0:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80035e4:	f000 0008 	and.w	r0, r0, #8
  feFlag = LL_USART_IsActiveFlag_FE(USARTA);
  neFlag = LL_USART_IsActiveFlag_NE(USARTA);
  errorMask = LL_USART_IsEnabledIT_ERROR(USARTA);

  flags = ((oreFlag | feFlag | neFlag) & errorMask);
  if (0U == flags)
 80035e8:	4302      	orrs	r2, r0
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80035ea:	f001 0104 	and.w	r1, r1, #4
 80035ee:	430a      	orrs	r2, r1
 80035f0:	d01d      	beq.n	800362e <USART2_IRQHandler+0x7a>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF | USART_ICR_ORECF | USART_ICR_NECF);
 80035f2:	220e      	movs	r2, #14
 80035f4:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035f6:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80035fa:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 80035fe:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8003602:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003606:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 800360a:	e840 3100 	strex	r1, r3, [r0]
 800360e:	2900      	cmp	r1, #0
 8003610:	d1f3      	bne.n	80035fa <USART2_IRQHandler+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003612:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003616:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 800361a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800361e:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003622:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8003626:	e840 3100 	strex	r1, r3, [r0]
 800362a:	2900      	cmp	r1, #0
 800362c:	d1f3      	bne.n	8003616 <USART2_IRQHandler+0x62>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800362e:	4b25      	ldr	r3, [pc, #148]	@ (80036c4 <USART2_IRQHandler+0x110>)
 8003630:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003632:	681b      	ldr	r3, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8003634:	06d2      	lsls	r2, r2, #27
 8003636:	d543      	bpl.n	80036c0 <USART2_IRQHandler+0x10c>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8003638:	06db      	lsls	r3, r3, #27
 800363a:	d541      	bpl.n	80036c0 <USART2_IRQHandler+0x10c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003640:	f502 6380 	add.w	r3, r2, #1024	@ 0x400
 8003644:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003648:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800364c:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8003650:	e840 3100 	strex	r1, r3, [r0]
 8003654:	2900      	cmp	r1, #0
 8003656:	d1f3      	bne.n	8003640 <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003658:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800365c:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 8003660:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003664:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003668:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 800366c:	e840 3100 	strex	r1, r3, [r0]
 8003670:	2900      	cmp	r1, #0
 8003672:	d1f3      	bne.n	800365c <USART2_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003674:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003678:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 800367c:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003680:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003684:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 8003688:	e840 3100 	strex	r1, r3, [r0]
 800368c:	2900      	cmp	r1, #0
 800368e:	d1f3      	bne.n	8003678 <USART2_IRQHandler+0xc4>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8003690:	4b0c      	ldr	r3, [pc, #48]	@ (80036c4 <USART2_IRQHandler+0x110>)
 8003692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003694:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003698:	f502 6381 	add.w	r3, r2, #1032	@ 0x408
 800369c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80036a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a4:	f502 6081 	add.w	r0, r2, #1032	@ 0x408
 80036a8:	e840 3100 	strex	r1, r3, [r0]
 80036ac:	2900      	cmp	r1, #0
 80036ae:	d1f3      	bne.n	8003698 <USART2_IRQHandler+0xe4>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80036b0:	4b05      	ldr	r3, [pc, #20]	@ (80036c8 <USART2_IRQHandler+0x114>)
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 80036b2:	4806      	ldr	r0, [pc, #24]	@ (80036cc <USART2_IRQHandler+0x118>)
 80036b4:	2202      	movs	r2, #2
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 80036b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036ba:	605a      	str	r2, [r3, #4]
    ASPEP_HWReset(&aspepOverUartA);
 80036bc:	f7fd bdaa 	b.w	8001214 <ASPEP_HWReset>
}
 80036c0:	bd10      	pop	{r4, pc}
 80036c2:	bf00      	nop
 80036c4:	40004400 	.word	0x40004400
 80036c8:	40020000 	.word	0x40020000
 80036cc:	200003f0 	.word	0x200003f0

080036d0 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 80036d0:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */

  TSK_HardwareFaultTask();
 80036d2:	f7fe fa63 	bl	8001b9c <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 80036d6:	e7fe      	b.n	80036d6 <HardFault_Handler+0x6>

080036d8 <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 80036d8:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 80036da:	4c0d      	ldr	r4, [pc, #52]	@ (8003710 <SysTick_Handler+0x38>)
 80036dc:	7823      	ldrb	r3, [r4, #0]
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d00f      	beq.n	8003702 <SysTick_Handler+0x2a>
  else
  {
    /* Nothing to do */
  }

  SystickDividerCounter ++;
 80036e2:	3301      	adds	r3, #1
 80036e4:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 80036e6:	4a0b      	ldr	r2, [pc, #44]	@ (8003714 <SysTick_Handler+0x3c>)
 80036e8:	7023      	strb	r3, [r4, #0]
 80036ea:	6813      	ldr	r3, [r2, #0]
 80036ec:	079b      	lsls	r3, r3, #30
 80036ee:	d504      	bpl.n	80036fa <SysTick_Handler+0x22>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80036f0:	2302      	movs	r3, #2
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 80036f2:	4809      	ldr	r0, [pc, #36]	@ (8003718 <SysTick_Handler+0x40>)
 80036f4:	6053      	str	r3, [r2, #4]
 80036f6:	f7fd fd3f 	bl	8001178 <ASPEP_HWDataReceivedIT>
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */

  /* USER CODE END SysTick_IRQn 2 */
}
 80036fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 80036fe:	f7fe ba05 	b.w	8001b0c <MC_RunMotorControlTasks>
    HAL_IncTick();
 8003702:	f000 fb41 	bl	8003d88 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003706:	f001 fcaf 	bl	8005068 <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 800370a:	2301      	movs	r3, #1
 800370c:	e7eb      	b.n	80036e6 <SysTick_Handler+0xe>
 800370e:	bf00      	nop
 8003710:	20000478 	.word	0x20000478
 8003714:	40020000 	.word	0x40020000
 8003718:	200003f0 	.word	0x200003f0

0800371c <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 800371c:	4b04      	ldr	r3, [pc, #16]	@ (8003730 <EXTI15_10_IRQHandler+0x14>)
 800371e:	695a      	ldr	r2, [r3, #20]

  */
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN START_STOP_BTN */
  if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_13))
 8003720:	0492      	lsls	r2, r2, #18
 8003722:	d400      	bmi.n	8003726 <EXTI15_10_IRQHandler+0xa>
  else
  {
    /* Nothing to do */
  }

}
 8003724:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003726:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800372a:	615a      	str	r2, [r3, #20]
    (void)UI_HandleStartStopButton_cb();
 800372c:	f7fe ba44 	b.w	8001bb8 <UI_HandleStartStopButton_cb>
 8003730:	40010400 	.word	0x40010400

08003734 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003734:	4b0e      	ldr	r3, [pc, #56]	@ (8003770 <HAL_MspInit+0x3c>)
{
 8003736:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003738:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800373a:	f042 0201 	orr.w	r2, r2, #1
 800373e:	661a      	str	r2, [r3, #96]	@ 0x60
 8003740:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8003742:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003744:	f002 0201 	and.w	r2, r2, #1
 8003748:	9200      	str	r2, [sp, #0]
 800374a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800374c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800374e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003752:	659a      	str	r2, [r3, #88]	@ 0x58
 8003754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800375c:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 800375e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003760:	f001 fbf8 	bl	8004f54 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003764:	b003      	add	sp, #12
 8003766:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 800376a:	f001 be93 	b.w	8005494 <HAL_PWREx_DisableUCPDDeadBattery>
 800376e:	bf00      	nop
 8003770:	40021000 	.word	0x40021000
 8003774:	00000000 	.word	0x00000000

08003778 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003778:	b510      	push	{r4, lr}
 800377a:	4604      	mov	r4, r0
 800377c:	b0a0      	sub	sp, #128	@ 0x80
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800377e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003780:	2254      	movs	r2, #84	@ 0x54
 8003782:	a80b      	add	r0, sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003784:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8003788:	e9cd 1108 	strd	r1, r1, [sp, #32]
 800378c:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800378e:	f005 f94f 	bl	8008a30 <memset>
  if(hadc->Instance==ADC1)
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003798:	d004      	beq.n	80037a4 <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800379a:	4a41      	ldr	r2, [pc, #260]	@ (80038a0 <HAL_ADC_MspInit+0x128>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d045      	beq.n	800382c <HAL_ADC_MspInit+0xb4>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80037a0:	b020      	add	sp, #128	@ 0x80
 80037a2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80037a4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80037a8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037ac:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80037ae:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80037b0:	931c      	str	r3, [sp, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037b2:	f002 fa2b 	bl	8005c0c <HAL_RCCEx_PeriphCLKConfig>
 80037b6:	2800      	cmp	r0, #0
 80037b8:	d168      	bne.n	800388c <HAL_ADC_MspInit+0x114>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80037ba:	4a3a      	ldr	r2, [pc, #232]	@ (80038a4 <HAL_ADC_MspInit+0x12c>)
 80037bc:	6813      	ldr	r3, [r2, #0]
 80037be:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80037c0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80037c2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80037c4:	d109      	bne.n	80037da <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80037c6:	4b38      	ldr	r3, [pc, #224]	@ (80038a8 <HAL_ADC_MspInit+0x130>)
 80037c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037ca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037ce:	64da      	str	r2, [r3, #76]	@ 0x4c
 80037d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037d6:	9301      	str	r3, [sp, #4]
 80037d8:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037da:	4b33      	ldr	r3, [pc, #204]	@ (80038a8 <HAL_ADC_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037dc:	4833      	ldr	r0, [pc, #204]	@ (80038ac <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037e0:	f042 0204 	orr.w	r2, r2, #4
 80037e4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80037e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037e8:	f002 0204 	and.w	r2, r2, #4
 80037ec:	9202      	str	r2, [sp, #8]
 80037ee:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80037f2:	f042 0201 	orr.w	r2, r2, #1
 80037f6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80037f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003800:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003802:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_TEMPERATURE_Pin|M1_BEMF_U_Pin;
 8003804:	220c      	movs	r2, #12
 8003806:	2303      	movs	r3, #3
 8003808:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380c:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800380e:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003810:	f001 fcc0 	bl	8005194 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8003814:	2202      	movs	r2, #2
 8003816:	2303      	movs	r3, #3
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003818:	a906      	add	r1, sp, #24
 800381a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 800381e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003822:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003824:	f001 fcb6 	bl	8005194 <HAL_GPIO_Init>
}
 8003828:	b020      	add	sp, #128	@ 0x80
 800382a:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800382c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003830:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003834:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003836:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8003838:	931c      	str	r3, [sp, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800383a:	f002 f9e7 	bl	8005c0c <HAL_RCCEx_PeriphCLKConfig>
 800383e:	bb40      	cbnz	r0, 8003892 <HAL_ADC_MspInit+0x11a>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003840:	4a18      	ldr	r2, [pc, #96]	@ (80038a4 <HAL_ADC_MspInit+0x12c>)
 8003842:	6813      	ldr	r3, [r2, #0]
 8003844:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003846:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003848:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800384a:	d109      	bne.n	8003860 <HAL_ADC_MspInit+0xe8>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800384c:	4b16      	ldr	r3, [pc, #88]	@ (80038a8 <HAL_ADC_MspInit+0x130>)
 800384e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003850:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003854:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003858:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800385c:	9304      	str	r3, [sp, #16]
 800385e:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003860:	4b11      	ldr	r3, [pc, #68]	@ (80038a8 <HAL_ADC_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003862:	4812      	ldr	r0, [pc, #72]	@ (80038ac <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003864:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003866:	f042 0204 	orr.w	r2, r2, #4
 800386a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800386c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_BEMF_V_Pin|M1_BEMF_W_Pin;
 800386e:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 8003898 <HAL_ADC_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003872:	f003 0304 	and.w	r3, r3, #4
 8003876:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003878:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800387a:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = M1_BEMF_V_Pin|M1_BEMF_W_Pin;
 800387c:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003880:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003882:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003884:	f001 fc86 	bl	8005194 <HAL_GPIO_Init>
}
 8003888:	b020      	add	sp, #128	@ 0x80
 800388a:	bd10      	pop	{r4, pc}
      Error_Handler();
 800388c:	f7fd ff9c 	bl	80017c8 <Error_Handler>
 8003890:	e793      	b.n	80037ba <HAL_ADC_MspInit+0x42>
      Error_Handler();
 8003892:	f7fd ff99 	bl	80017c8 <Error_Handler>
 8003896:	e7d3      	b.n	8003840 <HAL_ADC_MspInit+0xc8>
 8003898:	00000030 	.word	0x00000030
 800389c:	00000003 	.word	0x00000003
 80038a0:	50000100 	.word	0x50000100
 80038a4:	20001a70 	.word	0x20001a70
 80038a8:	40021000 	.word	0x40021000
 80038ac:	48000800 	.word	0x48000800

080038b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80038b0:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 80038b2:	6802      	ldr	r2, [r0, #0]
 80038b4:	4922      	ldr	r1, [pc, #136]	@ (8003940 <HAL_TIM_Base_MspInit+0x90>)
{
 80038b6:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b8:	2300      	movs	r3, #0
  if(htim_base->Instance==TIM1)
 80038ba:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038bc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80038c0:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80038c4:	9308      	str	r3, [sp, #32]
  if(htim_base->Instance==TIM1)
 80038c6:	d010      	beq.n	80038ea <HAL_TIM_Base_MspInit+0x3a>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 80038c8:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80038cc:	d001      	beq.n	80038d2 <HAL_TIM_Base_MspInit+0x22>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80038ce:	b00a      	add	sp, #40	@ 0x28
 80038d0:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 80038d2:	4b1c      	ldr	r3, [pc, #112]	@ (8003944 <HAL_TIM_Base_MspInit+0x94>)
 80038d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80038d6:	f042 0201 	orr.w	r2, r2, #1
 80038da:	659a      	str	r2, [r3, #88]	@ 0x58
 80038dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	9303      	str	r3, [sp, #12]
 80038e4:	9b03      	ldr	r3, [sp, #12]
}
 80038e6:	b00a      	add	sp, #40	@ 0x28
 80038e8:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 80038ea:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80038ee:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 80038f2:	ed9f 7b11 	vldr	d7, [pc, #68]	@ 8003938 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM1_CLK_ENABLE();
 80038f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80038f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038fc:	661a      	str	r2, [r3, #96]	@ 0x60
 80038fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003900:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003904:	9201      	str	r2, [sp, #4]
 8003906:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003908:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003918:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 800391a:	230c      	movs	r3, #12
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 800391c:	a904      	add	r1, sp, #16
 800391e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8003922:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003926:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003928:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 800392a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 800392c:	f001 fc32 	bl	8005194 <HAL_GPIO_Init>
}
 8003930:	b00a      	add	sp, #40	@ 0x28
 8003932:	bd10      	pop	{r4, pc}
 8003934:	f3af 8000 	nop.w
 8003938:	00000800 	.word	0x00000800
 800393c:	00000012 	.word	0x00000012
 8003940:	40012c00 	.word	0x40012c00
 8003944:	40021000 	.word	0x40021000

08003948 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003948:	b5d0      	push	{r4, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 800394a:	4a27      	ldr	r2, [pc, #156]	@ (80039e8 <HAL_TIM_MspPostInit+0xa0>)
 800394c:	6801      	ldr	r1, [r0, #0]
{
 800394e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003950:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8003952:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003954:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003958:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800395c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 800395e:	d001      	beq.n	8003964 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003960:	b008      	add	sp, #32
 8003962:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003964:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003968:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800396c:	2406      	movs	r4, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800396e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003970:	f042 0201 	orr.w	r2, r2, #1
 8003974:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003976:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003978:	f002 0201 	and.w	r2, r2, #1
 800397c:	9200      	str	r2, [sp, #0]
 800397e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003980:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003982:	f042 0202 	orr.w	r2, r2, #2
 8003986:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800398a:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8003992:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8003994:	2280      	movs	r2, #128	@ 0x80
 8003996:	2601      	movs	r6, #1
 8003998:	2702      	movs	r7, #2
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 800399a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800399e:	2302      	movs	r3, #2
 80039a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039a4:	e9cd 6704 	strd	r6, r7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039a8:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80039aa:	f001 fbf3 	bl	8005194 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ae:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 80039b0:	2203      	movs	r2, #3
 80039b2:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039b4:	480d      	ldr	r0, [pc, #52]	@ (80039ec <HAL_TIM_MspPostInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80039b6:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 80039b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039bc:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039c0:	f001 fbe8 	bl	8005194 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80039c4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80039c8:	2302      	movs	r3, #2
 80039ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ce:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80039d0:	2202      	movs	r2, #2
 80039d2:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 80039d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80039dc:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039de:	f001 fbd9 	bl	8005194 <HAL_GPIO_Init>
}
 80039e2:	b008      	add	sp, #32
 80039e4:	bdd0      	pop	{r4, r6, r7, pc}
 80039e6:	bf00      	nop
 80039e8:	40012c00 	.word	0x40012c00
 80039ec:	48000400 	.word	0x48000400

080039f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039f0:	b570      	push	{r4, r5, r6, lr}
 80039f2:	4604      	mov	r4, r0
 80039f4:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f6:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039f8:	2254      	movs	r2, #84	@ 0x54
 80039fa:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039fc:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003a00:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8003a04:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a06:	f005 f813 	bl	8008a30 <memset>
  if(huart->Instance==USART2)
 8003a0a:	4b32      	ldr	r3, [pc, #200]	@ (8003ad4 <HAL_UART_MspInit+0xe4>)
 8003a0c:	6822      	ldr	r2, [r4, #0]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d001      	beq.n	8003a16 <HAL_UART_MspInit+0x26>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8003a12:	b01c      	add	sp, #112	@ 0x70
 8003a14:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003a16:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a18:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003a1a:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a1c:	f002 f8f6 	bl	8005c0c <HAL_RCCEx_PeriphCLKConfig>
 8003a20:	2800      	cmp	r0, #0
 8003a22:	d14d      	bne.n	8003ac0 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a24:	4b2c      	ldr	r3, [pc, #176]	@ (8003ad8 <HAL_UART_MspInit+0xe8>)
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8003a26:	4e2d      	ldr	r6, [pc, #180]	@ (8003adc <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003a2a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8003a2e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a30:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003a32:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8003a36:	9200      	str	r2, [sp, #0]
 8003a38:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003a3c:	f042 0201 	orr.w	r2, r2, #1
 8003a40:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003a4a:	220c      	movs	r2, #12
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003a52:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a54:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8003a56:	2300      	movs	r3, #0
 8003a58:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a5c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a5e:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a64:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a66:	f001 fb95 	bl	8005194 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003a6a:	491d      	ldr	r1, [pc, #116]	@ (8003ae0 <HAL_UART_MspInit+0xf0>)
 8003a6c:	221a      	movs	r2, #26
 8003a6e:	2300      	movs	r3, #0
 8003a70:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003a74:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003a76:	2280      	movs	r2, #128	@ 0x80
 8003a78:	e9c6 3302 	strd	r3, r3, [r6, #8]
 8003a7c:	e9c6 2304 	strd	r2, r3, [r6, #16]
 8003a80:	e9c6 3306 	strd	r3, r3, [r6, #24]
 8003a84:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003a86:	f001 faf3 	bl	8005070 <HAL_DMA_Init>
 8003a8a:	b9f8      	cbnz	r0, 8003acc <HAL_UART_MspInit+0xdc>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8003a8c:	4d15      	ldr	r5, [pc, #84]	@ (8003ae4 <HAL_UART_MspInit+0xf4>)
 8003a8e:	4916      	ldr	r1, [pc, #88]	@ (8003ae8 <HAL_UART_MspInit+0xf8>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003a90:	f8c4 6080 	str.w	r6, [r4, #128]	@ 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003a94:	221b      	movs	r2, #27
 8003a96:	2300      	movs	r3, #0
 8003a98:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003a9c:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003a9e:	2110      	movs	r1, #16
 8003aa0:	2280      	movs	r2, #128	@ 0x80
 8003aa2:	e9c5 1302 	strd	r1, r3, [r5, #8]
 8003aa6:	e9c5 3305 	strd	r3, r3, [r5, #20]
 8003aaa:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003aae:	62b4      	str	r4, [r6, #40]	@ 0x28
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8003ab0:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003ab2:	f001 fadd 	bl	8005070 <HAL_DMA_Init>
 8003ab6:	b930      	cbnz	r0, 8003ac6 <HAL_UART_MspInit+0xd6>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003ab8:	67e5      	str	r5, [r4, #124]	@ 0x7c
 8003aba:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8003abc:	b01c      	add	sp, #112	@ 0x70
 8003abe:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003ac0:	f7fd fe82 	bl	80017c8 <Error_Handler>
 8003ac4:	e7ae      	b.n	8003a24 <HAL_UART_MspInit+0x34>
      Error_Handler();
 8003ac6:	f7fd fe7f 	bl	80017c8 <Error_Handler>
 8003aca:	e7f5      	b.n	8003ab8 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8003acc:	f7fd fe7c 	bl	80017c8 <Error_Handler>
 8003ad0:	e7dc      	b.n	8003a8c <HAL_UART_MspInit+0x9c>
 8003ad2:	bf00      	nop
 8003ad4:	40004400 	.word	0x40004400
 8003ad8:	40021000 	.word	0x40021000
 8003adc:	20000504 	.word	0x20000504
 8003ae0:	40020008 	.word	0x40020008
 8003ae4:	200004a4 	.word	0x200004a4
 8003ae8:	4002001c 	.word	0x4002001c

08003aec <ADC1_2_IRQHandler>:
/**
  * @brief  This function handles BEMF sensing interrupt request from ADC1 and ADC2.
  * @param[in] None
  */
void BEMF_ADC1_2_READING_IRQHandler(void)
{
 8003aec:	b508      	push	{r3, lr}
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);
 8003aee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	0612      	lsls	r2, r2, #24
 8003af6:	d502      	bpl.n	8003afe <ADC1_2_IRQHandler+0x12>
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL);
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	0610      	lsls	r0, r2, #24
 8003afc:	d410      	bmi.n	8003b20 <ADC1_2_IRQHandler+0x34>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);
 8003afe:	4b0c      	ldr	r3, [pc, #48]	@ (8003b30 <ADC1_2_IRQHandler+0x44>)
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	0611      	lsls	r1, r2, #24
 8003b04:	d50b      	bpl.n	8003b1e <ADC1_2_IRQHandler+0x32>
  return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL);
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	0612      	lsls	r2, r2, #24
 8003b0a:	d508      	bpl.n	8003b1e <ADC1_2_IRQHandler+0x32>

  if(LL_ADC_IsActiveFlag_AWD1(ADC2) && LL_ADC_IsEnabledIT_AWD1(ADC2))
  {
    /* Clear Flags */
    LL_ADC_ClearFlag_AWD1(ADC2);
    BADC_IsZcDetected(&Bemf_ADC_M1, PWM_Handle_M1.Step);
 8003b0c:	4909      	ldr	r1, [pc, #36]	@ (8003b34 <ADC1_2_IRQHandler+0x48>)
 8003b0e:	480a      	ldr	r0, [pc, #40]	@ (8003b38 <ADC1_2_IRQHandler+0x4c>)
 8003b10:	7ac9      	ldrb	r1, [r1, #11]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8003b12:	2280      	movs	r2, #128	@ 0x80
 8003b14:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 1 */

  /* USER CODE END CURRENT_REGULATION_IRQn 1 */

}
 8003b16:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    BADC_IsZcDetected(&Bemf_ADC_M1, PWM_Handle_M1.Step);
 8003b1a:	f003 bd6f 	b.w	80075fc <BADC_IsZcDetected>
}
 8003b1e:	bd08      	pop	{r3, pc}
    BADC_IsZcDetected(&Bemf_ADC_M1, PWM_Handle_M1.Step);
 8003b20:	4904      	ldr	r1, [pc, #16]	@ (8003b34 <ADC1_2_IRQHandler+0x48>)
 8003b22:	4805      	ldr	r0, [pc, #20]	@ (8003b38 <ADC1_2_IRQHandler+0x4c>)
 8003b24:	7ac9      	ldrb	r1, [r1, #11]
 8003b26:	2280      	movs	r2, #128	@ 0x80
 8003b28:	601a      	str	r2, [r3, #0]
 8003b2a:	f003 fd67 	bl	80075fc <BADC_IsZcDetected>
 8003b2e:	e7e6      	b.n	8003afe <ADC1_2_IRQHandler+0x12>
 8003b30:	50000100 	.word	0x50000100
 8003b34:	20000028 	.word	0x20000028
 8003b38:	2000005c 	.word	0x2000005c

08003b3c <TIM2_IRQHandler>:
/**
  * @brief     LFtimer interrupt handler.
  * @param[in] None
  */
void PERIOD_COMM_IRQHandler(void)
{
 8003b3c:	b538      	push	{r3, r4, r5, lr}
  /* TIM Update event */

  if(LL_TIM_IsActiveFlag_CC1(Bemf_ADC_M1.pParams_str->LfTim) && LL_TIM_IsEnabledIT_CC1(Bemf_ADC_M1.pParams_str->LfTim))
 8003b3e:	4c16      	ldr	r4, [pc, #88]	@ (8003b98 <TIM2_IRQHandler+0x5c>)
 8003b40:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003b42:	681b      	ldr	r3, [r3, #0]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8003b44:	691a      	ldr	r2, [r3, #16]
 8003b46:	0791      	lsls	r1, r2, #30
 8003b48:	d519      	bpl.n	8003b7e <TIM2_IRQHandler+0x42>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	0792      	lsls	r2, r2, #30
 8003b4e:	d516      	bpl.n	8003b7e <TIM2_IRQHandler+0x42>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8003b50:	f06f 0202 	mvn.w	r2, #2
 8003b54:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_CC1(Bemf_ADC_M1.pParams_str->LfTim);
    if ((Bemf_ADC_M1.SpeedTimerState == COMMUTATION) && (true == Bemf_ADC_M1.IsLoopClosed))
 8003b56:	f894 30fc 	ldrb.w	r3, [r4, #252]	@ 0xfc
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d010      	beq.n	8003b80 <TIM2_IRQHandler+0x44>
    {
      BADC_StepChangeEvent(&Bemf_ADC_M1, 0);
      SixStep_StepCommution();
    }
    else if (Bemf_ADC_M1.SpeedTimerState == DEMAGNETIZATION)
 8003b5e:	b973      	cbnz	r3, 8003b7e <TIM2_IRQHandler+0x42>
    {
      PWMC_SetADCTriggerChannel( &PWM_Handle_M1, *Bemf_ADC_M1.pSensing_Point);
 8003b60:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003b62:	4d0e      	ldr	r5, [pc, #56]	@ (8003b9c <TIM2_IRQHandler+0x60>)
 8003b64:	8819      	ldrh	r1, [r3, #0]
 8003b66:	4628      	mov	r0, r5
 8003b68:	f004 fb10 	bl	800818c <PWMC_SetADCTriggerChannel>
      BADC_Start(&Bemf_ADC_M1, PWM_Handle_M1.Step, PWM_Handle_M1.LSModArray);
 8003b6c:	7ae9      	ldrb	r1, [r5, #11]
 8003b6e:	f105 020c 	add.w	r2, r5, #12
 8003b72:	4620      	mov	r0, r4
 8003b74:	f003 fc2e 	bl	80073d4 <BADC_Start>
      Bemf_ADC_M1.SpeedTimerState = COMMUTATION;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	f884 30fc 	strb.w	r3, [r4, #252]	@ 0xfc
  }
  else
  {
    /* Nothing to do */
  }
}
 8003b7e:	bd38      	pop	{r3, r4, r5, pc}
    if ((Bemf_ADC_M1.SpeedTimerState == COMMUTATION) && (true == Bemf_ADC_M1.IsLoopClosed))
 8003b80:	f894 3067 	ldrb.w	r3, [r4, #103]	@ 0x67
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0fa      	beq.n	8003b7e <TIM2_IRQHandler+0x42>
      BADC_StepChangeEvent(&Bemf_ADC_M1, 0);
 8003b88:	4620      	mov	r0, r4
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	f003 feaa 	bl	80078e4 <BADC_StepChangeEvent>
}
 8003b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      SixStep_StepCommution();
 8003b94:	f7fe bafa 	b.w	800218c <SixStep_StepCommution>
 8003b98:	2000005c 	.word	0x2000005c
 8003b9c:	20000028 	.word	0x20000028

08003ba0 <TIM1_UP_TIM16_IRQHandler>:
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003ba0:	4b02      	ldr	r3, [pc, #8]	@ (8003bac <TIM1_UP_TIM16_IRQHandler+0xc>)
 8003ba2:	f06f 0201 	mvn.w	r2, #1
 8003ba6:	611a      	str	r2, [r3, #16]
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(TIM1);
  (void)TSK_HighFrequencyTask();
 8003ba8:	f7fd bf36 	b.w	8001a18 <TSK_HighFrequencyTask>
 8003bac:	40012c00 	.word	0x40012c00

08003bb0 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8003bb0:	b508      	push	{r3, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8003bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8003be4 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003bb4:	691a      	ldr	r2, [r3, #16]
 8003bb6:	0611      	lsls	r1, r2, #24
 8003bb8:	d505      	bpl.n	8003bc6 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8003bba:	f06f 0280 	mvn.w	r2, #128	@ 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_BRK_IRQHandler(&PWM_Handle_M1);
 8003bbe:	480a      	ldr	r0, [pc, #40]	@ (8003be8 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003bc0:	611a      	str	r2, [r3, #16]
 8003bc2:	f004 fb13 	bl	80081ec <PWMC_BRK_IRQHandler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8003bc6:	4b07      	ldr	r3, [pc, #28]	@ (8003be4 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8003bc8:	691a      	ldr	r2, [r3, #16]
 8003bca:	05d2      	lsls	r2, r2, #23
 8003bcc:	d505      	bpl.n	8003bda <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8003bce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    PWMC_BRK_IRQHandler(&PWM_Handle_M1);
 8003bd2:	4805      	ldr	r0, [pc, #20]	@ (8003be8 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8003bd4:	611a      	str	r2, [r3, #16]
 8003bd6:	f004 fb09 	bl	80081ec <PWMC_BRK_IRQHandler>
  MC_RunMotorControlTasks();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8003bda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_RunMotorControlTasks();
 8003bde:	f7fd bf95 	b.w	8001b0c <MC_RunMotorControlTasks>
 8003be2:	bf00      	nop
 8003be4:	40012c00 	.word	0x40012c00
 8003be8:	20000028 	.word	0x20000028

08003bec <UASPEP_INIT>:
  * @brief  Initialization of the Hardware used for data transmission and reception.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_INIT(void *pHWHandle)
{
 8003bec:	b430      	push	{r4, r5}
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8003bee:	6802      	ldr	r2, [r0, #0]
 8003bf0:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf4:	e851 3f00 	ldrex	r3, [r1]
 8003bf8:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bfc:	e841 3400 	strex	r4, r3, [r1]
 8003c00:	2c00      	cmp	r4, #0
 8003c02:	d1f7      	bne.n	8003bf4 <UASPEP_INIT+0x8>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003c04:	68c1      	ldr	r1, [r0, #12]
 8003c06:	4d19      	ldr	r5, [pc, #100]	@ (8003c6c <UASPEP_INIT+0x80>)
 8003c08:	6843      	ldr	r3, [r0, #4]
 8003c0a:	5c6c      	ldrb	r4, [r5, r1]
 8003c0c:	4423      	add	r3, r4
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8003c0e:	f102 0124 	add.w	r1, r2, #36	@ 0x24
 8003c12:	6099      	str	r1, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003c14:	2340      	movs	r3, #64	@ 0x40
 8003c16:	6213      	str	r3, [r2, #32]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003c18:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1c:	e851 3f00 	ldrex	r3, [r1]
 8003c20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c24:	e841 3400 	strex	r4, r3, [r1]
 8003c28:	2c00      	cmp	r4, #0
 8003c2a:	d1f7      	bne.n	8003c1c <UASPEP_INIT+0x30>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003c2c:	2340      	movs	r3, #64	@ 0x40
 8003c2e:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c30:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8003c34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c38:	e842 3100 	strex	r1, r3, [r2]
 8003c3c:	2900      	cmp	r1, #0
 8003c3e:	d1f7      	bne.n	8003c30 <UASPEP_INIT+0x44>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8003c40:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c44:	e851 3f00 	ldrex	r3, [r1]
 8003c48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4c:	e841 3400 	strex	r4, r3, [r1]
 8003c50:	2c00      	cmp	r4, #0
 8003c52:	d1f7      	bne.n	8003c44 <UASPEP_INIT+0x58>
 8003c54:	6901      	ldr	r1, [r0, #16]
 8003c56:	6883      	ldr	r3, [r0, #8]
 8003c58:	5c69      	ldrb	r1, [r5, r1]
 8003c5a:	440b      	add	r3, r1
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8003c5c:	f102 0028 	add.w	r0, r2, #40	@ 0x28
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003c60:	2140      	movs	r1, #64	@ 0x40
 8003c62:	6098      	str	r0, [r3, #8]
}
 8003c64:	bc30      	pop	{r4, r5}
 8003c66:	6211      	str	r1, [r2, #32]
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	08008cdc 	.word	0x08008cdc

08003c70 <UASPEP_CFG_TRANSMISSION>:
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003c70:	6903      	ldr	r3, [r0, #16]
 8003c72:	6880      	ldr	r0, [r0, #8]
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 8003c74:	b410      	push	{r4}
 8003c76:	4c0b      	ldr	r4, [pc, #44]	@ (8003ca4 <UASPEP_CFG_TRANSMISSION+0x34>)
 8003c78:	5ce3      	ldrb	r3, [r4, r3]
 8003c7a:	58c4      	ldr	r4, [r0, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8003c7c:	07e4      	lsls	r4, r4, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003c7e:	eb00 0c03 	add.w	ip, r0, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8003c82:	d40c      	bmi.n	8003c9e <UASPEP_CFG_TRANSMISSION+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8003c84:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003c88:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8003c8c:	0c09      	lsrs	r1, r1, #16
 8003c8e:	0409      	lsls	r1, r1, #16
 8003c90:	430a      	orrs	r2, r1
 8003c92:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003c96:	58c2      	ldr	r2, [r0, r3]
 8003c98:	f042 0201 	orr.w	r2, r2, #1
 8003c9c:	50c2      	str	r2, [r0, r3]
  }
  else
  {
    /* Nothing to do */
  }
}
 8003c9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ca2:	4770      	bx	lr
 8003ca4:	08008cdc 	.word	0x08008cdc

08003ca8 <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 8003ca8:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003caa:	68c3      	ldr	r3, [r0, #12]
 8003cac:	4d0b      	ldr	r5, [pc, #44]	@ (8003cdc <UASPEP_CFG_RECEPTION+0x34>)
 8003cae:	6844      	ldr	r4, [r0, #4]
 8003cb0:	5ce8      	ldrb	r0, [r5, r3]
 8003cb2:	5823      	ldr	r3, [r4, r0]
 8003cb4:	eb04 0c00 	add.w	ip, r4, r0
 8003cb8:	f023 0301 	bic.w	r3, r3, #1
 8003cbc:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8003cbe:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003cc2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003cc6:	0c1b      	lsrs	r3, r3, #16
 8003cc8:	041b      	lsls	r3, r3, #16
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	f8cc 3004 	str.w	r3, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003cd0:	5823      	ldr	r3, [r4, r0]
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	5023      	str	r3, [r4, r0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8003cd8:	bc30      	pop	{r4, r5}
 8003cda:	4770      	bx	lr
 8003cdc:	08008cdc 	.word	0x08008cdc

08003ce0 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8003ce0:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8003ce2:	2310      	movs	r3, #16
 8003ce4:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce6:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8003cea:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cee:	e842 3100 	strex	r1, r3, [r2]
 8003cf2:	2900      	cmp	r1, #0
 8003cf4:	d1f7      	bne.n	8003ce6 <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8003cf6:	4770      	bx	lr

08003cf8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003cf8:	4a03      	ldr	r2, [pc, #12]	@ (8003d08 <SystemInit+0x10>)
 8003cfa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8003cfe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003d02:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003d06:	4770      	bx	lr
 8003d08:	e000ed00 	.word	0xe000ed00

08003d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d0c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8003d4c <HAL_InitTick+0x40>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	b90b      	cbnz	r3, 8003d18 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d14:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8003d16:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003d18:	490d      	ldr	r1, [pc, #52]	@ (8003d50 <HAL_InitTick+0x44>)
 8003d1a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003d1e:	4605      	mov	r5, r0
 8003d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d24:	6808      	ldr	r0, [r1, #0]
 8003d26:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d2a:	f001 f981 	bl	8005030 <HAL_SYSTICK_Config>
 8003d2e:	4604      	mov	r4, r0
 8003d30:	2800      	cmp	r0, #0
 8003d32:	d1ef      	bne.n	8003d14 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d34:	2d0f      	cmp	r5, #15
 8003d36:	d8ed      	bhi.n	8003d14 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d38:	4602      	mov	r2, r0
 8003d3a:	4629      	mov	r1, r5
 8003d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d40:	f001 f91a 	bl	8004f78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d44:	4b03      	ldr	r3, [pc, #12]	@ (8003d54 <HAL_InitTick+0x48>)
 8003d46:	4620      	mov	r0, r4
 8003d48:	601d      	str	r5, [r3, #0]
}
 8003d4a:	bd38      	pop	{r3, r4, r5, pc}
 8003d4c:	20000480 	.word	0x20000480
 8003d50:	2000047c 	.word	0x2000047c
 8003d54:	20000484 	.word	0x20000484

08003d58 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d58:	4a0a      	ldr	r2, [pc, #40]	@ (8003d84 <HAL_Init+0x2c>)
 8003d5a:	6813      	ldr	r3, [r2, #0]
 8003d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
{
 8003d60:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d62:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d64:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d66:	f001 f8f5 	bl	8004f54 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d6a:	2004      	movs	r0, #4
 8003d6c:	f7ff ffce 	bl	8003d0c <HAL_InitTick>
 8003d70:	b110      	cbz	r0, 8003d78 <HAL_Init+0x20>
    status = HAL_ERROR;
 8003d72:	2401      	movs	r4, #1
}
 8003d74:	4620      	mov	r0, r4
 8003d76:	bd10      	pop	{r4, pc}
 8003d78:	4604      	mov	r4, r0
    HAL_MspInit();
 8003d7a:	f7ff fcdb 	bl	8003734 <HAL_MspInit>
}
 8003d7e:	4620      	mov	r0, r4
 8003d80:	bd10      	pop	{r4, pc}
 8003d82:	bf00      	nop
 8003d84:	40022000 	.word	0x40022000

08003d88 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003d88:	4a03      	ldr	r2, [pc, #12]	@ (8003d98 <HAL_IncTick+0x10>)
 8003d8a:	4904      	ldr	r1, [pc, #16]	@ (8003d9c <HAL_IncTick+0x14>)
 8003d8c:	6813      	ldr	r3, [r2, #0]
 8003d8e:	6809      	ldr	r1, [r1, #0]
 8003d90:	440b      	add	r3, r1
 8003d92:	6013      	str	r3, [r2, #0]
}
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	20001a74 	.word	0x20001a74
 8003d9c:	20000480 	.word	0x20000480

08003da0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003da0:	4b01      	ldr	r3, [pc, #4]	@ (8003da8 <HAL_GetTick+0x8>)
 8003da2:	6818      	ldr	r0, [r3, #0]
}
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	20001a74 	.word	0x20001a74

08003dac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003dac:	b530      	push	{r4, r5, lr}
 8003dae:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003db0:	2300      	movs	r3, #0
 8003db2:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003db4:	2800      	cmp	r0, #0
 8003db6:	d05c      	beq.n	8003e72 <HAL_ADC_Init+0xc6>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003db8:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8003dba:	4604      	mov	r4, r0
 8003dbc:	2d00      	cmp	r5, #0
 8003dbe:	f000 80cc 	beq.w	8003f5a <HAL_ADC_Init+0x1ae>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003dc2:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003dc4:	6893      	ldr	r3, [r2, #8]
 8003dc6:	009d      	lsls	r5, r3, #2
 8003dc8:	d505      	bpl.n	8003dd6 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003dca:	6893      	ldr	r3, [r2, #8]
 8003dcc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003dd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003dd4:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003dd6:	6893      	ldr	r3, [r2, #8]
 8003dd8:	00d8      	lsls	r0, r3, #3
 8003dda:	d419      	bmi.n	8003e10 <HAL_ADC_Init+0x64>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ddc:	4b78      	ldr	r3, [pc, #480]	@ (8003fc0 <HAL_ADC_Init+0x214>)
 8003dde:	4879      	ldr	r0, [pc, #484]	@ (8003fc4 <HAL_ADC_Init+0x218>)
 8003de0:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003de2:	6891      	ldr	r1, [r2, #8]
 8003de4:	099b      	lsrs	r3, r3, #6
 8003de6:	fba0 0303 	umull	r0, r3, r0, r3
 8003dea:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 8003dee:	099b      	lsrs	r3, r3, #6
 8003df0:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8003df4:	3301      	adds	r3, #1
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8003dfc:	6091      	str	r1, [r2, #8]
 8003dfe:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003e00:	9b01      	ldr	r3, [sp, #4]
 8003e02:	b12b      	cbz	r3, 8003e10 <HAL_ADC_Init+0x64>
    {
      wait_loop_index--;
 8003e04:	9b01      	ldr	r3, [sp, #4]
 8003e06:	3b01      	subs	r3, #1
 8003e08:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003e0a:	9b01      	ldr	r3, [sp, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1f9      	bne.n	8003e04 <HAL_ADC_Init+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003e10:	6893      	ldr	r3, [r2, #8]
 8003e12:	00d9      	lsls	r1, r3, #3
 8003e14:	d430      	bmi.n	8003e78 <HAL_ADC_Init+0xcc>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e16:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e18:	f043 0310 	orr.w	r3, r3, #16
 8003e1c:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e1e:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003e20:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e22:	4303      	orrs	r3, r0
 8003e24:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e26:	6893      	ldr	r3, [r2, #8]
 8003e28:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e2c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e2e:	d11c      	bne.n	8003e6a <HAL_ADC_Init+0xbe>
 8003e30:	06db      	lsls	r3, r3, #27
 8003e32:	d41a      	bmi.n	8003e6a <HAL_ADC_Init+0xbe>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e34:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e36:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003e3a:	f043 0302 	orr.w	r3, r3, #2
 8003e3e:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e40:	6893      	ldr	r3, [r2, #8]
 8003e42:	07dd      	lsls	r5, r3, #31
 8003e44:	d432      	bmi.n	8003eac <HAL_ADC_Init+0x100>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e46:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003e4a:	d017      	beq.n	8003e7c <HAL_ADC_Init+0xd0>
 8003e4c:	4b5e      	ldr	r3, [pc, #376]	@ (8003fc8 <HAL_ADC_Init+0x21c>)
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d014      	beq.n	8003e7c <HAL_ADC_Init+0xd0>
 8003e52:	495e      	ldr	r1, [pc, #376]	@ (8003fcc <HAL_ADC_Init+0x220>)
 8003e54:	4b5e      	ldr	r3, [pc, #376]	@ (8003fd0 <HAL_ADC_Init+0x224>)
 8003e56:	6889      	ldr	r1, [r1, #8]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	430b      	orrs	r3, r1
 8003e5c:	495d      	ldr	r1, [pc, #372]	@ (8003fd4 <HAL_ADC_Init+0x228>)
 8003e5e:	6889      	ldr	r1, [r1, #8]
 8003e60:	430b      	orrs	r3, r1
 8003e62:	07d9      	lsls	r1, r3, #31
 8003e64:	d422      	bmi.n	8003eac <HAL_ADC_Init+0x100>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003e66:	495c      	ldr	r1, [pc, #368]	@ (8003fd8 <HAL_ADC_Init+0x22c>)
 8003e68:	e01a      	b.n	8003ea0 <HAL_ADC_Init+0xf4>
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e6a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003e6c:	f043 0310 	orr.w	r3, r3, #16
 8003e70:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8003e72:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8003e74:	b003      	add	sp, #12
 8003e76:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e78:	2000      	movs	r0, #0
 8003e7a:	e7d4      	b.n	8003e26 <HAL_ADC_Init+0x7a>
 8003e7c:	f04f 41a0 	mov.w	r1, #1342177280	@ 0x50000000
 8003e80:	4b51      	ldr	r3, [pc, #324]	@ (8003fc8 <HAL_ADC_Init+0x21c>)
 8003e82:	688d      	ldr	r5, [r1, #8]
 8003e84:	6899      	ldr	r1, [r3, #8]
 8003e86:	07c9      	lsls	r1, r1, #31
 8003e88:	d410      	bmi.n	8003eac <HAL_ADC_Init+0x100>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e8a:	07ed      	lsls	r5, r5, #31
 8003e8c:	d40e      	bmi.n	8003eac <HAL_ADC_Init+0x100>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003e8e:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003e92:	f000 8092 	beq.w	8003fba <HAL_ADC_Init+0x20e>
 8003e96:	4950      	ldr	r1, [pc, #320]	@ (8003fd8 <HAL_ADC_Init+0x22c>)
 8003e98:	4d50      	ldr	r5, [pc, #320]	@ (8003fdc <HAL_ADC_Init+0x230>)
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	bf08      	it	eq
 8003e9e:	4629      	moveq	r1, r5
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003ea0:	688b      	ldr	r3, [r1, #8]
 8003ea2:	6865      	ldr	r5, [r4, #4]
 8003ea4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8003ea8:	432b      	orrs	r3, r5
 8003eaa:	608b      	str	r3, [r1, #8]
                 hadc->Init.DataAlign                                                   |
 8003eac:	68e5      	ldr	r5, [r4, #12]
 8003eae:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003eb0:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8003eb4:	432b      	orrs	r3, r5
 8003eb6:	68a5      	ldr	r5, [r4, #8]
 8003eb8:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003eba:	7f65      	ldrb	r5, [r4, #29]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ebc:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8003ebe:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ec2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ec6:	d04e      	beq.n	8003f66 <HAL_ADC_Init+0x1ba>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ec8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003eca:	b121      	cbz	r1, 8003ed6 <HAL_ADC_Init+0x12a>
                   | hadc->Init.ExternalTrigConvEdge
 8003ecc:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ece:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003ed2:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ed4:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003ed6:	68d5      	ldr	r5, [r2, #12]
 8003ed8:	4941      	ldr	r1, [pc, #260]	@ (8003fe0 <HAL_ADC_Init+0x234>)
 8003eda:	4029      	ands	r1, r5
 8003edc:	4319      	orrs	r1, r3
 8003ede:	60d1      	str	r1, [r2, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003ee0:	6913      	ldr	r3, [r2, #16]
 8003ee2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ee4:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8003ee8:	430b      	orrs	r3, r1
 8003eea:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003eec:	6893      	ldr	r3, [r2, #8]
 8003eee:	071b      	lsls	r3, r3, #28
 8003ef0:	d424      	bmi.n	8003f3c <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003ef2:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ef4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ef8:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003efa:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003efe:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003f00:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003f04:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003f08:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 8003f0a:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003f0c:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f0e:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8003f10:	2900      	cmp	r1, #0
 8003f12:	d035      	beq.n	8003f80 <HAL_ADC_Init+0x1d4>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f18:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003f1a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003f1e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f22:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f26:	430b      	orrs	r3, r1
 8003f28:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003f2c:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d031      	beq.n	8003f98 <HAL_ADC_Init+0x1ec>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003f34:	6913      	ldr	r3, [r2, #16]
 8003f36:	f023 0301 	bic.w	r3, r3, #1
 8003f3a:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003f3c:	6963      	ldr	r3, [r4, #20]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d016      	beq.n	8003f70 <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003f42:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003f44:	f023 030f 	bic.w	r3, r3, #15
 8003f48:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003f4a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003f4c:	f023 0303 	bic.w	r3, r3, #3
 8003f50:	f043 0301 	orr.w	r3, r3, #1
 8003f54:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 8003f56:	b003      	add	sp, #12
 8003f58:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8003f5a:	f7ff fc0d 	bl	8003778 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003f5e:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003f60:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8003f64:	e72d      	b.n	8003dc2 <HAL_ADC_Init+0x16>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f66:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003f68:	3901      	subs	r1, #1
 8003f6a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003f6e:	e7ab      	b.n	8003ec8 <HAL_ADC_Init+0x11c>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003f70:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003f72:	6a23      	ldr	r3, [r4, #32]
 8003f74:	f021 010f 	bic.w	r1, r1, #15
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	430b      	orrs	r3, r1
 8003f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f7e:	e7e4      	b.n	8003f4a <HAL_ADC_Init+0x19e>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003f80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f84:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003f86:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003f8a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f8e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f92:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003f96:	e7c9      	b.n	8003f2c <HAL_ADC_Init+0x180>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003f98:	6911      	ldr	r1, [r2, #16]
 8003f9a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003f9c:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8003f9e:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8003fa2:	f021 0104 	bic.w	r1, r1, #4
 8003fa6:	432b      	orrs	r3, r5
 8003fa8:	430b      	orrs	r3, r1
 8003faa:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003fac:	430b      	orrs	r3, r1
 8003fae:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	f043 0301 	orr.w	r3, r3, #1
 8003fb6:	6113      	str	r3, [r2, #16]
 8003fb8:	e7c0      	b.n	8003f3c <HAL_ADC_Init+0x190>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003fba:	4908      	ldr	r1, [pc, #32]	@ (8003fdc <HAL_ADC_Init+0x230>)
 8003fbc:	e770      	b.n	8003ea0 <HAL_ADC_Init+0xf4>
 8003fbe:	bf00      	nop
 8003fc0:	2000047c 	.word	0x2000047c
 8003fc4:	053e2d63 	.word	0x053e2d63
 8003fc8:	50000100 	.word	0x50000100
 8003fcc:	50000400 	.word	0x50000400
 8003fd0:	50000500 	.word	0x50000500
 8003fd4:	50000600 	.word	0x50000600
 8003fd8:	50000700 	.word	0x50000700
 8003fdc:	50000300 	.word	0x50000300
 8003fe0:	fff04007 	.word	0xfff04007

08003fe4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fe8:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8003fec:	b082      	sub	sp, #8
 8003fee:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003ff0:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8003ff2:	f04f 0000 	mov.w	r0, #0
 8003ff6:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003ff8:	f000 811e 	beq.w	8004238 <HAL_ADC_ConfigChannel+0x254>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ffc:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003ffe:	2001      	movs	r0, #1
 8004000:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004004:	6894      	ldr	r4, [r2, #8]
 8004006:	0764      	lsls	r4, r4, #29
 8004008:	d467      	bmi.n	80040da <HAL_ADC_ConfigChannel+0xf6>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800400a:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800400c:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8004010:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004014:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8004018:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800401a:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 800401e:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8004022:	f854 500e 	ldr.w	r5, [r4, lr]
 8004026:	261f      	movs	r6, #31
 8004028:	fa00 f00c 	lsl.w	r0, r0, ip
 800402c:	fa06 fc0c 	lsl.w	ip, r6, ip
 8004030:	ea25 0c0c 	bic.w	ip, r5, ip
 8004034:	ea40 000c 	orr.w	r0, r0, ip
 8004038:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800403c:	6890      	ldr	r0, [r2, #8]
 800403e:	0747      	lsls	r7, r0, #29
 8004040:	d555      	bpl.n	80040ee <HAL_ADC_ConfigChannel+0x10a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004042:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004044:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004046:	6894      	ldr	r4, [r2, #8]
 8004048:	07e5      	lsls	r5, r4, #31
 800404a:	d412      	bmi.n	8004072 <HAL_ADC_ConfigChannel+0x8e>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800404c:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 800404e:	4cba      	ldr	r4, [pc, #744]	@ (8004338 <HAL_ADC_ConfigChannel+0x354>)
 8004050:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8004054:	f006 0718 	and.w	r7, r6, #24
 8004058:	40fc      	lsrs	r4, r7
 800405a:	f3c0 0712 	ubfx	r7, r0, #0, #19
 800405e:	4004      	ands	r4, r0
 8004060:	ea25 0507 	bic.w	r5, r5, r7
 8004064:	432c      	orrs	r4, r5
 8004066:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800406a:	4cb4      	ldr	r4, [pc, #720]	@ (800433c <HAL_ADC_ConfigChannel+0x358>)
 800406c:	42a6      	cmp	r6, r4
 800406e:	f000 8090 	beq.w	8004192 <HAL_ADC_ConfigChannel+0x1ae>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004072:	49b3      	ldr	r1, [pc, #716]	@ (8004340 <HAL_ADC_ConfigChannel+0x35c>)
 8004074:	4208      	tst	r0, r1
 8004076:	d02e      	beq.n	80040d6 <HAL_ADC_ConfigChannel+0xf2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004078:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800407c:	f000 80da 	beq.w	8004234 <HAL_ADC_ConfigChannel+0x250>
 8004080:	4db0      	ldr	r5, [pc, #704]	@ (8004344 <HAL_ADC_ConfigChannel+0x360>)
 8004082:	49b1      	ldr	r1, [pc, #708]	@ (8004348 <HAL_ADC_ConfigChannel+0x364>)
 8004084:	4cb1      	ldr	r4, [pc, #708]	@ (800434c <HAL_ADC_ConfigChannel+0x368>)
 8004086:	42aa      	cmp	r2, r5
 8004088:	bf08      	it	eq
 800408a:	4621      	moveq	r1, r4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800408c:	4cb0      	ldr	r4, [pc, #704]	@ (8004350 <HAL_ADC_ConfigChannel+0x36c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800408e:	6889      	ldr	r1, [r1, #8]
 8004090:	42a0      	cmp	r0, r4
 8004092:	f001 75e0 	and.w	r5, r1, #29360128	@ 0x1c00000
 8004096:	f000 80d3 	beq.w	8004240 <HAL_ADC_ConfigChannel+0x25c>
 800409a:	4cae      	ldr	r4, [pc, #696]	@ (8004354 <HAL_ADC_ConfigChannel+0x370>)
 800409c:	42a0      	cmp	r0, r4
 800409e:	f000 80cf 	beq.w	8004240 <HAL_ADC_ConfigChannel+0x25c>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80040a2:	4cad      	ldr	r4, [pc, #692]	@ (8004358 <HAL_ADC_ConfigChannel+0x374>)
 80040a4:	42a0      	cmp	r0, r4
 80040a6:	f000 80f4 	beq.w	8004292 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80040aa:	4cac      	ldr	r4, [pc, #688]	@ (800435c <HAL_ADC_ConfigChannel+0x378>)
 80040ac:	42a0      	cmp	r0, r4
 80040ae:	d112      	bne.n	80040d6 <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80040b0:	0249      	lsls	r1, r1, #9
 80040b2:	d410      	bmi.n	80040d6 <HAL_ADC_ConfigChannel+0xf2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80040b4:	49a3      	ldr	r1, [pc, #652]	@ (8004344 <HAL_ADC_ConfigChannel+0x360>)
 80040b6:	428a      	cmp	r2, r1
 80040b8:	d00d      	beq.n	80040d6 <HAL_ADC_ConfigChannel+0xf2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80040ba:	48a4      	ldr	r0, [pc, #656]	@ (800434c <HAL_ADC_ConfigChannel+0x368>)
 80040bc:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 80040c0:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 80040c4:	bf08      	it	eq
 80040c6:	4601      	moveq	r1, r0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80040c8:	688a      	ldr	r2, [r1, #8]
 80040ca:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80040ce:	432a      	orrs	r2, r5
 80040d0:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80040d4:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040d6:	2000      	movs	r0, #0
 80040d8:	e003      	b.n	80040e2 <HAL_ADC_ConfigChannel+0xfe>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040dc:	f042 0220 	orr.w	r2, r2, #32
 80040e0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80040e8:	b002      	add	sp, #8
 80040ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80040ee:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80040f0:	6808      	ldr	r0, [r1, #0]
 80040f2:	0726      	lsls	r6, r4, #28
 80040f4:	d4a7      	bmi.n	8004046 <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80040f6:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 80040f8:	f3c0 5604 	ubfx	r6, r0, #20, #5
 80040fc:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040fe:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8004100:	40b4      	lsls	r4, r6
 8004102:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004106:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 800410a:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800410e:	f102 0714 	add.w	r7, r2, #20
 8004112:	f000 812d 	beq.w	8004370 <HAL_ADC_ConfigChannel+0x38c>
  MODIFY_REG(*preg,
 8004116:	40b5      	lsls	r5, r6
 8004118:	583e      	ldr	r6, [r7, r0]
 800411a:	4034      	ands	r4, r6
 800411c:	432c      	orrs	r4, r5
 800411e:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004120:	6950      	ldr	r0, [r2, #20]
 8004122:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004126:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004128:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800412c:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800412e:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004130:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004132:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004136:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004138:	f000 80d6 	beq.w	80042e8 <HAL_ADC_ConfigChannel+0x304>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800413c:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8004140:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8004142:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8004146:	40b5      	lsls	r5, r6
 8004148:	4e85      	ldr	r6, [pc, #532]	@ (8004360 <HAL_ADC_ConfigChannel+0x37c>)
 800414a:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 800414e:	ea0c 0606 	and.w	r6, ip, r6
 8004152:	4306      	orrs	r6, r0
 8004154:	4335      	orrs	r5, r6
 8004156:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 800415a:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800415e:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8004160:	698e      	ldr	r6, [r1, #24]
 8004162:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8004166:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 800416a:	4330      	orrs	r0, r6
 800416c:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004170:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004172:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8004174:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8004178:	f1a5 0501 	sub.w	r5, r5, #1
 800417c:	fab5 f585 	clz	r5, r5
 8004180:	096d      	lsrs	r5, r5, #5
 8004182:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8004186:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 800418a:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800418e:	6808      	ldr	r0, [r1, #0]
}
 8004190:	e759      	b.n	8004046 <HAL_ADC_ConfigChannel+0x62>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004192:	2f00      	cmp	r7, #0
 8004194:	f000 8092 	beq.w	80042bc <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004198:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 800419c:	2c00      	cmp	r4, #0
 800419e:	f000 80ef 	beq.w	8004380 <HAL_ADC_ConfigChannel+0x39c>
  return __builtin_clz(value);
 80041a2:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041a6:	3401      	adds	r4, #1
 80041a8:	f004 041f 	and.w	r4, r4, #31
 80041ac:	2c09      	cmp	r4, #9
 80041ae:	f240 80e7 	bls.w	8004380 <HAL_ADC_ConfigChannel+0x39c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b2:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 80041b6:	2c00      	cmp	r4, #0
 80041b8:	f000 8186 	beq.w	80044c8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80041bc:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041c0:	3401      	adds	r4, #1
 80041c2:	06a4      	lsls	r4, r4, #26
 80041c4:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c8:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80041cc:	2d00      	cmp	r5, #0
 80041ce:	f000 8180 	beq.w	80044d2 <HAL_ADC_ConfigChannel+0x4ee>
  return __builtin_clz(value);
 80041d2:	fab5 f585 	clz	r5, r5
 80041d6:	3501      	adds	r5, #1
 80041d8:	f005 051f 	and.w	r5, r5, #31
 80041dc:	2601      	movs	r6, #1
 80041de:	fa06 f505 	lsl.w	r5, r6, r5
 80041e2:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e4:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80041e8:	2800      	cmp	r0, #0
 80041ea:	f000 8170 	beq.w	80044ce <HAL_ADC_ConfigChannel+0x4ea>
  return __builtin_clz(value);
 80041ee:	fab0 f080 	clz	r0, r0
 80041f2:	1c45      	adds	r5, r0, #1
 80041f4:	f005 051f 	and.w	r5, r5, #31
 80041f8:	2003      	movs	r0, #3
 80041fa:	f06f 061d 	mvn.w	r6, #29
 80041fe:	fb10 6005 	smlabb	r0, r0, r5, r6
 8004202:	0500      	lsls	r0, r0, #20
 8004204:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004208:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800420a:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 800420c:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800420e:	f005 0504 	and.w	r5, r5, #4
 8004212:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8004216:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800421a:	fa04 f700 	lsl.w	r7, r4, r0
 800421e:	f04f 0c07 	mov.w	ip, #7
 8004222:	5974      	ldr	r4, [r6, r5]
 8004224:	fa0c f000 	lsl.w	r0, ip, r0
 8004228:	ea24 0000 	bic.w	r0, r4, r0
 800422c:	4338      	orrs	r0, r7
 800422e:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004230:	6808      	ldr	r0, [r1, #0]
}
 8004232:	e71e      	b.n	8004072 <HAL_ADC_ConfigChannel+0x8e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004234:	4945      	ldr	r1, [pc, #276]	@ (800434c <HAL_ADC_ConfigChannel+0x368>)
 8004236:	e729      	b.n	800408c <HAL_ADC_ConfigChannel+0xa8>
  __HAL_LOCK(hadc);
 8004238:	2002      	movs	r0, #2
}
 800423a:	b002      	add	sp, #8
 800423c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004240:	020c      	lsls	r4, r1, #8
 8004242:	f53f af48 	bmi.w	80040d6 <HAL_ADC_ConfigChannel+0xf2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004246:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800424a:	d04b      	beq.n	80042e4 <HAL_ADC_ConfigChannel+0x300>
 800424c:	4945      	ldr	r1, [pc, #276]	@ (8004364 <HAL_ADC_ConfigChannel+0x380>)
 800424e:	428a      	cmp	r2, r1
 8004250:	f47f af41 	bne.w	80040d6 <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004254:	483c      	ldr	r0, [pc, #240]	@ (8004348 <HAL_ADC_ConfigChannel+0x364>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004256:	4a44      	ldr	r2, [pc, #272]	@ (8004368 <HAL_ADC_ConfigChannel+0x384>)
 8004258:	4c44      	ldr	r4, [pc, #272]	@ (800436c <HAL_ADC_ConfigChannel+0x388>)
 800425a:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800425c:	6881      	ldr	r1, [r0, #8]
 800425e:	0992      	lsrs	r2, r2, #6
 8004260:	fba4 4202 	umull	r4, r2, r4, r2
 8004264:	0992      	lsrs	r2, r2, #6
 8004266:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 800426a:	3201      	adds	r2, #1
 800426c:	4329      	orrs	r1, r5
 800426e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004272:	0092      	lsls	r2, r2, #2
 8004274:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8004278:	6081      	str	r1, [r0, #8]
 800427a:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800427c:	9a01      	ldr	r2, [sp, #4]
 800427e:	2a00      	cmp	r2, #0
 8004280:	f43f af29 	beq.w	80040d6 <HAL_ADC_ConfigChannel+0xf2>
            wait_loop_index--;
 8004284:	9a01      	ldr	r2, [sp, #4]
 8004286:	3a01      	subs	r2, #1
 8004288:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800428a:	9a01      	ldr	r2, [sp, #4]
 800428c:	2a00      	cmp	r2, #0
 800428e:	d1f9      	bne.n	8004284 <HAL_ADC_ConfigChannel+0x2a0>
 8004290:	e721      	b.n	80040d6 <HAL_ADC_ConfigChannel+0xf2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004292:	01c8      	lsls	r0, r1, #7
 8004294:	f53f af1f 	bmi.w	80040d6 <HAL_ADC_ConfigChannel+0xf2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004298:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800429c:	f000 810a 	beq.w	80044b4 <HAL_ADC_ConfigChannel+0x4d0>
 80042a0:	4c28      	ldr	r4, [pc, #160]	@ (8004344 <HAL_ADC_ConfigChannel+0x360>)
 80042a2:	4929      	ldr	r1, [pc, #164]	@ (8004348 <HAL_ADC_ConfigChannel+0x364>)
 80042a4:	4829      	ldr	r0, [pc, #164]	@ (800434c <HAL_ADC_ConfigChannel+0x368>)
 80042a6:	42a2      	cmp	r2, r4
 80042a8:	bf08      	it	eq
 80042aa:	4601      	moveq	r1, r0
 80042ac:	688a      	ldr	r2, [r1, #8]
 80042ae:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80042b2:	432a      	orrs	r2, r5
 80042b4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80042b8:	608a      	str	r2, [r1, #8]
}
 80042ba:	e70c      	b.n	80040d6 <HAL_ADC_ConfigChannel+0xf2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042bc:	0e80      	lsrs	r0, r0, #26
 80042be:	3001      	adds	r0, #1
 80042c0:	f000 051f 	and.w	r5, r0, #31
 80042c4:	2401      	movs	r4, #1
 80042c6:	0680      	lsls	r0, r0, #26
 80042c8:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80042cc:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042ce:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042d0:	ea44 0400 	orr.w	r4, r4, r0
 80042d4:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042d8:	d977      	bls.n	80043ca <HAL_ADC_ConfigChannel+0x3e6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042da:	381e      	subs	r0, #30
 80042dc:	0500      	lsls	r0, r0, #20
 80042de:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 80042e2:	e791      	b.n	8004208 <HAL_ADC_ConfigChannel+0x224>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042e4:	4819      	ldr	r0, [pc, #100]	@ (800434c <HAL_ADC_ConfigChannel+0x368>)
 80042e6:	e7b6      	b.n	8004256 <HAL_ADC_ConfigChannel+0x272>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042e8:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 80042ea:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042ec:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042f0:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042f4:	2e00      	cmp	r6, #0
 80042f6:	d16a      	bne.n	80043ce <HAL_ADC_ConfigChannel+0x3ea>
 80042f8:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042fc:	4285      	cmp	r5, r0
 80042fe:	f000 8097 	beq.w	8004430 <HAL_ADC_ConfigChannel+0x44c>
 8004302:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004304:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004306:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800430a:	4285      	cmp	r5, r0
 800430c:	f000 80a2 	beq.w	8004454 <HAL_ADC_ConfigChannel+0x470>
 8004310:	68a5      	ldr	r5, [r4, #8]
 8004312:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004314:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004318:	f3c5 6584 	ubfx	r5, r5, #26, #5
 800431c:	4285      	cmp	r5, r0
 800431e:	f000 80ae 	beq.w	800447e <HAL_ADC_ConfigChannel+0x49a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004322:	68e5      	ldr	r5, [r4, #12]
 8004324:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004326:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800432a:	f3c5 6484 	ubfx	r4, r5, #26, #5
 800432e:	42a0      	cmp	r0, r4
 8004330:	f000 80ba 	beq.w	80044a8 <HAL_ADC_ConfigChannel+0x4c4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004334:	4660      	mov	r0, ip
 8004336:	e686      	b.n	8004046 <HAL_ADC_ConfigChannel+0x62>
 8004338:	0007ffff 	.word	0x0007ffff
 800433c:	407f0000 	.word	0x407f0000
 8004340:	80080000 	.word	0x80080000
 8004344:	50000100 	.word	0x50000100
 8004348:	50000700 	.word	0x50000700
 800434c:	50000300 	.word	0x50000300
 8004350:	c3210000 	.word	0xc3210000
 8004354:	90c00010 	.word	0x90c00010
 8004358:	c7520000 	.word	0xc7520000
 800435c:	cb840000 	.word	0xcb840000
 8004360:	03fff000 	.word	0x03fff000
 8004364:	50000600 	.word	0x50000600
 8004368:	2000047c 	.word	0x2000047c
 800436c:	053e2d63 	.word	0x053e2d63
  MODIFY_REG(*preg,
 8004370:	583d      	ldr	r5, [r7, r0]
 8004372:	402c      	ands	r4, r5
 8004374:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004376:	6950      	ldr	r0, [r2, #20]
 8004378:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800437c:	6150      	str	r0, [r2, #20]
}
 800437e:	e6d3      	b.n	8004128 <HAL_ADC_ConfigChannel+0x144>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004380:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8004384:	2c00      	cmp	r4, #0
 8004386:	f000 8099 	beq.w	80044bc <HAL_ADC_ConfigChannel+0x4d8>
  return __builtin_clz(value);
 800438a:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800438e:	3401      	adds	r4, #1
 8004390:	06a4      	lsls	r4, r4, #26
 8004392:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004396:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800439a:	2d00      	cmp	r5, #0
 800439c:	f000 808c 	beq.w	80044b8 <HAL_ADC_ConfigChannel+0x4d4>
  return __builtin_clz(value);
 80043a0:	fab5 f585 	clz	r5, r5
 80043a4:	3501      	adds	r5, #1
 80043a6:	f005 051f 	and.w	r5, r5, #31
 80043aa:	2601      	movs	r6, #1
 80043ac:	fa06 f505 	lsl.w	r5, r6, r5
 80043b0:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043b2:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80043b6:	2800      	cmp	r0, #0
 80043b8:	f000 8083 	beq.w	80044c2 <HAL_ADC_ConfigChannel+0x4de>
  return __builtin_clz(value);
 80043bc:	fab0 f080 	clz	r0, r0
 80043c0:	3001      	adds	r0, #1
 80043c2:	f000 001f 	and.w	r0, r0, #31
 80043c6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80043ca:	0500      	lsls	r0, r0, #20
 80043cc:	e71c      	b.n	8004208 <HAL_ADC_ConfigChannel+0x224>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ce:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 80043d2:	b11e      	cbz	r6, 80043dc <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 80043d4:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80043d8:	42b5      	cmp	r5, r6
 80043da:	d029      	beq.n	8004430 <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043dc:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 80043de:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043e0:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e4:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043e8:	f104 0708 	add.w	r7, r4, #8
 80043ec:	46be      	mov	lr, r7
  if (value == 0U)
 80043ee:	b11e      	cbz	r6, 80043f8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80043f0:	fab6 f686 	clz	r6, r6
 80043f4:	42ae      	cmp	r6, r5
 80043f6:	d02f      	beq.n	8004458 <HAL_ADC_ConfigChannel+0x474>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043f8:	68a5      	ldr	r5, [r4, #8]
 80043fa:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043fc:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004400:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004404:	f104 060c 	add.w	r6, r4, #12
 8004408:	46b0      	mov	r8, r6
  if (value == 0U)
 800440a:	f1be 0f00 	cmp.w	lr, #0
 800440e:	d003      	beq.n	8004418 <HAL_ADC_ConfigChannel+0x434>
  return __builtin_clz(value);
 8004410:	fabe fe8e 	clz	lr, lr
 8004414:	45ae      	cmp	lr, r5
 8004416:	d034      	beq.n	8004482 <HAL_ADC_ConfigChannel+0x49e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004418:	68e5      	ldr	r5, [r4, #12]
 800441a:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800441c:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004420:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8004424:	2d00      	cmp	r5, #0
 8004426:	f43f ae0e 	beq.w	8004046 <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 800442a:	fab5 f085 	clz	r0, r5
 800442e:	e77e      	b.n	800432e <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 8004430:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8004432:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004436:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004438:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800443c:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800443e:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8004440:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004444:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004448:	4660      	mov	r0, ip
 800444a:	2e00      	cmp	r6, #0
 800444c:	d1ca      	bne.n	80043e4 <HAL_ADC_ConfigChannel+0x400>
 800444e:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8004452:	e75a      	b.n	800430a <HAL_ADC_ConfigChannel+0x326>
 8004454:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 8004458:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 800445a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800445e:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004460:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004464:	68a0      	ldr	r0, [r4, #8]
 8004466:	68a5      	ldr	r5, [r4, #8]
 8004468:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800446c:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800446e:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004472:	4660      	mov	r0, ip
 8004474:	2e00      	cmp	r6, #0
 8004476:	d1c3      	bne.n	8004400 <HAL_ADC_ConfigChannel+0x41c>
 8004478:	f3cc 6084 	ubfx	r0, ip, #26, #5
 800447c:	e74e      	b.n	800431c <HAL_ADC_ConfigChannel+0x338>
 800447e:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8004482:	6838      	ldr	r0, [r7, #0]
 8004484:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004488:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800448a:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800448e:	68e0      	ldr	r0, [r4, #12]
 8004490:	68e4      	ldr	r4, [r4, #12]
 8004492:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004496:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004498:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800449c:	4660      	mov	r0, ip
 800449e:	2d00      	cmp	r5, #0
 80044a0:	d1be      	bne.n	8004420 <HAL_ADC_ConfigChannel+0x43c>
 80044a2:	f3cc 6084 	ubfx	r0, ip, #26, #5
 80044a6:	e742      	b.n	800432e <HAL_ADC_ConfigChannel+0x34a>
  MODIFY_REG(*preg,
 80044a8:	6830      	ldr	r0, [r6, #0]
 80044aa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80044ae:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80044b0:	6808      	ldr	r0, [r1, #0]
}
 80044b2:	e5c8      	b.n	8004046 <HAL_ADC_ConfigChannel+0x62>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044b4:	4908      	ldr	r1, [pc, #32]	@ (80044d8 <HAL_ADC_ConfigChannel+0x4f4>)
 80044b6:	e6f9      	b.n	80042ac <HAL_ADC_ConfigChannel+0x2c8>
 80044b8:	2502      	movs	r5, #2
 80044ba:	e779      	b.n	80043b0 <HAL_ADC_ConfigChannel+0x3cc>
 80044bc:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 80044c0:	e769      	b.n	8004396 <HAL_ADC_ConfigChannel+0x3b2>
 80044c2:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 80044c6:	e69f      	b.n	8004208 <HAL_ADC_ConfigChannel+0x224>
 80044c8:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 80044cc:	e67c      	b.n	80041c8 <HAL_ADC_ConfigChannel+0x1e4>
 80044ce:	4803      	ldr	r0, [pc, #12]	@ (80044dc <HAL_ADC_ConfigChannel+0x4f8>)
 80044d0:	e69a      	b.n	8004208 <HAL_ADC_ConfigChannel+0x224>
 80044d2:	2502      	movs	r5, #2
 80044d4:	e685      	b.n	80041e2 <HAL_ADC_ConfigChannel+0x1fe>
 80044d6:	bf00      	nop
 80044d8:	50000300 	.word	0x50000300
 80044dc:	fe500000 	.word	0xfe500000

080044e0 <HAL_ADC_AnalogWDGConfig>:
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80044e0:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80044e4:	684b      	ldr	r3, [r1, #4]
  __HAL_LOCK(hadc);
 80044e6:	2a01      	cmp	r2, #1
 80044e8:	f000 80fc 	beq.w	80046e4 <HAL_ADC_AnalogWDGConfig+0x204>
 80044ec:	4684      	mov	ip, r0

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044ee:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hadc);
 80044f0:	2001      	movs	r0, #1
{
 80044f2:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 80044f4:	f88c 0058 	strb.w	r0, [ip, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80044f8:	6894      	ldr	r4, [r2, #8]
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
     )
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 80044fa:	6808      	ldr	r0, [r1, #0]
 80044fc:	0765      	lsls	r5, r4, #29
 80044fe:	d536      	bpl.n	800456e <HAL_ADC_AnalogWDGConfig+0x8e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004500:	6893      	ldr	r3, [r2, #8]
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004502:	4bb5      	ldr	r3, [pc, #724]	@ (80047d8 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8004504:	4298      	cmp	r0, r3
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8004506:	e9d1 4104 	ldrd	r4, r1, [r1, #16]
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800450a:	d074      	beq.n	80045f6 <HAL_ADC_AnalogWDGConfig+0x116>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800450c:	68d3      	ldr	r3, [r2, #12]
 800450e:	f003 0318 	and.w	r3, r3, #24
 8004512:	2b18      	cmp	r3, #24
 8004514:	f000 80ca 	beq.w	80046ac <HAL_ADC_AnalogWDGConfig+0x1cc>
 8004518:	68d3      	ldr	r3, [r2, #12]
 800451a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800451e:	f1c3 0302 	rsb	r3, r3, #2
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	f003 031e 	and.w	r3, r3, #30
 8004528:	fa24 fe03 	lsr.w	lr, r4, r3
    tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800452c:	68d3      	ldr	r3, [r2, #12]
 800452e:	f003 0318 	and.w	r3, r3, #24
 8004532:	2b18      	cmp	r3, #24
 8004534:	f000 80b8 	beq.w	80046a8 <HAL_ADC_AnalogWDGConfig+0x1c8>
 8004538:	68d3      	ldr	r3, [r2, #12]
 800453a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800453e:	f1c3 0302 	rsb	r3, r3, #2
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	f003 031e 	and.w	r3, r3, #30
 8004548:	fa21 f303 	lsr.w	r3, r1, r3
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
 800454c:	0c80      	lsrs	r0, r0, #18
 800454e:	f000 000c 	and.w	r0, r0, #12
 8004552:	3220      	adds	r2, #32
  MODIFY_REG(*preg,
 8004554:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8004558:	5811      	ldr	r1, [r2, r0]
 800455a:	f001 21f0 	and.w	r1, r1, #4026593280	@ 0xf000f000
  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
                                  tmp_awd_low_threshold_shifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800455e:	f04f 0e00 	mov.w	lr, #0
 8004562:	430b      	orrs	r3, r1
 8004564:	5013      	str	r3, [r2, r0]
 8004566:	f88c e058 	strb.w	lr, [ip, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800456a:	4670      	mov	r0, lr
}
 800456c:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800456e:	6894      	ldr	r4, [r2, #8]
 8004570:	0724      	lsls	r4, r4, #28
 8004572:	d4c6      	bmi.n	8004502 <HAL_ADC_AnalogWDGConfig+0x22>
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004574:	4c98      	ldr	r4, [pc, #608]	@ (80047d8 <HAL_ADC_AnalogWDGConfig+0x2f8>)
 8004576:	42a0      	cmp	r0, r4
 8004578:	d04a      	beq.n	8004610 <HAL_ADC_AnalogWDGConfig+0x130>
      switch (pAnalogWDGConfig->WatchdogMode)
 800457a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800457e:	f000 809f 	beq.w	80046c0 <HAL_ADC_AnalogWDGConfig+0x1e0>
 8004582:	f200 8096 	bhi.w	80046b2 <HAL_ADC_AnalogWDGConfig+0x1d2>
 8004586:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800458a:	f000 8099 	beq.w	80046c0 <HAL_ADC_AnalogWDGConfig+0x1e0>
 800458e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004592:	f000 80d9 	beq.w	8004748 <HAL_ADC_AnalogWDGConfig+0x268>
 8004596:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800459a:	f000 80d5 	beq.w	8004748 <HAL_ADC_AnalogWDGConfig+0x268>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 800459e:	f000 0401 	and.w	r4, r0, #1
 80045a2:	f3c0 5301 	ubfx	r3, r0, #20, #2
 80045a6:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 80045aa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80045ae:	f102 050c 	add.w	r5, r2, #12
  MODIFY_REG(*preg,
 80045b2:	f020 4402 	bic.w	r4, r0, #2181038080	@ 0x82000000
 80045b6:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 80045ba:	f424 1460 	bic.w	r4, r4, #3670016	@ 0x380000
 80045be:	ea20 0004 	bic.w	r0, r0, r4
 80045c2:	f845 0023 	str.w	r0, [r5, r3, lsl #2]
      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80045c6:	6808      	ldr	r0, [r1, #0]
 80045c8:	4b84      	ldr	r3, [pc, #528]	@ (80047dc <HAL_ADC_AnalogWDGConfig+0x2fc>)
 80045ca:	4298      	cmp	r0, r3
 80045cc:	f000 80a7 	beq.w	800471e <HAL_ADC_AnalogWDGConfig+0x23e>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80045d0:	f8dc 305c 	ldr.w	r3, [ip, #92]	@ 0x5c
 80045d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045d8:	f8cc 305c 	str.w	r3, [ip, #92]	@ 0x5c
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80045dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80045e0:	6013      	str	r3, [r2, #0]
        if (pAnalogWDGConfig->ITMode == ENABLE)
 80045e2:	7b0b      	ldrb	r3, [r1, #12]
 80045e4:	2b01      	cmp	r3, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80045e6:	6853      	ldr	r3, [r2, #4]
 80045e8:	bf0c      	ite	eq
 80045ea:	f443 7300 	orreq.w	r3, r3, #512	@ 0x200
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80045ee:	f423 7300 	bicne.w	r3, r3, #512	@ 0x200
 80045f2:	6053      	str	r3, [r2, #4]
}
 80045f4:	e785      	b.n	8004502 <HAL_ADC_AnalogWDGConfig+0x22>
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 80045f6:	68d3      	ldr	r3, [r2, #12]
 80045f8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	fa04 fe03 	lsl.w	lr, r4, r3
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8004602:	68d3      	ldr	r3, [r2, #12]
 8004604:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	fa01 f303 	lsl.w	r3, r1, r3
 800460e:	e79d      	b.n	800454c <HAL_ADC_AnalogWDGConfig+0x6c>
      switch (pAnalogWDGConfig->WatchdogMode)
 8004610:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8004614:	f000 80c7 	beq.w	80047a6 <HAL_ADC_AnalogWDGConfig+0x2c6>
 8004618:	d827      	bhi.n	800466a <HAL_ADC_AnalogWDGConfig+0x18a>
 800461a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800461e:	f000 80b5 	beq.w	800478c <HAL_ADC_AnalogWDGConfig+0x2ac>
 8004622:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004626:	d133      	bne.n	8004690 <HAL_ADC_AnalogWDGConfig+0x1b0>
  MODIFY_REG(*preg,
 8004628:	68d3      	ldr	r3, [r2, #12]
 800462a:	f023 43fb 	bic.w	r3, r3, #2105540608	@ 0x7d800000
 800462e:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004632:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004636:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->TR1,
 8004638:	6a13      	ldr	r3, [r2, #32]
 800463a:	6988      	ldr	r0, [r1, #24]
 800463c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004640:	4303      	orrs	r3, r0
 8004642:	6213      	str	r3, [r2, #32]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004644:	f8dc 305c 	ldr.w	r3, [ip, #92]	@ 0x5c
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8004648:	2080      	movs	r0, #128	@ 0x80
 800464a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800464e:	f8cc 305c 	str.w	r3, [ip, #92]	@ 0x5c
 8004652:	6010      	str	r0, [r2, #0]
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8004654:	7b0b      	ldrb	r3, [r1, #12]
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004656:	6808      	ldr	r0, [r1, #0]
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8004658:	2b01      	cmp	r3, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800465a:	6853      	ldr	r3, [r2, #4]
 800465c:	bf0c      	ite	eq
 800465e:	f043 0380 	orreq.w	r3, r3, #128	@ 0x80
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8004662:	f023 0380 	bicne.w	r3, r3, #128	@ 0x80
 8004666:	6053      	str	r3, [r2, #4]
}
 8004668:	e74b      	b.n	8004502 <HAL_ADC_AnalogWDGConfig+0x22>
      switch (pAnalogWDGConfig->WatchdogMode)
 800466a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800466e:	d03b      	beq.n	80046e8 <HAL_ADC_AnalogWDGConfig+0x208>
 8004670:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8004674:	d141      	bne.n	80046fa <HAL_ADC_AnalogWDGConfig+0x21a>
  MODIFY_REG(*preg,
 8004676:	68d0      	ldr	r0, [r2, #12]
 8004678:	688b      	ldr	r3, [r1, #8]
 800467a:	f020 40fb 	bic.w	r0, r0, #2105540608	@ 0x7d800000
 800467e:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8004682:	f420 0080 	bic.w	r0, r0, #4194304	@ 0x400000
 8004686:	4303      	orrs	r3, r0
 8004688:	f043 73e0 	orr.w	r3, r3, #29360128	@ 0x1c00000
 800468c:	60d3      	str	r3, [r2, #12]
}
 800468e:	e7d3      	b.n	8004638 <HAL_ADC_AnalogWDGConfig+0x158>
 8004690:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004694:	d131      	bne.n	80046fa <HAL_ADC_AnalogWDGConfig+0x21a>
  MODIFY_REG(*preg,
 8004696:	68d3      	ldr	r3, [r2, #12]
 8004698:	f023 43fb 	bic.w	r3, r3, #2105540608	@ 0x7d800000
 800469c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80046a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80046a4:	60d3      	str	r3, [r2, #12]
}
 80046a6:	e7c7      	b.n	8004638 <HAL_ADC_AnalogWDGConfig+0x158>
    tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 80046a8:	008b      	lsls	r3, r1, #2
 80046aa:	e74f      	b.n	800454c <HAL_ADC_AnalogWDGConfig+0x6c>
    tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 80046ac:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80046b0:	e73c      	b.n	800452c <HAL_ADC_AnalogWDGConfig+0x4c>
      switch (pAnalogWDGConfig->WatchdogMode)
 80046b2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80046b6:	d047      	beq.n	8004748 <HAL_ADC_AnalogWDGConfig+0x268>
 80046b8:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 80046bc:	f47f af6f 	bne.w	800459e <HAL_ADC_AnalogWDGConfig+0xbe>
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80046c0:	4c46      	ldr	r4, [pc, #280]	@ (80047dc <HAL_ADC_AnalogWDGConfig+0x2fc>)
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80046c2:	688b      	ldr	r3, [r1, #8]
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80046c4:	42a0      	cmp	r0, r4
            SET_BIT(hadc->Instance->AWD2CR,
 80046c6:	f3c3 0512 	ubfx	r5, r3, #0, #19
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80046ca:	d01d      	beq.n	8004708 <HAL_ADC_AnalogWDGConfig+0x228>
            SET_BIT(hadc->Instance->AWD3CR,
 80046cc:	2d00      	cmp	r5, #0
 80046ce:	d155      	bne.n	800477c <HAL_ADC_AnalogWDGConfig+0x29c>
 80046d0:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80046d4:	2401      	movs	r4, #1
 80046d6:	409c      	lsls	r4, r3
 80046d8:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
 80046dc:	4323      	orrs	r3, r4
 80046de:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80046e2:	e775      	b.n	80045d0 <HAL_ADC_AnalogWDGConfig+0xf0>
  __HAL_LOCK(hadc);
 80046e4:	2002      	movs	r0, #2
}
 80046e6:	4770      	bx	lr
  MODIFY_REG(*preg,
 80046e8:	68d3      	ldr	r3, [r2, #12]
 80046ea:	f023 43fb 	bic.w	r3, r3, #2105540608	@ 0x7d800000
 80046ee:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80046f2:	f043 73c0 	orr.w	r3, r3, #25165824	@ 0x1800000
 80046f6:	60d3      	str	r3, [r2, #12]
}
 80046f8:	e79e      	b.n	8004638 <HAL_ADC_AnalogWDGConfig+0x158>
  MODIFY_REG(*preg,
 80046fa:	68d3      	ldr	r3, [r2, #12]
 80046fc:	f023 43fb 	bic.w	r3, r3, #2105540608	@ 0x7d800000
 8004700:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004704:	60d3      	str	r3, [r2, #12]
}
 8004706:	e797      	b.n	8004638 <HAL_ADC_AnalogWDGConfig+0x158>
            SET_BIT(hadc->Instance->AWD2CR,
 8004708:	2d00      	cmp	r5, #0
 800470a:	d159      	bne.n	80047c0 <HAL_ADC_AnalogWDGConfig+0x2e0>
 800470c:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8004710:	2001      	movs	r0, #1
 8004712:	4098      	lsls	r0, r3
 8004714:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8004718:	4303      	orrs	r3, r0
 800471a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800471e:	f8dc 305c 	ldr.w	r3, [ip, #92]	@ 0x5c
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8004722:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004726:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800472a:	f8cc 305c 	str.w	r3, [ip, #92]	@ 0x5c
 800472e:	6010      	str	r0, [r2, #0]
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8004730:	7b0b      	ldrb	r3, [r1, #12]
 8004732:	2b01      	cmp	r3, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8004734:	6853      	ldr	r3, [r2, #4]
 8004736:	bf0c      	ite	eq
 8004738:	4303      	orreq	r3, r0
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800473a:	f423 7380 	bicne.w	r3, r3, #256	@ 0x100
 800473e:	6053      	str	r3, [r2, #4]
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8004740:	e9d1 4104 	ldrd	r4, r1, [r1, #16]
 8004744:	4825      	ldr	r0, [pc, #148]	@ (80047dc <HAL_ADC_AnalogWDGConfig+0x2fc>)
 8004746:	e6e1      	b.n	800450c <HAL_ADC_AnalogWDGConfig+0x2c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 8004748:	f000 0301 	and.w	r3, r0, #1
 800474c:	f3c0 5e01 	ubfx	lr, r0, #20, #2
 8004750:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8004754:	eb0e 0e83 	add.w	lr, lr, r3, lsl #2
 8004758:	f102 040c 	add.w	r4, r2, #12
  MODIFY_REG(*preg,
 800475c:	f020 4502 	bic.w	r5, r0, #2181038080	@ 0x82000000
 8004760:	f854 302e 	ldr.w	r3, [r4, lr, lsl #2]
 8004764:	f425 1560 	bic.w	r5, r5, #3670016	@ 0x380000
 8004768:	f020 407e 	bic.w	r0, r0, #4261412864	@ 0xfe000000
 800476c:	f420 00f0 	bic.w	r0, r0, #7864320	@ 0x780000
 8004770:	ea23 0305 	bic.w	r3, r3, r5
 8004774:	4303      	orrs	r3, r0
 8004776:	f844 302e 	str.w	r3, [r4, lr, lsl #2]
}
 800477a:	e724      	b.n	80045c6 <HAL_ADC_AnalogWDGConfig+0xe6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800477c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8004780:	b333      	cbz	r3, 80047d0 <HAL_ADC_AnalogWDGConfig+0x2f0>
  return __builtin_clz(value);
 8004782:	fab3 f383 	clz	r3, r3
            SET_BIT(hadc->Instance->AWD3CR,
 8004786:	2401      	movs	r4, #1
 8004788:	409c      	lsls	r4, r3
 800478a:	e7a5      	b.n	80046d8 <HAL_ADC_AnalogWDGConfig+0x1f8>
  MODIFY_REG(*preg,
 800478c:	68d0      	ldr	r0, [r2, #12]
 800478e:	688b      	ldr	r3, [r1, #8]
 8004790:	f020 40fb 	bic.w	r0, r0, #2105540608	@ 0x7d800000
 8004794:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8004798:	f420 0080 	bic.w	r0, r0, #4194304	@ 0x400000
 800479c:	4303      	orrs	r3, r0
 800479e:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 80047a2:	60d3      	str	r3, [r2, #12]
}
 80047a4:	e748      	b.n	8004638 <HAL_ADC_AnalogWDGConfig+0x158>
  MODIFY_REG(*preg,
 80047a6:	68d0      	ldr	r0, [r2, #12]
 80047a8:	688b      	ldr	r3, [r1, #8]
 80047aa:	f020 40fb 	bic.w	r0, r0, #2105540608	@ 0x7d800000
 80047ae:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 80047b2:	f420 0080 	bic.w	r0, r0, #4194304	@ 0x400000
 80047b6:	4303      	orrs	r3, r0
 80047b8:	f043 73a0 	orr.w	r3, r3, #20971520	@ 0x1400000
 80047bc:	60d3      	str	r3, [r2, #12]
}
 80047be:	e73b      	b.n	8004638 <HAL_ADC_AnalogWDGConfig+0x158>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c0:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80047c4:	b133      	cbz	r3, 80047d4 <HAL_ADC_AnalogWDGConfig+0x2f4>
  return __builtin_clz(value);
 80047c6:	fab3 f383 	clz	r3, r3
            SET_BIT(hadc->Instance->AWD2CR,
 80047ca:	2001      	movs	r0, #1
 80047cc:	4098      	lsls	r0, r3
 80047ce:	e7a1      	b.n	8004714 <HAL_ADC_AnalogWDGConfig+0x234>
 80047d0:	2401      	movs	r4, #1
 80047d2:	e781      	b.n	80046d8 <HAL_ADC_AnalogWDGConfig+0x1f8>
 80047d4:	2001      	movs	r0, #1
 80047d6:	e79d      	b.n	8004714 <HAL_ADC_AnalogWDGConfig+0x234>
 80047d8:	7dc00000 	.word	0x7dc00000
 80047dc:	0017ffff 	.word	0x0017ffff

080047e0 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80047e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80047e4:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 80047e8:	4602      	mov	r2, r0
 80047ea:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 80047ec:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 80047ee:	2b01      	cmp	r3, #1
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80047f0:	6955      	ldr	r5, [r2, #20]
  __IO uint32_t wait_loop_index = 0;
 80047f2:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80047f4:	f000 818b 	beq.w	8004b0e <HAL_ADCEx_InjectedConfigChannel+0x32e>
 80047f8:	2301      	movs	r3, #1
 80047fa:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80047fe:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004802:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004804:	2d00      	cmp	r5, #0
 8004806:	f000 8083 	beq.w	8004910 <HAL_ADCEx_InjectedConfigChannel+0x130>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800480a:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800480c:	2d01      	cmp	r5, #1
 800480e:	d07f      	beq.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x130>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004810:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004812:	f000 001f 	and.w	r0, r0, #31
 8004816:	f3c4 6684 	ubfx	r6, r4, #26, #5
 800481a:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800481c:	2f00      	cmp	r7, #0
 800481e:	f040 812e 	bne.w	8004a7e <HAL_ADCEx_InjectedConfigChannel+0x29e>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004822:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004824:	3d01      	subs	r5, #1
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004826:	2800      	cmp	r0, #0
 8004828:	f000 8236 	beq.w	8004c98 <HAL_ADCEx_InjectedConfigChannel+0x4b8>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800482c:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800482e:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 8004832:	4328      	orrs	r0, r5
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004834:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004836:	4330      	orrs	r0, r6
 8004838:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800483c:	6898      	ldr	r0, [r3, #8]
 800483e:	0700      	lsls	r0, r0, #28
 8004840:	d410      	bmi.n	8004864 <HAL_ADCEx_InjectedConfigChannel+0x84>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004842:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004846:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 800484a:	0540      	lsls	r0, r0, #21
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800484c:	2d00      	cmp	r5, #0
 800484e:	f040 810b 	bne.w	8004a68 <HAL_ADCEx_InjectedConfigChannel+0x288>
      MODIFY_REG(hadc->Instance->CFGR,
 8004852:	68dd      	ldr	r5, [r3, #12]
 8004854:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 8004858:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 800485c:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 8004860:	4328      	orrs	r0, r5
 8004862:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004864:	6898      	ldr	r0, [r3, #8]
 8004866:	f010 0004 	ands.w	r0, r0, #4
 800486a:	d067      	beq.n	800493c <HAL_ADCEx_InjectedConfigChannel+0x15c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800486c:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800486e:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004870:	689d      	ldr	r5, [r3, #8]
 8004872:	07ee      	lsls	r6, r5, #31
 8004874:	d414      	bmi.n	80048a0 <HAL_ADCEx_InjectedConfigChannel+0xc0>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004876:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004878:	4db1      	ldr	r5, [pc, #708]	@ (8004b40 <HAL_ADCEx_InjectedConfigChannel+0x360>)
 800487a:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 800487e:	f007 0c18 	and.w	ip, r7, #24
 8004882:	fa25 f50c 	lsr.w	r5, r5, ip
 8004886:	f3c4 0e12 	ubfx	lr, r4, #0, #19
 800488a:	4025      	ands	r5, r4
 800488c:	ea26 0c0e 	bic.w	ip, r6, lr
 8004890:	ea45 050c 	orr.w	r5, r5, ip
 8004894:	f8c3 50b0 	str.w	r5, [r3, #176]	@ 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004898:	4daa      	ldr	r5, [pc, #680]	@ (8004b44 <HAL_ADCEx_InjectedConfigChannel+0x364>)
 800489a:	42af      	cmp	r7, r5
 800489c:	f000 810a 	beq.w	8004ab4 <HAL_ADCEx_InjectedConfigChannel+0x2d4>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 80048a0:	49a9      	ldr	r1, [pc, #676]	@ (8004b48 <HAL_ADCEx_InjectedConfigChannel+0x368>)
 80048a2:	420c      	tst	r4, r1
 80048a4:	d02e      	beq.n	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80048a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048aa:	f000 812e 	beq.w	8004b0a <HAL_ADCEx_InjectedConfigChannel+0x32a>
 80048ae:	4ea7      	ldr	r6, [pc, #668]	@ (8004b4c <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 80048b0:	49a7      	ldr	r1, [pc, #668]	@ (8004b50 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 80048b2:	4da8      	ldr	r5, [pc, #672]	@ (8004b54 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 80048b4:	42b3      	cmp	r3, r6
 80048b6:	bf08      	it	eq
 80048b8:	4629      	moveq	r1, r5

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80048ba:	4da7      	ldr	r5, [pc, #668]	@ (8004b58 <HAL_ADCEx_InjectedConfigChannel+0x378>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80048bc:	6889      	ldr	r1, [r1, #8]
 80048be:	42ac      	cmp	r4, r5
 80048c0:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 80048c4:	f000 80a6 	beq.w	8004a14 <HAL_ADCEx_InjectedConfigChannel+0x234>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80048c8:	4da4      	ldr	r5, [pc, #656]	@ (8004b5c <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 80048ca:	42ac      	cmp	r4, r5
 80048cc:	f000 80a2 	beq.w	8004a14 <HAL_ADCEx_InjectedConfigChannel+0x234>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80048d0:	4da3      	ldr	r5, [pc, #652]	@ (8004b60 <HAL_ADCEx_InjectedConfigChannel+0x380>)
 80048d2:	42ac      	cmp	r4, r5
 80048d4:	f000 811f 	beq.w	8004b16 <HAL_ADCEx_InjectedConfigChannel+0x336>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80048d8:	4da2      	ldr	r5, [pc, #648]	@ (8004b64 <HAL_ADCEx_InjectedConfigChannel+0x384>)
 80048da:	42ac      	cmp	r4, r5
 80048dc:	d112      	bne.n	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80048de:	0249      	lsls	r1, r1, #9
 80048e0:	d410      	bmi.n	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80048e2:	499a      	ldr	r1, [pc, #616]	@ (8004b4c <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 80048e4:	428b      	cmp	r3, r1
 80048e6:	d00d      	beq.n	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048e8:	4c9a      	ldr	r4, [pc, #616]	@ (8004b54 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 80048ea:	f501 61c0 	add.w	r1, r1, #1536	@ 0x600
 80048ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80048f2:	bf08      	it	eq
 80048f4:	4621      	moveq	r1, r4
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80048f6:	688b      	ldr	r3, [r1, #8]
 80048f8:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 80048fc:	4333      	orrs	r3, r6
 80048fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004902:	608b      	str	r3, [r1, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004904:	2300      	movs	r3, #0
 8004906:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800490a:	b003      	add	sp, #12
 800490c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004910:	2809      	cmp	r0, #9
 8004912:	d193      	bne.n	800483c <HAL_ADCEx_InjectedConfigChannel+0x5c>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004914:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004916:	0c65      	lsrs	r5, r4, #17
 8004918:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800491c:	b120      	cbz	r0, 8004928 <HAL_ADCEx_InjectedConfigChannel+0x148>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800491e:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004920:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004924:	4330      	orrs	r0, r6
 8004926:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004928:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800492a:	4e8f      	ldr	r6, [pc, #572]	@ (8004b68 <HAL_ADCEx_InjectedConfigChannel+0x388>)
 800492c:	4030      	ands	r0, r6
 800492e:	4328      	orrs	r0, r5
 8004930:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004932:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004934:	6655      	str	r5, [r2, #100]	@ 0x64
 8004936:	0700      	lsls	r0, r0, #28
 8004938:	d494      	bmi.n	8004864 <HAL_ADCEx_InjectedConfigChannel+0x84>
 800493a:	e782      	b.n	8004842 <HAL_ADCEx_InjectedConfigChannel+0x62>
 800493c:	689d      	ldr	r5, [r3, #8]
 800493e:	072f      	lsls	r7, r5, #28
 8004940:	d496      	bmi.n	8004870 <HAL_ADCEx_InjectedConfigChannel+0x90>
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004942:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004944:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004948:	2d00      	cmp	r5, #0
 800494a:	f040 80aa 	bne.w	8004aa2 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800494e:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004950:	68d8      	ldr	r0, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004952:	f000 81a3 	beq.w	8004c9c <HAL_ADCEx_InjectedConfigChannel+0x4bc>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004956:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 800495a:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800495c:	2000      	movs	r0, #0
    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 800495e:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 8004962:	2d01      	cmp	r5, #1
 8004964:	f000 818d 	beq.w	8004c82 <HAL_ADCEx_InjectedConfigChannel+0x4a2>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004968:	691d      	ldr	r5, [r3, #16]
 800496a:	f025 0502 	bic.w	r5, r5, #2
 800496e:	611d      	str	r5, [r3, #16]
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004970:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 8004972:	f3c4 5704 	ubfx	r7, r4, #20, #5
 8004976:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004978:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 800497a:	40bd      	lsls	r5, r7
 800497c:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004980:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 8004984:	ea6f 0505 	mvn.w	r5, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004988:	f103 0c14 	add.w	ip, r3, #20
 800498c:	f000 816f 	beq.w	8004c6e <HAL_ADCEx_InjectedConfigChannel+0x48e>
  MODIFY_REG(*preg,
 8004990:	40be      	lsls	r6, r7
 8004992:	f85c 7004 	ldr.w	r7, [ip, r4]
 8004996:	403d      	ands	r5, r7
 8004998:	4335      	orrs	r5, r6
 800499a:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800499e:	695c      	ldr	r4, [r3, #20]
 80049a0:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80049a4:	615c      	str	r4, [r3, #20]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80049a6:	f8d1 c010 	ldr.w	ip, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80049aa:	680c      	ldr	r4, [r1, #0]
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80049ac:	694e      	ldr	r6, [r1, #20]
 80049ae:	68df      	ldr	r7, [r3, #12]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80049b0:	f1bc 0f04 	cmp.w	ip, #4
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80049b4:	46a6      	mov	lr, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049b6:	f103 0560 	add.w	r5, r3, #96	@ 0x60
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80049ba:	f000 8118 	beq.w	8004bee <HAL_ADCEx_InjectedConfigChannel+0x40e>
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80049be:	f3c7 07c1 	ubfx	r7, r7, #3, #2
 80049c2:	007f      	lsls	r7, r7, #1
  MODIFY_REG(*preg,
 80049c4:	f855 e02c 	ldr.w	lr, [r5, ip, lsl #2]
 80049c8:	40be      	lsls	r6, r7
 80049ca:	4f68      	ldr	r7, [pc, #416]	@ (8004b6c <HAL_ADCEx_InjectedConfigChannel+0x38c>)
 80049cc:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 80049d0:	ea0e 0707 	and.w	r7, lr, r7
 80049d4:	4327      	orrs	r7, r4
 80049d6:	433e      	orrs	r6, r7
 80049d8:	f046 4600 	orr.w	r6, r6, #2147483648	@ 0x80000000
 80049dc:	f845 602c 	str.w	r6, [r5, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049e0:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 80049e2:	698e      	ldr	r6, [r1, #24]
 80049e4:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 80049e8:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 80049ec:	4334      	orrs	r4, r6
 80049ee:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049f2:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80049f4:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 80049f6:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 80049fa:	f1a6 0601 	sub.w	r6, r6, #1
 80049fe:	fab6 f686 	clz	r6, r6
 8004a02:	0976      	lsrs	r6, r6, #5
 8004a04:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 8004a08:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8004a0c:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004a10:	680c      	ldr	r4, [r1, #0]
}
 8004a12:	e72d      	b.n	8004870 <HAL_ADCEx_InjectedConfigChannel+0x90>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004a14:	020d      	lsls	r5, r1, #8
 8004a16:	f53f af75 	bmi.w	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a1e:	f000 8189 	beq.w	8004d34 <HAL_ADCEx_InjectedConfigChannel+0x554>
 8004a22:	4953      	ldr	r1, [pc, #332]	@ (8004b70 <HAL_ADCEx_InjectedConfigChannel+0x390>)
 8004a24:	428b      	cmp	r3, r1
 8004a26:	f47f af6d 	bne.w	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a2a:	4c49      	ldr	r4, [pc, #292]	@ (8004b50 <HAL_ADCEx_InjectedConfigChannel+0x370>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004a2c:	68a1      	ldr	r1, [r4, #8]
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004a2e:	4b51      	ldr	r3, [pc, #324]	@ (8004b74 <HAL_ADCEx_InjectedConfigChannel+0x394>)
 8004a30:	f021 71e0 	bic.w	r1, r1, #29360128	@ 0x1c00000
 8004a34:	4331      	orrs	r1, r6
 8004a36:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	60a1      	str	r1, [r4, #8]
 8004a3e:	494e      	ldr	r1, [pc, #312]	@ (8004b78 <HAL_ADCEx_InjectedConfigChannel+0x398>)
 8004a40:	099b      	lsrs	r3, r3, #6
 8004a42:	fba1 1303 	umull	r1, r3, r1, r3
 8004a46:	099b      	lsrs	r3, r3, #6
 8004a48:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8004a50:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004a52:	9b01      	ldr	r3, [sp, #4]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f43f af55 	beq.w	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
          wait_loop_index--;
 8004a5a:	9b01      	ldr	r3, [sp, #4]
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8004a60:	9b01      	ldr	r3, [sp, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f9      	bne.n	8004a5a <HAL_ADCEx_InjectedConfigChannel+0x27a>
 8004a66:	e74d      	b.n	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
      MODIFY_REG(hadc->Instance->CFGR,
 8004a68:	68dd      	ldr	r5, [r3, #12]
 8004a6a:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004a6e:	4328      	orrs	r0, r5
 8004a70:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a72:	6898      	ldr	r0, [r3, #8]
 8004a74:	f010 0004 	ands.w	r0, r0, #4
 8004a78:	f43f af60 	beq.w	800493c <HAL_ADCEx_InjectedConfigChannel+0x15c>
 8004a7c:	e6f6      	b.n	800486c <HAL_ADCEx_InjectedConfigChannel+0x8c>
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004a7e:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 8004a80:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004a82:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 8004a84:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004a86:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004a88:	2f00      	cmp	r7, #0
 8004a8a:	f47f aed7 	bne.w	800483c <HAL_ADCEx_InjectedConfigChannel+0x5c>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004a8e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8004a90:	4e35      	ldr	r6, [pc, #212]	@ (8004b68 <HAL_ADCEx_InjectedConfigChannel+0x388>)
 8004a92:	4030      	ands	r0, r6
 8004a94:	4328      	orrs	r0, r5
 8004a96:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004a98:	6898      	ldr	r0, [r3, #8]
 8004a9a:	0700      	lsls	r0, r0, #28
 8004a9c:	f53f aee2 	bmi.w	8004864 <HAL_ADCEx_InjectedConfigChannel+0x84>
 8004aa0:	e6cf      	b.n	8004842 <HAL_ADCEx_InjectedConfigChannel+0x62>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004aa2:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8004aa4:	2d00      	cmp	r5, #0
 8004aa6:	f43f af52 	beq.w	800494e <HAL_ADCEx_InjectedConfigChannel+0x16e>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004aaa:	2801      	cmp	r0, #1
 8004aac:	f000 8118 	beq.w	8004ce0 <HAL_ADCEx_InjectedConfigChannel+0x500>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004ab0:	68d8      	ldr	r0, [r3, #12]
 8004ab2:	e750      	b.n	8004956 <HAL_ADCEx_InjectedConfigChannel+0x176>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004ab4:	f1be 0f00 	cmp.w	lr, #0
 8004ab8:	d160      	bne.n	8004b7c <HAL_ADCEx_InjectedConfigChannel+0x39c>
 8004aba:	0ea4      	lsrs	r4, r4, #26
 8004abc:	3401      	adds	r4, #1
 8004abe:	f004 061f 	and.w	r6, r4, #31
 8004ac2:	2501      	movs	r5, #1
 8004ac4:	06a4      	lsls	r4, r4, #26
 8004ac6:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 8004aca:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004acc:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004ace:	ea45 0504 	orr.w	r5, r5, r4
 8004ad2:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ad6:	f200 80e5 	bhi.w	8004ca4 <HAL_ADCEx_InjectedConfigChannel+0x4c4>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004ada:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004adc:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004ade:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 8004ae0:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004ae2:	f006 0604 	and.w	r6, r6, #4
 8004ae6:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004aea:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8004aee:	fa05 fc04 	lsl.w	ip, r5, r4
 8004af2:	f04f 0e07 	mov.w	lr, #7
 8004af6:	59bd      	ldr	r5, [r7, r6]
 8004af8:	fa0e f404 	lsl.w	r4, lr, r4
 8004afc:	ea25 0404 	bic.w	r4, r5, r4
 8004b00:	ea44 040c 	orr.w	r4, r4, ip
 8004b04:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004b06:	680c      	ldr	r4, [r1, #0]
}
 8004b08:	e6ca      	b.n	80048a0 <HAL_ADCEx_InjectedConfigChannel+0xc0>
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b0a:	4912      	ldr	r1, [pc, #72]	@ (8004b54 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 8004b0c:	e6d5      	b.n	80048ba <HAL_ADCEx_InjectedConfigChannel+0xda>
  __HAL_LOCK(hadc);
 8004b0e:	2002      	movs	r0, #2
}
 8004b10:	b003      	add	sp, #12
 8004b12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b16:	01cc      	lsls	r4, r1, #7
 8004b18:	f53f aef4 	bmi.w	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b20:	f000 8106 	beq.w	8004d30 <HAL_ADCEx_InjectedConfigChannel+0x550>
 8004b24:	4d09      	ldr	r5, [pc, #36]	@ (8004b4c <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 8004b26:	490a      	ldr	r1, [pc, #40]	@ (8004b50 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 8004b28:	4c0a      	ldr	r4, [pc, #40]	@ (8004b54 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 8004b2a:	42ab      	cmp	r3, r5
 8004b2c:	bf08      	it	eq
 8004b2e:	4621      	moveq	r1, r4
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004b30:	688b      	ldr	r3, [r1, #8]
 8004b32:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004b36:	4333      	orrs	r3, r6
 8004b38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b3c:	608b      	str	r3, [r1, #8]
}
 8004b3e:	e6e1      	b.n	8004904 <HAL_ADCEx_InjectedConfigChannel+0x124>
 8004b40:	0007ffff 	.word	0x0007ffff
 8004b44:	407f0000 	.word	0x407f0000
 8004b48:	80080000 	.word	0x80080000
 8004b4c:	50000100 	.word	0x50000100
 8004b50:	50000700 	.word	0x50000700
 8004b54:	50000300 	.word	0x50000300
 8004b58:	c3210000 	.word	0xc3210000
 8004b5c:	90c00010 	.word	0x90c00010
 8004b60:	c7520000 	.word	0xc7520000
 8004b64:	cb840000 	.word	0xcb840000
 8004b68:	04104000 	.word	0x04104000
 8004b6c:	03fff000 	.word	0x03fff000
 8004b70:	50000600 	.word	0x50000600
 8004b74:	2000047c 	.word	0x2000047c
 8004b78:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b7c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004b80:	2d00      	cmp	r5, #0
 8004b82:	f000 80b2 	beq.w	8004cea <HAL_ADCEx_InjectedConfigChannel+0x50a>
  return __builtin_clz(value);
 8004b86:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b8a:	3501      	adds	r5, #1
 8004b8c:	f005 051f 	and.w	r5, r5, #31
 8004b90:	2d09      	cmp	r5, #9
 8004b92:	f240 80aa 	bls.w	8004cea <HAL_ADCEx_InjectedConfigChannel+0x50a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b96:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004b9a:	2d00      	cmp	r5, #0
 8004b9c:	f000 8115 	beq.w	8004dca <HAL_ADCEx_InjectedConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004ba0:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004ba4:	3501      	adds	r5, #1
 8004ba6:	06ad      	lsls	r5, r5, #26
 8004ba8:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bac:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004bb0:	2e00      	cmp	r6, #0
 8004bb2:	f000 8108 	beq.w	8004dc6 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
  return __builtin_clz(value);
 8004bb6:	fab6 f686 	clz	r6, r6
 8004bba:	3601      	adds	r6, #1
 8004bbc:	f006 061f 	and.w	r6, r6, #31
 8004bc0:	2701      	movs	r7, #1
 8004bc2:	fa07 f606 	lsl.w	r6, r7, r6
 8004bc6:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc8:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004bcc:	2c00      	cmp	r4, #0
 8004bce:	f000 80ff 	beq.w	8004dd0 <HAL_ADCEx_InjectedConfigChannel+0x5f0>
  return __builtin_clz(value);
 8004bd2:	fab4 f484 	clz	r4, r4
 8004bd6:	1c66      	adds	r6, r4, #1
 8004bd8:	f006 061f 	and.w	r6, r6, #31
 8004bdc:	2403      	movs	r4, #3
 8004bde:	f06f 071d 	mvn.w	r7, #29
 8004be2:	fb14 7406 	smlabb	r4, r4, r6, r7
 8004be6:	0524      	lsls	r4, r4, #20
 8004be8:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8004bec:	e776      	b.n	8004adc <HAL_ADCEx_InjectedConfigChannel+0x2fc>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004bee:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 8004bf0:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004bf2:	f3c4 0712 	ubfx	r7, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004bf6:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004bfa:	2f00      	cmp	r7, #0
 8004bfc:	d057      	beq.n	8004cae <HAL_ADCEx_InjectedConfigChannel+0x4ce>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfe:	fa94 f7a4 	rbit	r7, r4
  if (value == 0U)
 8004c02:	b127      	cbz	r7, 8004c0e <HAL_ADCEx_InjectedConfigChannel+0x42e>
  return __builtin_clz(value);
 8004c04:	fab7 f787 	clz	r7, r7
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004c08:	42be      	cmp	r6, r7
 8004c0a:	f000 80c3 	beq.w	8004d94 <HAL_ADCEx_InjectedConfigChannel+0x5b4>
 8004c0e:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8004c10:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004c12:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c16:	fa9e f7ae 	rbit	r7, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c1a:	f105 0c08 	add.w	ip, r5, #8
 8004c1e:	46e0      	mov	r8, ip
  if (value == 0U)
 8004c20:	b127      	cbz	r7, 8004c2c <HAL_ADCEx_InjectedConfigChannel+0x44c>
  return __builtin_clz(value);
 8004c22:	fab7 f787 	clz	r7, r7
 8004c26:	42b7      	cmp	r7, r6
 8004c28:	f000 8088 	beq.w	8004d3c <HAL_ADCEx_InjectedConfigChannel+0x55c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c2c:	68ae      	ldr	r6, [r5, #8]
 8004c2e:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c30:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c34:	fa9e f8ae 	rbit	r8, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004c38:	f105 070c 	add.w	r7, r5, #12
 8004c3c:	46b9      	mov	r9, r7
  if (value == 0U)
 8004c3e:	f1b8 0f00 	cmp.w	r8, #0
 8004c42:	d004      	beq.n	8004c4e <HAL_ADCEx_InjectedConfigChannel+0x46e>
  return __builtin_clz(value);
 8004c44:	fab8 f888 	clz	r8, r8
 8004c48:	45b0      	cmp	r8, r6
 8004c4a:	f000 808d 	beq.w	8004d68 <HAL_ADCEx_InjectedConfigChannel+0x588>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004c4e:	68ee      	ldr	r6, [r5, #12]
 8004c50:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c52:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c56:	fa9e f6ae 	rbit	r6, lr
  if (value == 0U)
 8004c5a:	2e00      	cmp	r6, #0
 8004c5c:	f43f ae08 	beq.w	8004870 <HAL_ADCEx_InjectedConfigChannel+0x90>
  return __builtin_clz(value);
 8004c60:	fab6 f486 	clz	r4, r6
 8004c64:	42ac      	cmp	r4, r5
 8004c66:	f000 80a8 	beq.w	8004dba <HAL_ADCEx_InjectedConfigChannel+0x5da>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004c6a:	4674      	mov	r4, lr
 8004c6c:	e600      	b.n	8004870 <HAL_ADCEx_InjectedConfigChannel+0x90>
  MODIFY_REG(*preg,
 8004c6e:	f85c 6004 	ldr.w	r6, [ip, r4]
 8004c72:	4035      	ands	r5, r6
 8004c74:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004c78:	695c      	ldr	r4, [r3, #20]
 8004c7a:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004c7e:	615c      	str	r4, [r3, #20]
}
 8004c80:	e691      	b.n	80049a6 <HAL_ADCEx_InjectedConfigChannel+0x1c6>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004c82:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 8004c86:	691e      	ldr	r6, [r3, #16]
 8004c88:	433d      	orrs	r5, r7
 8004c8a:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 8004c8e:	4335      	orrs	r5, r6
 8004c90:	f045 0502 	orr.w	r5, r5, #2
 8004c94:	611d      	str	r5, [r3, #16]
 8004c96:	e66b      	b.n	8004970 <HAL_ADCEx_InjectedConfigChannel+0x190>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8004c98:	4628      	mov	r0, r5
 8004c9a:	e5cc      	b.n	8004836 <HAL_ADCEx_InjectedConfigChannel+0x56>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004c9c:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8004ca0:	60d8      	str	r0, [r3, #12]
 8004ca2:	e65b      	b.n	800495c <HAL_ADCEx_InjectedConfigChannel+0x17c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004ca4:	3c1e      	subs	r4, #30
 8004ca6:	0524      	lsls	r4, r4, #20
 8004ca8:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8004cac:	e716      	b.n	8004adc <HAL_ADCEx_InjectedConfigChannel+0x2fc>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004cae:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004cb2:	42a6      	cmp	r6, r4
 8004cb4:	d06e      	beq.n	8004d94 <HAL_ADCEx_InjectedConfigChannel+0x5b4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004cb6:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8004cb8:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004cba:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004cbe:	42a6      	cmp	r6, r4
 8004cc0:	d03a      	beq.n	8004d38 <HAL_ADCEx_InjectedConfigChannel+0x558>
 8004cc2:	68ae      	ldr	r6, [r5, #8]
 8004cc4:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004cc6:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004cca:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8004cce:	42a6      	cmp	r6, r4
 8004cd0:	d048      	beq.n	8004d64 <HAL_ADCEx_InjectedConfigChannel+0x584>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004cd2:	68ee      	ldr	r6, [r5, #12]
 8004cd4:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004cd6:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004cda:	f3c6 6584 	ubfx	r5, r6, #26, #5
 8004cde:	e7c1      	b.n	8004c64 <HAL_ADCEx_InjectedConfigChannel+0x484>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ce0:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 8004ce2:	f045 0520 	orr.w	r5, r5, #32
 8004ce6:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 8004ce8:	e639      	b.n	800495e <HAL_ADCEx_InjectedConfigChannel+0x17e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cea:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004cee:	2d00      	cmp	r5, #0
 8004cf0:	d075      	beq.n	8004dde <HAL_ADCEx_InjectedConfigChannel+0x5fe>
  return __builtin_clz(value);
 8004cf2:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004cf6:	3501      	adds	r5, #1
 8004cf8:	06ad      	lsls	r5, r5, #26
 8004cfa:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cfe:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004d02:	2e00      	cmp	r6, #0
 8004d04:	d069      	beq.n	8004dda <HAL_ADCEx_InjectedConfigChannel+0x5fa>
  return __builtin_clz(value);
 8004d06:	fab6 f686 	clz	r6, r6
 8004d0a:	3601      	adds	r6, #1
 8004d0c:	f006 061f 	and.w	r6, r6, #31
 8004d10:	2701      	movs	r7, #1
 8004d12:	fa07 f606 	lsl.w	r6, r7, r6
 8004d16:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d18:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004d1c:	2c00      	cmp	r4, #0
 8004d1e:	d059      	beq.n	8004dd4 <HAL_ADCEx_InjectedConfigChannel+0x5f4>
  return __builtin_clz(value);
 8004d20:	fab4 f484 	clz	r4, r4
 8004d24:	3401      	adds	r4, #1
 8004d26:	f004 041f 	and.w	r4, r4, #31
 8004d2a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004d2e:	e6d4      	b.n	8004ada <HAL_ADCEx_InjectedConfigChannel+0x2fa>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d30:	492c      	ldr	r1, [pc, #176]	@ (8004de4 <HAL_ADCEx_InjectedConfigChannel+0x604>)
 8004d32:	e6fd      	b.n	8004b30 <HAL_ADCEx_InjectedConfigChannel+0x350>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d34:	4c2b      	ldr	r4, [pc, #172]	@ (8004de4 <HAL_ADCEx_InjectedConfigChannel+0x604>)
 8004d36:	e679      	b.n	8004a2c <HAL_ADCEx_InjectedConfigChannel+0x24c>
 8004d38:	f105 0808 	add.w	r8, r5, #8
  MODIFY_REG(*preg,
 8004d3c:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 8004d3e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004d42:	665c      	str	r4, [r3, #100]	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004d44:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d48:	68ac      	ldr	r4, [r5, #8]
 8004d4a:	68ae      	ldr	r6, [r5, #8]
 8004d4c:	f3ce 0712 	ubfx	r7, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d50:	46c4      	mov	ip, r8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004d52:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004d56:	4674      	mov	r4, lr
 8004d58:	2f00      	cmp	r7, #0
 8004d5a:	f47f af6b 	bne.w	8004c34 <HAL_ADCEx_InjectedConfigChannel+0x454>
 8004d5e:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8004d62:	e7b4      	b.n	8004cce <HAL_ADCEx_InjectedConfigChannel+0x4ee>
 8004d64:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 8004d68:	f8dc 4000 	ldr.w	r4, [ip]
 8004d6c:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004d70:	f8cc 4000 	str.w	r4, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004d74:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004d78:	68ec      	ldr	r4, [r5, #12]
 8004d7a:	68ed      	ldr	r5, [r5, #12]
 8004d7c:	f3ce 0612 	ubfx	r6, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d80:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d82:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004d86:	4674      	mov	r4, lr
 8004d88:	2e00      	cmp	r6, #0
 8004d8a:	f47f af64 	bne.w	8004c56 <HAL_ADCEx_InjectedConfigChannel+0x476>
 8004d8e:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8004d92:	e767      	b.n	8004c64 <HAL_ADCEx_InjectedConfigChannel+0x484>
  MODIFY_REG(*preg,
 8004d94:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8004d96:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004d9a:	661c      	str	r4, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004d9c:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004da0:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 8004da2:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8004da4:	f3ce 0712 	ubfx	r7, lr, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004da8:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004dac:	4674      	mov	r4, lr
 8004dae:	2f00      	cmp	r7, #0
 8004db0:	f47f af31 	bne.w	8004c16 <HAL_ADCEx_InjectedConfigChannel+0x436>
 8004db4:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8004db8:	e781      	b.n	8004cbe <HAL_ADCEx_InjectedConfigChannel+0x4de>
  MODIFY_REG(*preg,
 8004dba:	683c      	ldr	r4, [r7, #0]
 8004dbc:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004dc0:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004dc2:	680c      	ldr	r4, [r1, #0]
}
 8004dc4:	e554      	b.n	8004870 <HAL_ADCEx_InjectedConfigChannel+0x90>
 8004dc6:	2602      	movs	r6, #2
 8004dc8:	e6fd      	b.n	8004bc6 <HAL_ADCEx_InjectedConfigChannel+0x3e6>
 8004dca:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8004dce:	e6ed      	b.n	8004bac <HAL_ADCEx_InjectedConfigChannel+0x3cc>
 8004dd0:	4c05      	ldr	r4, [pc, #20]	@ (8004de8 <HAL_ADCEx_InjectedConfigChannel+0x608>)
 8004dd2:	e683      	b.n	8004adc <HAL_ADCEx_InjectedConfigChannel+0x2fc>
 8004dd4:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 8004dd8:	e680      	b.n	8004adc <HAL_ADCEx_InjectedConfigChannel+0x2fc>
 8004dda:	2602      	movs	r6, #2
 8004ddc:	e79b      	b.n	8004d16 <HAL_ADCEx_InjectedConfigChannel+0x536>
 8004dde:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 8004de2:	e78c      	b.n	8004cfe <HAL_ADCEx_InjectedConfigChannel+0x51e>
 8004de4:	50000300 	.word	0x50000300
 8004de8:	fe500000 	.word	0xfe500000

08004dec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004dec:	b470      	push	{r4, r5, r6}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004dee:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004df2:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8004df4:	2a01      	cmp	r2, #1
{
 8004df6:	b09d      	sub	sp, #116	@ 0x74
  __HAL_LOCK(hadc);
 8004df8:	d057      	beq.n	8004eaa <HAL_ADCEx_MultiModeConfigChannel+0xbe>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004dfa:	6802      	ldr	r2, [r0, #0]
 8004dfc:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004dfe:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8004e00:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004e02:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004e06:	9418      	str	r4, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 8004e08:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004e0c:	9419      	str	r4, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004e0e:	d00b      	beq.n	8004e28 <HAL_ADCEx_MultiModeConfigChannel+0x3c>
 8004e10:	4d4a      	ldr	r5, [pc, #296]	@ (8004f3c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004e12:	42aa      	cmp	r2, r5
 8004e14:	d047      	beq.n	8004ea6 <HAL_ADCEx_MultiModeConfigChannel+0xba>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e16:	6dda      	ldr	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004e18:	f883 4058 	strb.w	r4, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e1c:	f042 0220 	orr.w	r2, r2, #32
 8004e20:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004e22:	b01d      	add	sp, #116	@ 0x74
 8004e24:	bc70      	pop	{r4, r5, r6}
 8004e26:	4770      	bx	lr
 8004e28:	4845      	ldr	r0, [pc, #276]	@ (8004f40 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e2a:	6880      	ldr	r0, [r0, #8]
 8004e2c:	0740      	lsls	r0, r0, #29
 8004e2e:	d50b      	bpl.n	8004e48 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8004e30:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e32:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e34:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8004e38:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e3a:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8004e42:	b01d      	add	sp, #116	@ 0x74
 8004e44:	bc70      	pop	{r4, r5, r6}
 8004e46:	4770      	bx	lr
 8004e48:	6890      	ldr	r0, [r2, #8]
 8004e4a:	0740      	lsls	r0, r0, #29
 8004e4c:	d4f1      	bmi.n	8004e32 <HAL_ADCEx_MultiModeConfigChannel+0x46>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004e4e:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8004e52:	d02e      	beq.n	8004eb2 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
 8004e54:	483a      	ldr	r0, [pc, #232]	@ (8004f40 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004e56:	4282      	cmp	r2, r0
 8004e58:	d02b      	beq.n	8004eb2 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004e5a:	2e00      	cmp	r6, #0
 8004e5c:	d05a      	beq.n	8004f14 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004e5e:	4839      	ldr	r0, [pc, #228]	@ (8004f44 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8004e60:	684c      	ldr	r4, [r1, #4]
 8004e62:	6882      	ldr	r2, [r0, #8]
 8004e64:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004e68:	4322      	orrs	r2, r4
 8004e6a:	f893 4038 	ldrb.w	r4, [r3, #56]	@ 0x38
 8004e6e:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8004e72:	6082      	str	r2, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e74:	4a31      	ldr	r2, [pc, #196]	@ (8004f3c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004e76:	4c34      	ldr	r4, [pc, #208]	@ (8004f48 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8004e78:	6895      	ldr	r5, [r2, #8]
 8004e7a:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8004e7e:	6892      	ldr	r2, [r2, #8]
 8004e80:	68a4      	ldr	r4, [r4, #8]
 8004e82:	07e4      	lsls	r4, r4, #31
 8004e84:	d40d      	bmi.n	8004ea2 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e86:	432a      	orrs	r2, r5
 8004e88:	43d2      	mvns	r2, r2
 8004e8a:	f002 0201 	and.w	r2, r2, #1
 8004e8e:	b142      	cbz	r2, 8004ea2 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
        MODIFY_REG(tmpADC_Common->CCR,
 8004e90:	6884      	ldr	r4, [r0, #8]
 8004e92:	688a      	ldr	r2, [r1, #8]
 8004e94:	f424 6171 	bic.w	r1, r4, #3856	@ 0xf10
 8004e98:	4332      	orrs	r2, r6
 8004e9a:	f021 010f 	bic.w	r1, r1, #15
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	e7ca      	b.n	8004e3c <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8004ea6:	4829      	ldr	r0, [pc, #164]	@ (8004f4c <HAL_ADCEx_MultiModeConfigChannel+0x160>)
 8004ea8:	e7bf      	b.n	8004e2a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
  __HAL_LOCK(hadc);
 8004eaa:	2002      	movs	r0, #2
}
 8004eac:	b01d      	add	sp, #116	@ 0x74
 8004eae:	bc70      	pop	{r4, r5, r6}
 8004eb0:	4770      	bx	lr
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004eb2:	b1b6      	cbz	r6, 8004ee2 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004eb4:	4826      	ldr	r0, [pc, #152]	@ (8004f50 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8004eb6:	684c      	ldr	r4, [r1, #4]
 8004eb8:	6882      	ldr	r2, [r0, #8]
 8004eba:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004ebe:	4322      	orrs	r2, r4
 8004ec0:	f893 4038 	ldrb.w	r4, [r3, #56]	@ 0x38
 8004ec4:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8004ec8:	6082      	str	r2, [r0, #8]
 8004eca:	481d      	ldr	r0, [pc, #116]	@ (8004f40 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004ecc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004ed0:	6892      	ldr	r2, [r2, #8]
 8004ed2:	6880      	ldr	r0, [r0, #8]
 8004ed4:	07c0      	lsls	r0, r0, #31
 8004ed6:	d4e4      	bmi.n	8004ea2 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ed8:	43d2      	mvns	r2, r2
 8004eda:	481d      	ldr	r0, [pc, #116]	@ (8004f50 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8004edc:	f002 0201 	and.w	r2, r2, #1
 8004ee0:	e7d5      	b.n	8004e8e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004ee2:	491b      	ldr	r1, [pc, #108]	@ (8004f50 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8004ee4:	688a      	ldr	r2, [r1, #8]
 8004ee6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004eea:	608a      	str	r2, [r1, #8]
 8004eec:	4914      	ldr	r1, [pc, #80]	@ (8004f40 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004eee:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004ef2:	6892      	ldr	r2, [r2, #8]
 8004ef4:	6889      	ldr	r1, [r1, #8]
 8004ef6:	07cd      	lsls	r5, r1, #31
 8004ef8:	d4d3      	bmi.n	8004ea2 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004efa:	43d2      	mvns	r2, r2
 8004efc:	4914      	ldr	r1, [pc, #80]	@ (8004f50 <HAL_ADCEx_MultiModeConfigChannel+0x164>)
 8004efe:	f002 0201 	and.w	r2, r2, #1
 8004f02:	2a00      	cmp	r2, #0
 8004f04:	d0cd      	beq.n	8004ea2 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004f06:	688a      	ldr	r2, [r1, #8]
 8004f08:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8004f0c:	f022 020f 	bic.w	r2, r2, #15
 8004f10:	608a      	str	r2, [r1, #8]
 8004f12:	e7c6      	b.n	8004ea2 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004f14:	490b      	ldr	r1, [pc, #44]	@ (8004f44 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8004f16:	4c09      	ldr	r4, [pc, #36]	@ (8004f3c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004f18:	688a      	ldr	r2, [r1, #8]
 8004f1a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004f1e:	608a      	str	r2, [r1, #8]
 8004f20:	68a4      	ldr	r4, [r4, #8]
 8004f22:	f8d0 2408 	ldr.w	r2, [r0, #1032]	@ 0x408
 8004f26:	f500 60a0 	add.w	r0, r0, #1280	@ 0x500
 8004f2a:	6880      	ldr	r0, [r0, #8]
 8004f2c:	07c5      	lsls	r5, r0, #31
 8004f2e:	d4b8      	bmi.n	8004ea2 <HAL_ADCEx_MultiModeConfigChannel+0xb6>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004f30:	4322      	orrs	r2, r4
 8004f32:	43d2      	mvns	r2, r2
 8004f34:	f002 0201 	and.w	r2, r2, #1
 8004f38:	e7e3      	b.n	8004f02 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8004f3a:	bf00      	nop
 8004f3c:	50000400 	.word	0x50000400
 8004f40:	50000100 	.word	0x50000100
 8004f44:	50000700 	.word	0x50000700
 8004f48:	50000600 	.word	0x50000600
 8004f4c:	50000500 	.word	0x50000500
 8004f50:	50000300 	.word	0x50000300

08004f54 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f54:	4907      	ldr	r1, [pc, #28]	@ (8004f74 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004f56:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f58:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f5a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f5e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f62:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f64:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f66:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8004f6e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	e000ed00 	.word	0xe000ed00

08004f78 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f78:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe8 <HAL_NVIC_SetPriority+0x70>)
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f80:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f82:	f1c3 0e07 	rsb	lr, r3, #7
 8004f86:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f8a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f8e:	bf28      	it	cs
 8004f90:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f94:	f1bc 0f06 	cmp.w	ip, #6
 8004f98:	d91c      	bls.n	8004fd4 <HAL_NVIC_SetPriority+0x5c>
 8004f9a:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8004fa2:	fa03 f30c 	lsl.w	r3, r3, ip
 8004fa6:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004faa:	f04f 33ff 	mov.w	r3, #4294967295
 8004fae:	fa03 f30e 	lsl.w	r3, r3, lr
 8004fb2:	ea21 0303 	bic.w	r3, r1, r3
 8004fb6:	fa03 f30c 	lsl.w	r3, r3, ip
 8004fba:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fbc:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8004fbe:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fc0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8004fc2:	db0a      	blt.n	8004fda <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fc4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8004fc8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8004fcc:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004fd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fd4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004fd6:	4694      	mov	ip, r2
 8004fd8:	e7e7      	b.n	8004faa <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fda:	4a04      	ldr	r2, [pc, #16]	@ (8004fec <HAL_NVIC_SetPriority+0x74>)
 8004fdc:	f000 000f 	and.w	r0, r0, #15
 8004fe0:	4402      	add	r2, r0
 8004fe2:	7613      	strb	r3, [r2, #24]
 8004fe4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fe8:	e000ed00 	.word	0xe000ed00
 8004fec:	e000ecfc 	.word	0xe000ecfc

08004ff0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004ff0:	2800      	cmp	r0, #0
 8004ff2:	db07      	blt.n	8005004 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ff4:	4a04      	ldr	r2, [pc, #16]	@ (8005008 <HAL_NVIC_EnableIRQ+0x18>)
 8004ff6:	0941      	lsrs	r1, r0, #5
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	f000 001f 	and.w	r0, r0, #31
 8004ffe:	4083      	lsls	r3, r0
 8005000:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	e000e100 	.word	0xe000e100

0800500c <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 800500c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005010:	4905      	ldr	r1, [pc, #20]	@ (8005028 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005012:	4b06      	ldr	r3, [pc, #24]	@ (800502c <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005014:	68ca      	ldr	r2, [r1, #12]
 8005016:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800501a:	4313      	orrs	r3, r2
 800501c:	60cb      	str	r3, [r1, #12]
 800501e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005022:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8005024:	e7fd      	b.n	8005022 <HAL_NVIC_SystemReset+0x16>
 8005026:	bf00      	nop
 8005028:	e000ed00 	.word	0xe000ed00
 800502c:	05fa0004 	.word	0x05fa0004

08005030 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005030:	3801      	subs	r0, #1
 8005032:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8005036:	d301      	bcc.n	800503c <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005038:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800503a:	4770      	bx	lr
{
 800503c:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800503e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005042:	4c07      	ldr	r4, [pc, #28]	@ (8005060 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005044:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005046:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 800504a:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800504e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005050:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005052:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005054:	619a      	str	r2, [r3, #24]
}
 8005056:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800505a:	6119      	str	r1, [r3, #16]
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	e000ed00 	.word	0xe000ed00

08005064 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop

08005068 <HAL_SYSTICK_IRQHandler>:
{
 8005068:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800506a:	f7ff fffb 	bl	8005064 <HAL_SYSTICK_Callback>
}
 800506e:	bd08      	pop	{r3, pc}

08005070 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005070:	2800      	cmp	r0, #0
 8005072:	d076      	beq.n	8005162 <HAL_DMA_Init+0xf2>
{
 8005074:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005076:	4a3c      	ldr	r2, [pc, #240]	@ (8005168 <HAL_DMA_Init+0xf8>)
 8005078:	6804      	ldr	r4, [r0, #0]
 800507a:	4294      	cmp	r4, r2
 800507c:	4603      	mov	r3, r0
 800507e:	d95c      	bls.n	800513a <HAL_DMA_Init+0xca>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005080:	493a      	ldr	r1, [pc, #232]	@ (800516c <HAL_DMA_Init+0xfc>)
 8005082:	4a3b      	ldr	r2, [pc, #236]	@ (8005170 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA2;
 8005084:	483b      	ldr	r0, [pc, #236]	@ (8005174 <HAL_DMA_Init+0x104>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005086:	4421      	add	r1, r4
 8005088:	fba2 2101 	umull	r2, r1, r2, r1
 800508c:	0909      	lsrs	r1, r1, #4
 800508e:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005090:	2202      	movs	r2, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005092:	689d      	ldr	r5, [r3, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 8005094:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8005098:	68da      	ldr	r2, [r3, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800509a:	4e35      	ldr	r6, [pc, #212]	@ (8005170 <HAL_DMA_Init+0x100>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800509c:	4f36      	ldr	r7, [pc, #216]	@ (8005178 <HAL_DMA_Init+0x108>)
 800509e:	e9c3 0110 	strd	r0, r1, [r3, #64]	@ 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050a2:	6918      	ldr	r0, [r3, #16]
  tmp |=  hdma->Init.Direction        |
 80050a4:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80050a6:	4302      	orrs	r2, r0
 80050a8:	6958      	ldr	r0, [r3, #20]
 80050aa:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050ac:	6998      	ldr	r0, [r3, #24]
 80050ae:	4302      	orrs	r2, r0
  tmp = hdma->Instance->CCR;
 80050b0:	6820      	ldr	r0, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80050b2:	f420 4cff 	bic.w	ip, r0, #32640	@ 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050b6:	69d8      	ldr	r0, [r3, #28]
 80050b8:	4302      	orrs	r2, r0
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80050ba:	b2e0      	uxtb	r0, r4
 80050bc:	3808      	subs	r0, #8
 80050be:	fba6 6000 	umull	r6, r0, r6, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80050c2:	6a1e      	ldr	r6, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80050c4:	f02c 0c70 	bic.w	ip, ip, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80050c8:	4332      	orrs	r2, r6
  tmp |=  hdma->Init.Direction        |
 80050ca:	ea42 020c 	orr.w	r2, r2, ip
  hdma->Instance->CCR = tmp;
 80050ce:	6022      	str	r2, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80050d0:	4e25      	ldr	r6, [pc, #148]	@ (8005168 <HAL_DMA_Init+0xf8>)
 80050d2:	4a2a      	ldr	r2, [pc, #168]	@ (800517c <HAL_DMA_Init+0x10c>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80050d4:	f3c0 1004 	ubfx	r0, r0, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80050d8:	42b4      	cmp	r4, r6
 80050da:	bf98      	it	ls
 80050dc:	463a      	movls	r2, r7
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80050de:	f206 4679 	addw	r6, r6, #1145	@ 0x479
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80050e2:	2401      	movs	r4, #1
 80050e4:	fa04 f000 	lsl.w	r0, r4, r0
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80050e8:	64de      	str	r6, [r3, #76]	@ 0x4c
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80050ea:	f5b5 4f80 	cmp.w	r5, #16384	@ 0x4000
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80050ee:	eb01 0602 	add.w	r6, r1, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80050f2:	6518      	str	r0, [r3, #80]	@ 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80050f4:	649e      	str	r6, [r3, #72]	@ 0x48
 80050f6:	ea4f 0191 	mov.w	r1, r1, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80050fa:	d027      	beq.n	800514c <HAL_DMA_Init+0xdc>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80050fc:	685e      	ldr	r6, [r3, #4]
 80050fe:	b2f5      	uxtb	r5, r6
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005100:	3e01      	subs	r6, #1
 8005102:	2e03      	cmp	r6, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005104:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005108:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800510c:	d824      	bhi.n	8005158 <HAL_DMA_Init+0xe8>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800510e:	4a1c      	ldr	r2, [pc, #112]	@ (8005180 <HAL_DMA_Init+0x110>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005110:	481c      	ldr	r0, [pc, #112]	@ (8005184 <HAL_DMA_Init+0x114>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005112:	442a      	add	r2, r5
 8005114:	0092      	lsls	r2, r2, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005116:	3d01      	subs	r5, #1
 8005118:	40ac      	lsls	r4, r5
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800511a:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800511c:	e9c3 2015 	strd	r2, r0, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005120:	65dc      	str	r4, [r3, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005122:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005124:	4a18      	ldr	r2, [pc, #96]	@ (8005188 <HAL_DMA_Init+0x118>)
 8005126:	6454      	str	r4, [r2, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005128:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 800512a:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800512c:	63d8      	str	r0, [r3, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 800512e:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8005132:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8005136:	bcf0      	pop	{r4, r5, r6, r7}
 8005138:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800513a:	4914      	ldr	r1, [pc, #80]	@ (800518c <HAL_DMA_Init+0x11c>)
 800513c:	4a0c      	ldr	r2, [pc, #48]	@ (8005170 <HAL_DMA_Init+0x100>)
    hdma->DmaBaseAddress = DMA1;
 800513e:	4814      	ldr	r0, [pc, #80]	@ (8005190 <HAL_DMA_Init+0x120>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005140:	4421      	add	r1, r4
 8005142:	fba2 2101 	umull	r2, r1, r2, r1
 8005146:	0909      	lsrs	r1, r1, #4
 8005148:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 800514a:	e7a1      	b.n	8005090 <HAL_DMA_Init+0x20>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800514c:	2400      	movs	r4, #0
 800514e:	605c      	str	r4, [r3, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005150:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005154:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    hdma->DMAmuxRequestGen = 0U;
 8005158:	2200      	movs	r2, #0
 800515a:	e9c3 2215 	strd	r2, r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800515e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005160:	e7e2      	b.n	8005128 <HAL_DMA_Init+0xb8>
    return HAL_ERROR;
 8005162:	2001      	movs	r0, #1
}
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	40020407 	.word	0x40020407
 800516c:	bffdfbf8 	.word	0xbffdfbf8
 8005170:	cccccccd 	.word	0xcccccccd
 8005174:	40020400 	.word	0x40020400
 8005178:	40020800 	.word	0x40020800
 800517c:	40020820 	.word	0x40020820
 8005180:	1000823f 	.word	0x1000823f
 8005184:	40020940 	.word	0x40020940
 8005188:	40020900 	.word	0x40020900
 800518c:	bffdfff8 	.word	0xbffdfff8
 8005190:	40020000 	.word	0x40020000

08005194 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005198:	680c      	ldr	r4, [r1, #0]
{
 800519a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 800519c:	2c00      	cmp	r4, #0
 800519e:	f000 8089 	beq.w	80052b4 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 80051a2:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80051a4:	f04f 0b01 	mov.w	fp, #1
 80051a8:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 80051ac:	ea1e 0a04 	ands.w	sl, lr, r4
 80051b0:	d07b      	beq.n	80052aa <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051b2:	684d      	ldr	r5, [r1, #4]
 80051b4:	f005 0203 	and.w	r2, r5, #3
 80051b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051bc:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051be:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051c2:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051c6:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051ca:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051ce:	d974      	bls.n	80052ba <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051d0:	2a03      	cmp	r2, #3
 80051d2:	f040 80b0 	bne.w	8005336 <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051d6:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 80051da:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80051de:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051e2:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80051e4:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80051e8:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80051ea:	d05e      	beq.n	80052aa <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051ec:	4f66      	ldr	r7, [pc, #408]	@ (8005388 <HAL_GPIO_Init+0x1f4>)
 80051ee:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80051f0:	f042 0201 	orr.w	r2, r2, #1
 80051f4:	663a      	str	r2, [r7, #96]	@ 0x60
 80051f6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80051f8:	f002 0201 	and.w	r2, r2, #1
 80051fc:	9203      	str	r2, [sp, #12]
 80051fe:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005200:	f023 0203 	bic.w	r2, r3, #3
 8005204:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8005208:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800520c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8005210:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005212:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005216:	260f      	movs	r6, #15
 8005218:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800521c:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005220:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005224:	d01d      	beq.n	8005262 <HAL_GPIO_Init+0xce>
 8005226:	4e59      	ldr	r6, [pc, #356]	@ (800538c <HAL_GPIO_Init+0x1f8>)
 8005228:	42b0      	cmp	r0, r6
 800522a:	f000 8097 	beq.w	800535c <HAL_GPIO_Init+0x1c8>
 800522e:	4e58      	ldr	r6, [pc, #352]	@ (8005390 <HAL_GPIO_Init+0x1fc>)
 8005230:	42b0      	cmp	r0, r6
 8005232:	f000 809a 	beq.w	800536a <HAL_GPIO_Init+0x1d6>
 8005236:	f8df e160 	ldr.w	lr, [pc, #352]	@ 8005398 <HAL_GPIO_Init+0x204>
 800523a:	4570      	cmp	r0, lr
 800523c:	f000 8087 	beq.w	800534e <HAL_GPIO_Init+0x1ba>
 8005240:	f8df e158 	ldr.w	lr, [pc, #344]	@ 800539c <HAL_GPIO_Init+0x208>
 8005244:	4570      	cmp	r0, lr
 8005246:	f000 8097 	beq.w	8005378 <HAL_GPIO_Init+0x1e4>
 800524a:	f8df e154 	ldr.w	lr, [pc, #340]	@ 80053a0 <HAL_GPIO_Init+0x20c>
 800524e:	4570      	cmp	r0, lr
 8005250:	bf0c      	ite	eq
 8005252:	f04f 0e05 	moveq.w	lr, #5
 8005256:	f04f 0e06 	movne.w	lr, #6
 800525a:	fa0e fc0c 	lsl.w	ip, lr, ip
 800525e:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005262:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005264:	4a4b      	ldr	r2, [pc, #300]	@ (8005394 <HAL_GPIO_Init+0x200>)
 8005266:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005268:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 800526a:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800526e:	4e49      	ldr	r6, [pc, #292]	@ (8005394 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8005270:	bf54      	ite	pl
 8005272:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8005274:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8005278:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 800527a:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800527c:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800527e:	4e45      	ldr	r6, [pc, #276]	@ (8005394 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8005280:	bf54      	ite	pl
 8005282:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8005284:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8005288:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 800528a:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800528c:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 800528e:	4e41      	ldr	r6, [pc, #260]	@ (8005394 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8005290:	bf54      	ite	pl
 8005292:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8005294:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8005298:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800529a:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800529c:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 800529e:	4d3d      	ldr	r5, [pc, #244]	@ (8005394 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 80052a0:	bf54      	ite	pl
 80052a2:	403a      	andpl	r2, r7
          temp |= iocurrent;
 80052a4:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 80052a8:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 80052aa:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80052ac:	fa34 f203 	lsrs.w	r2, r4, r3
 80052b0:	f47f af7a 	bne.w	80051a8 <HAL_GPIO_Init+0x14>
  }
}
 80052b4:	b005      	add	sp, #20
 80052b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 80052ba:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052be:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80052c0:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052c4:	fa06 f80c 	lsl.w	r8, r6, ip
 80052c8:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 80052cc:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 80052d0:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052d4:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80052d6:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052da:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 80052de:	fa0e fe03 	lsl.w	lr, lr, r3
 80052e2:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 80052e6:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 80052ea:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052ee:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052f2:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052f6:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052fa:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80052fc:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005300:	f47f af69 	bne.w	80051d6 <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005304:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8005306:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800530a:	f003 0e07 	and.w	lr, r3, #7
 800530e:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8005312:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005316:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 800531a:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800531e:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005320:	260f      	movs	r6, #15
 8005322:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005326:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005328:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800532c:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8005330:	f8c8 e020 	str.w	lr, [r8, #32]
 8005334:	e74f      	b.n	80051d6 <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 8005336:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800533a:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800533c:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005340:	fa06 fe0c 	lsl.w	lr, r6, ip
 8005344:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8005348:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800534c:	e743      	b.n	80051d6 <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800534e:	f04f 0e03 	mov.w	lr, #3
 8005352:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005356:	ea47 070c 	orr.w	r7, r7, ip
 800535a:	e782      	b.n	8005262 <HAL_GPIO_Init+0xce>
 800535c:	f04f 0e01 	mov.w	lr, #1
 8005360:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005364:	ea47 070c 	orr.w	r7, r7, ip
 8005368:	e77b      	b.n	8005262 <HAL_GPIO_Init+0xce>
 800536a:	f04f 0e02 	mov.w	lr, #2
 800536e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005372:	ea47 070c 	orr.w	r7, r7, ip
 8005376:	e774      	b.n	8005262 <HAL_GPIO_Init+0xce>
 8005378:	f04f 0e04 	mov.w	lr, #4
 800537c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8005380:	ea47 070c 	orr.w	r7, r7, ip
 8005384:	e76d      	b.n	8005262 <HAL_GPIO_Init+0xce>
 8005386:	bf00      	nop
 8005388:	40021000 	.word	0x40021000
 800538c:	48000400 	.word	0x48000400
 8005390:	48000800 	.word	0x48000800
 8005394:	40010400 	.word	0x40010400
 8005398:	48000c00 	.word	0x48000c00
 800539c:	48001000 	.word	0x48001000
 80053a0:	48001400 	.word	0x48001400

080053a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80053a4:	b10a      	cbz	r2, 80053aa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80053a6:	6181      	str	r1, [r0, #24]
 80053a8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80053aa:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop

080053b0 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053b0:	4a35      	ldr	r2, [pc, #212]	@ (8005488 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80053b2:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80053b4:	b960      	cbnz	r0, 80053d0 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80053ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053be:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053c2:	d01b      	beq.n	80053fc <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80053cc:	2000      	movs	r0, #0
}
 80053ce:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053d0:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80053d4:	d006      	beq.n	80053e4 <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80053d6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80053da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80053de:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80053e0:	2000      	movs	r0, #0
}
 80053e2:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80053e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053ec:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053f0:	d029      	beq.n	8005446 <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053f6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80053fa:	e7f1      	b.n	80053e0 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005400:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005404:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005406:	4821      	ldr	r0, [pc, #132]	@ (800548c <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005408:	4921      	ldr	r1, [pc, #132]	@ (8005490 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800540a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800540e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005412:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005414:	6803      	ldr	r3, [r0, #0]
 8005416:	2032      	movs	r0, #50	@ 0x32
 8005418:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800541c:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800541e:	fba1 1303 	umull	r1, r3, r1, r3
 8005422:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005424:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005426:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800542a:	d506      	bpl.n	800543a <HAL_PWREx_ControlVoltageScaling+0x8a>
 800542c:	e000      	b.n	8005430 <HAL_PWREx_ControlVoltageScaling+0x80>
 800542e:	b123      	cbz	r3, 800543a <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005430:	6951      	ldr	r1, [r2, #20]
 8005432:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005434:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005438:	d4f9      	bmi.n	800542e <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800543a:	4b13      	ldr	r3, [pc, #76]	@ (8005488 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	055b      	lsls	r3, r3, #21
 8005440:	d5ce      	bpl.n	80053e0 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8005442:	2003      	movs	r0, #3
 8005444:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800544a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800544e:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005450:	480e      	ldr	r0, [pc, #56]	@ (800548c <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8005452:	490f      	ldr	r1, [pc, #60]	@ (8005490 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005454:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005458:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800545c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800545e:	6803      	ldr	r3, [r0, #0]
 8005460:	2032      	movs	r0, #50	@ 0x32
 8005462:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005466:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005468:	fba1 1303 	umull	r1, r3, r1, r3
 800546c:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800546e:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005470:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005474:	d5e1      	bpl.n	800543a <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005476:	e001      	b.n	800547c <HAL_PWREx_ControlVoltageScaling+0xcc>
 8005478:	2b00      	cmp	r3, #0
 800547a:	d0de      	beq.n	800543a <HAL_PWREx_ControlVoltageScaling+0x8a>
 800547c:	6951      	ldr	r1, [r2, #20]
 800547e:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8005480:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005484:	d5d9      	bpl.n	800543a <HAL_PWREx_ControlVoltageScaling+0x8a>
 8005486:	e7f7      	b.n	8005478 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8005488:	40007000 	.word	0x40007000
 800548c:	2000047c 	.word	0x2000047c
 8005490:	431bde83 	.word	0x431bde83

08005494 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005494:	4a02      	ldr	r2, [pc, #8]	@ (80054a0 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005496:	6893      	ldr	r3, [r2, #8]
 8005498:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800549c:	6093      	str	r3, [r2, #8]
}
 800549e:	4770      	bx	lr
 80054a0:	40007000 	.word	0x40007000

080054a4 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054a4:	2800      	cmp	r0, #0
 80054a6:	f000 81bd 	beq.w	8005824 <HAL_RCC_OscConfig+0x380>
{
 80054aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054ae:	6803      	ldr	r3, [r0, #0]
 80054b0:	07d9      	lsls	r1, r3, #31
{
 80054b2:	b082      	sub	sp, #8
 80054b4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054b6:	d512      	bpl.n	80054de <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054b8:	49a6      	ldr	r1, [pc, #664]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 80054ba:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054bc:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054be:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80054c2:	2a0c      	cmp	r2, #12
 80054c4:	f000 80d0 	beq.w	8005668 <HAL_RCC_OscConfig+0x1c4>
 80054c8:	2a08      	cmp	r2, #8
 80054ca:	f040 80d2 	bne.w	8005672 <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054ce:	4aa1      	ldr	r2, [pc, #644]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 80054d0:	6812      	ldr	r2, [r2, #0]
 80054d2:	0392      	lsls	r2, r2, #14
 80054d4:	d503      	bpl.n	80054de <HAL_RCC_OscConfig+0x3a>
 80054d6:	6862      	ldr	r2, [r4, #4]
 80054d8:	2a00      	cmp	r2, #0
 80054da:	f000 8137 	beq.w	800574c <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054de:	079a      	lsls	r2, r3, #30
 80054e0:	d522      	bpl.n	8005528 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054e2:	4a9c      	ldr	r2, [pc, #624]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 80054e4:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054e6:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054e8:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80054ec:	2b0c      	cmp	r3, #12
 80054ee:	f000 80f8 	beq.w	80056e2 <HAL_RCC_OscConfig+0x23e>
 80054f2:	2b04      	cmp	r3, #4
 80054f4:	f040 80fa 	bne.w	80056ec <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054f8:	4b96      	ldr	r3, [pc, #600]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	055b      	lsls	r3, r3, #21
 80054fe:	d503      	bpl.n	8005508 <HAL_RCC_OscConfig+0x64>
 8005500:	68e3      	ldr	r3, [r4, #12]
 8005502:	2b00      	cmp	r3, #0
 8005504:	f000 8122 	beq.w	800574c <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005508:	4a92      	ldr	r2, [pc, #584]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 800550a:	6920      	ldr	r0, [r4, #16]
 800550c:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800550e:	4992      	ldr	r1, [pc, #584]	@ (8005758 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005510:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005514:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8005518:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800551a:	6808      	ldr	r0, [r1, #0]
 800551c:	f7fe fbf6 	bl	8003d0c <HAL_InitTick>
 8005520:	2800      	cmp	r0, #0
 8005522:	f040 8113 	bne.w	800574c <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005526:	6823      	ldr	r3, [r4, #0]
 8005528:	071a      	lsls	r2, r3, #28
 800552a:	d519      	bpl.n	8005560 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800552c:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800552e:	4d89      	ldr	r5, [pc, #548]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 80c2 	beq.w	80056ba <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 8005536:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800553a:	f043 0301 	orr.w	r3, r3, #1
 800553e:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005542:	f7fe fc2d 	bl	8003da0 <HAL_GetTick>
 8005546:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005548:	e005      	b.n	8005556 <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800554a:	f7fe fc29 	bl	8003da0 <HAL_GetTick>
 800554e:	1b80      	subs	r0, r0, r6
 8005550:	2802      	cmp	r0, #2
 8005552:	f200 8117 	bhi.w	8005784 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005556:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800555a:	079b      	lsls	r3, r3, #30
 800555c:	d5f5      	bpl.n	800554a <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800555e:	6823      	ldr	r3, [r4, #0]
 8005560:	075d      	lsls	r5, r3, #29
 8005562:	d541      	bpl.n	80055e8 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005564:	4b7b      	ldr	r3, [pc, #492]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 8005566:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005568:	00d0      	lsls	r0, r2, #3
 800556a:	f100 810f 	bmi.w	800578c <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800556e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005570:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005574:	659a      	str	r2, [r3, #88]	@ 0x58
 8005576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800557c:	9301      	str	r3, [sp, #4]
 800557e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005580:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005582:	4e76      	ldr	r6, [pc, #472]	@ (800575c <HAL_RCC_OscConfig+0x2b8>)
 8005584:	6833      	ldr	r3, [r6, #0]
 8005586:	05d9      	lsls	r1, r3, #23
 8005588:	f140 812e 	bpl.w	80057e8 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800558c:	68a3      	ldr	r3, [r4, #8]
 800558e:	2b01      	cmp	r3, #1
 8005590:	f000 80fe 	beq.w	8005790 <HAL_RCC_OscConfig+0x2ec>
 8005594:	2b05      	cmp	r3, #5
 8005596:	f000 8184 	beq.w	80058a2 <HAL_RCC_OscConfig+0x3fe>
 800559a:	4e6e      	ldr	r6, [pc, #440]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 800559c:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 80055a0:	f022 0201 	bic.w	r2, r2, #1
 80055a4:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 80055a8:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 80055ac:	f022 0204 	bic.w	r2, r2, #4
 80055b0:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f040 80f2 	bne.w	800579e <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ba:	f7fe fbf1 	bl	8003da0 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055be:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80055c2:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055c4:	e005      	b.n	80055d2 <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055c6:	f7fe fbeb 	bl	8003da0 <HAL_GetTick>
 80055ca:	1bc0      	subs	r0, r0, r7
 80055cc:	4540      	cmp	r0, r8
 80055ce:	f200 80d9 	bhi.w	8005784 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80055d2:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 80055d6:	0799      	lsls	r1, r3, #30
 80055d8:	d4f5      	bmi.n	80055c6 <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80055da:	b125      	cbz	r5, 80055e6 <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055dc:	4a5d      	ldr	r2, [pc, #372]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 80055de:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80055e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055e4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80055e6:	6823      	ldr	r3, [r4, #0]
 80055e8:	069a      	lsls	r2, r3, #26
 80055ea:	d518      	bpl.n	800561e <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055ec:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80055ee:	4d59      	ldr	r5, [pc, #356]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f000 80e5 	beq.w	80057c0 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 80055f6:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80055fa:	f043 0301 	orr.w	r3, r3, #1
 80055fe:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005602:	f7fe fbcd 	bl	8003da0 <HAL_GetTick>
 8005606:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005608:	e005      	b.n	8005616 <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800560a:	f7fe fbc9 	bl	8003da0 <HAL_GetTick>
 800560e:	1b80      	subs	r0, r0, r6
 8005610:	2802      	cmp	r0, #2
 8005612:	f200 80b7 	bhi.w	8005784 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005616:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800561a:	079b      	lsls	r3, r3, #30
 800561c:	d5f5      	bpl.n	800560a <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800561e:	69e3      	ldr	r3, [r4, #28]
 8005620:	b1f3      	cbz	r3, 8005660 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005622:	4d4c      	ldr	r5, [pc, #304]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 8005624:	68aa      	ldr	r2, [r5, #8]
 8005626:	f002 020c 	and.w	r2, r2, #12
 800562a:	2a0c      	cmp	r2, #12
 800562c:	f000 8147 	beq.w	80058be <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005630:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005632:	682b      	ldr	r3, [r5, #0]
 8005634:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005638:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800563a:	f000 80f5 	beq.w	8005828 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800563e:	f7fe fbaf 	bl	8003da0 <HAL_GetTick>
 8005642:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005644:	e005      	b.n	8005652 <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005646:	f7fe fbab 	bl	8003da0 <HAL_GetTick>
 800564a:	1b00      	subs	r0, r0, r4
 800564c:	2802      	cmp	r0, #2
 800564e:	f200 8099 	bhi.w	8005784 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005652:	682b      	ldr	r3, [r5, #0]
 8005654:	019b      	lsls	r3, r3, #6
 8005656:	d4f6      	bmi.n	8005646 <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005658:	68ea      	ldr	r2, [r5, #12]
 800565a:	4b41      	ldr	r3, [pc, #260]	@ (8005760 <HAL_RCC_OscConfig+0x2bc>)
 800565c:	4013      	ands	r3, r2
 800565e:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8005660:	2000      	movs	r0, #0
}
 8005662:	b002      	add	sp, #8
 8005664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005668:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800566c:	2903      	cmp	r1, #3
 800566e:	f43f af2e 	beq.w	80054ce <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005672:	6863      	ldr	r3, [r4, #4]
 8005674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005678:	d055      	beq.n	8005726 <HAL_RCC_OscConfig+0x282>
 800567a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800567e:	f000 80c4 	beq.w	800580a <HAL_RCC_OscConfig+0x366>
 8005682:	4d34      	ldr	r5, [pc, #208]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 8005684:	682a      	ldr	r2, [r5, #0]
 8005686:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800568a:	602a      	str	r2, [r5, #0]
 800568c:	682a      	ldr	r2, [r5, #0]
 800568e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005692:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005694:	2b00      	cmp	r3, #0
 8005696:	d14b      	bne.n	8005730 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8005698:	f7fe fb82 	bl	8003da0 <HAL_GetTick>
 800569c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800569e:	e004      	b.n	80056aa <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056a0:	f7fe fb7e 	bl	8003da0 <HAL_GetTick>
 80056a4:	1b80      	subs	r0, r0, r6
 80056a6:	2864      	cmp	r0, #100	@ 0x64
 80056a8:	d86c      	bhi.n	8005784 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056aa:	682b      	ldr	r3, [r5, #0]
 80056ac:	0399      	lsls	r1, r3, #14
 80056ae:	d4f7      	bmi.n	80056a0 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056b0:	6823      	ldr	r3, [r4, #0]
 80056b2:	079a      	lsls	r2, r3, #30
 80056b4:	f57f af38 	bpl.w	8005528 <HAL_RCC_OscConfig+0x84>
 80056b8:	e713      	b.n	80054e2 <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 80056ba:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80056be:	f023 0301 	bic.w	r3, r3, #1
 80056c2:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 80056c6:	f7fe fb6b 	bl	8003da0 <HAL_GetTick>
 80056ca:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80056cc:	e004      	b.n	80056d8 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056ce:	f7fe fb67 	bl	8003da0 <HAL_GetTick>
 80056d2:	1b80      	subs	r0, r0, r6
 80056d4:	2802      	cmp	r0, #2
 80056d6:	d855      	bhi.n	8005784 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80056d8:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 80056dc:	079f      	lsls	r7, r3, #30
 80056de:	d4f6      	bmi.n	80056ce <HAL_RCC_OscConfig+0x22a>
 80056e0:	e73d      	b.n	800555e <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80056e2:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80056e6:	2a02      	cmp	r2, #2
 80056e8:	f43f af06 	beq.w	80054f8 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056ec:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80056ee:	4d19      	ldr	r5, [pc, #100]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d037      	beq.n	8005764 <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 80056f4:	682b      	ldr	r3, [r5, #0]
 80056f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056fa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80056fc:	f7fe fb50 	bl	8003da0 <HAL_GetTick>
 8005700:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005702:	e004      	b.n	800570e <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005704:	f7fe fb4c 	bl	8003da0 <HAL_GetTick>
 8005708:	1b80      	subs	r0, r0, r6
 800570a:	2802      	cmp	r0, #2
 800570c:	d83a      	bhi.n	8005784 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800570e:	682b      	ldr	r3, [r5, #0]
 8005710:	055f      	lsls	r7, r3, #21
 8005712:	d5f7      	bpl.n	8005704 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005714:	686b      	ldr	r3, [r5, #4]
 8005716:	6922      	ldr	r2, [r4, #16]
 8005718:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800571c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005720:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	e700      	b.n	8005528 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005726:	4a0b      	ldr	r2, [pc, #44]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
 8005728:	6813      	ldr	r3, [r2, #0]
 800572a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800572e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005730:	f7fe fb36 	bl	8003da0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005734:	4e07      	ldr	r6, [pc, #28]	@ (8005754 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 8005736:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005738:	e004      	b.n	8005744 <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800573a:	f7fe fb31 	bl	8003da0 <HAL_GetTick>
 800573e:	1b40      	subs	r0, r0, r5
 8005740:	2864      	cmp	r0, #100	@ 0x64
 8005742:	d81f      	bhi.n	8005784 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005744:	6833      	ldr	r3, [r6, #0]
 8005746:	039f      	lsls	r7, r3, #14
 8005748:	d5f7      	bpl.n	800573a <HAL_RCC_OscConfig+0x296>
 800574a:	e7b1      	b.n	80056b0 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 800574c:	2001      	movs	r0, #1
}
 800574e:	b002      	add	sp, #8
 8005750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005754:	40021000 	.word	0x40021000
 8005758:	20000484 	.word	0x20000484
 800575c:	40007000 	.word	0x40007000
 8005760:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 8005764:	682b      	ldr	r3, [r5, #0]
 8005766:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800576a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800576c:	f7fe fb18 	bl	8003da0 <HAL_GetTick>
 8005770:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005772:	682b      	ldr	r3, [r5, #0]
 8005774:	0559      	lsls	r1, r3, #21
 8005776:	f57f aed6 	bpl.w	8005526 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800577a:	f7fe fb11 	bl	8003da0 <HAL_GetTick>
 800577e:	1b80      	subs	r0, r0, r6
 8005780:	2802      	cmp	r0, #2
 8005782:	d9f6      	bls.n	8005772 <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 8005784:	2003      	movs	r0, #3
}
 8005786:	b002      	add	sp, #8
 8005788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 800578c:	2500      	movs	r5, #0
 800578e:	e6f8      	b.n	8005582 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005790:	4a65      	ldr	r2, [pc, #404]	@ (8005928 <HAL_RCC_OscConfig+0x484>)
 8005792:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8005796:	f043 0301 	orr.w	r3, r3, #1
 800579a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 800579e:	f7fe faff 	bl	8003da0 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057a2:	4f61      	ldr	r7, [pc, #388]	@ (8005928 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 80057a4:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057a6:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057aa:	e004      	b.n	80057b6 <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057ac:	f7fe faf8 	bl	8003da0 <HAL_GetTick>
 80057b0:	1b80      	subs	r0, r0, r6
 80057b2:	4540      	cmp	r0, r8
 80057b4:	d8e6      	bhi.n	8005784 <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80057ba:	079b      	lsls	r3, r3, #30
 80057bc:	d5f6      	bpl.n	80057ac <HAL_RCC_OscConfig+0x308>
 80057be:	e70c      	b.n	80055da <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 80057c0:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80057c4:	f023 0301 	bic.w	r3, r3, #1
 80057c8:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80057cc:	f7fe fae8 	bl	8003da0 <HAL_GetTick>
 80057d0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80057d2:	e004      	b.n	80057de <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057d4:	f7fe fae4 	bl	8003da0 <HAL_GetTick>
 80057d8:	1b80      	subs	r0, r0, r6
 80057da:	2802      	cmp	r0, #2
 80057dc:	d8d2      	bhi.n	8005784 <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80057de:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80057e2:	079f      	lsls	r7, r3, #30
 80057e4:	d4f6      	bmi.n	80057d4 <HAL_RCC_OscConfig+0x330>
 80057e6:	e71a      	b.n	800561e <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057e8:	6833      	ldr	r3, [r6, #0]
 80057ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057ee:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80057f0:	f7fe fad6 	bl	8003da0 <HAL_GetTick>
 80057f4:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057f6:	6833      	ldr	r3, [r6, #0]
 80057f8:	05da      	lsls	r2, r3, #23
 80057fa:	f53f aec7 	bmi.w	800558c <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057fe:	f7fe facf 	bl	8003da0 <HAL_GetTick>
 8005802:	1bc0      	subs	r0, r0, r7
 8005804:	2802      	cmp	r0, #2
 8005806:	d9f6      	bls.n	80057f6 <HAL_RCC_OscConfig+0x352>
 8005808:	e7bc      	b.n	8005784 <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800580a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800580e:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005820:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005822:	e785      	b.n	8005730 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 8005824:	2001      	movs	r0, #1
}
 8005826:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8005828:	f7fe faba 	bl	8003da0 <HAL_GetTick>
 800582c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800582e:	e004      	b.n	800583a <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005830:	f7fe fab6 	bl	8003da0 <HAL_GetTick>
 8005834:	1b80      	subs	r0, r0, r6
 8005836:	2802      	cmp	r0, #2
 8005838:	d8a4      	bhi.n	8005784 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800583a:	682b      	ldr	r3, [r5, #0]
 800583c:	0199      	lsls	r1, r3, #6
 800583e:	d4f7      	bmi.n	8005830 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005840:	68e9      	ldr	r1, [r5, #12]
 8005842:	4b3a      	ldr	r3, [pc, #232]	@ (800592c <HAL_RCC_OscConfig+0x488>)
 8005844:	6a22      	ldr	r2, [r4, #32]
 8005846:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005848:	4e37      	ldr	r6, [pc, #220]	@ (8005928 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800584a:	400b      	ands	r3, r1
 800584c:	4313      	orrs	r3, r2
 800584e:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 8005852:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005856:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 800585a:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 800585e:	3801      	subs	r0, #1
 8005860:	0849      	lsrs	r1, r1, #1
 8005862:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005866:	3901      	subs	r1, #1
 8005868:	0852      	lsrs	r2, r2, #1
 800586a:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800586e:	3a01      	subs	r2, #1
 8005870:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8005874:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8005876:	682b      	ldr	r3, [r5, #0]
 8005878:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800587c:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800587e:	68eb      	ldr	r3, [r5, #12]
 8005880:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005884:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8005886:	f7fe fa8b 	bl	8003da0 <HAL_GetTick>
 800588a:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800588c:	e005      	b.n	800589a <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800588e:	f7fe fa87 	bl	8003da0 <HAL_GetTick>
 8005892:	1b00      	subs	r0, r0, r4
 8005894:	2802      	cmp	r0, #2
 8005896:	f63f af75 	bhi.w	8005784 <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800589a:	6833      	ldr	r3, [r6, #0]
 800589c:	019a      	lsls	r2, r3, #6
 800589e:	d5f6      	bpl.n	800588e <HAL_RCC_OscConfig+0x3ea>
 80058a0:	e6de      	b.n	8005660 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058a2:	4b21      	ldr	r3, [pc, #132]	@ (8005928 <HAL_RCC_OscConfig+0x484>)
 80058a4:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80058a8:	f042 0204 	orr.w	r2, r2, #4
 80058ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80058b0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80058b4:	f042 0201 	orr.w	r2, r2, #1
 80058b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058bc:	e76f      	b.n	800579e <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058be:	2b01      	cmp	r3, #1
 80058c0:	f43f af44 	beq.w	800574c <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 80058c4:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058c6:	6a22      	ldr	r2, [r4, #32]
 80058c8:	f003 0103 	and.w	r1, r3, #3
 80058cc:	4291      	cmp	r1, r2
 80058ce:	f47f af3d 	bne.w	800574c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058d2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80058d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80058d8:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058da:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80058de:	f47f af35 	bne.w	800574c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80058e2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80058e4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058e8:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80058ec:	f47f af2e 	bne.w	800574c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058f0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80058f2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80058f6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80058fa:	f47f af27 	bne.w	800574c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058fe:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005900:	0852      	lsrs	r2, r2, #1
 8005902:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8005906:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005908:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800590c:	f47f af1e 	bne.w	800574c <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005910:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8005912:	0852      	lsrs	r2, r2, #1
 8005914:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8005918:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800591a:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800591e:	bf14      	ite	ne
 8005920:	2001      	movne	r0, #1
 8005922:	2000      	moveq	r0, #0
 8005924:	e69d      	b.n	8005662 <HAL_RCC_OscConfig+0x1be>
 8005926:	bf00      	nop
 8005928:	40021000 	.word	0x40021000
 800592c:	019f800c 	.word	0x019f800c

08005930 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005930:	4b18      	ldr	r3, [pc, #96]	@ (8005994 <HAL_RCC_GetSysClockFreq+0x64>)
 8005932:	689a      	ldr	r2, [r3, #8]
 8005934:	f002 020c 	and.w	r2, r2, #12
 8005938:	2a04      	cmp	r2, #4
 800593a:	d026      	beq.n	800598a <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800593c:	689a      	ldr	r2, [r3, #8]
 800593e:	f002 020c 	and.w	r2, r2, #12
 8005942:	2a08      	cmp	r2, #8
 8005944:	d023      	beq.n	800598e <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	f002 020c 	and.w	r2, r2, #12
 800594c:	2a0c      	cmp	r2, #12
 800594e:	d001      	beq.n	8005954 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 8005950:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 8005952:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005954:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005956:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005958:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800595a:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800595e:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005960:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005964:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005968:	bf0c      	ite	eq
 800596a:	4b0b      	ldreq	r3, [pc, #44]	@ (8005998 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800596c:	4b0b      	ldrne	r3, [pc, #44]	@ (800599c <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800596e:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005970:	fbb3 f3f2 	udiv	r3, r3, r2
 8005974:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005978:	4b06      	ldr	r3, [pc, #24]	@ (8005994 <HAL_RCC_GetSysClockFreq+0x64>)
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005980:	3301      	adds	r3, #1
 8005982:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005984:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8005988:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 800598a:	4804      	ldr	r0, [pc, #16]	@ (800599c <HAL_RCC_GetSysClockFreq+0x6c>)
 800598c:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800598e:	4802      	ldr	r0, [pc, #8]	@ (8005998 <HAL_RCC_GetSysClockFreq+0x68>)
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop
 8005994:	40021000 	.word	0x40021000
 8005998:	016e3600 	.word	0x016e3600
 800599c:	00f42400 	.word	0x00f42400

080059a0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80059a0:	2800      	cmp	r0, #0
 80059a2:	f000 80ee 	beq.w	8005b82 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059a6:	4a78      	ldr	r2, [pc, #480]	@ (8005b88 <HAL_RCC_ClockConfig+0x1e8>)
{
 80059a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80059ac:	6813      	ldr	r3, [r2, #0]
 80059ae:	f003 030f 	and.w	r3, r3, #15
 80059b2:	428b      	cmp	r3, r1
 80059b4:	460d      	mov	r5, r1
 80059b6:	4604      	mov	r4, r0
 80059b8:	d20c      	bcs.n	80059d4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ba:	6813      	ldr	r3, [r2, #0]
 80059bc:	f023 030f 	bic.w	r3, r3, #15
 80059c0:	430b      	orrs	r3, r1
 80059c2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059c4:	6813      	ldr	r3, [r2, #0]
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	428b      	cmp	r3, r1
 80059cc:	d002      	beq.n	80059d4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80059ce:	2001      	movs	r0, #1
}
 80059d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059d4:	6823      	ldr	r3, [r4, #0]
 80059d6:	07df      	lsls	r7, r3, #31
 80059d8:	d569      	bpl.n	8005aae <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059da:	6867      	ldr	r7, [r4, #4]
 80059dc:	2f03      	cmp	r7, #3
 80059de:	f000 80a0 	beq.w	8005b22 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059e2:	4b6a      	ldr	r3, [pc, #424]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059e4:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059e6:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059e8:	f000 8097 	beq.w	8005b1a <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059ec:	055b      	lsls	r3, r3, #21
 80059ee:	d5ee      	bpl.n	80059ce <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80059f0:	f7ff ff9e 	bl	8005930 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80059f4:	4b66      	ldr	r3, [pc, #408]	@ (8005b90 <HAL_RCC_ClockConfig+0x1f0>)
 80059f6:	4298      	cmp	r0, r3
 80059f8:	f240 80c0 	bls.w	8005b7c <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80059fc:	4a63      	ldr	r2, [pc, #396]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 80059fe:	6893      	ldr	r3, [r2, #8]
 8005a00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a08:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005a0a:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a0e:	4e5f      	ldr	r6, [pc, #380]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 8005a10:	68b3      	ldr	r3, [r6, #8]
 8005a12:	f023 0303 	bic.w	r3, r3, #3
 8005a16:	433b      	orrs	r3, r7
 8005a18:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005a1a:	f7fe f9c1 	bl	8003da0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a1e:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005a22:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a24:	e004      	b.n	8005a30 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a26:	f7fe f9bb 	bl	8003da0 <HAL_GetTick>
 8005a2a:	1bc0      	subs	r0, r0, r7
 8005a2c:	4540      	cmp	r0, r8
 8005a2e:	d871      	bhi.n	8005b14 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a30:	68b3      	ldr	r3, [r6, #8]
 8005a32:	6862      	ldr	r2, [r4, #4]
 8005a34:	f003 030c 	and.w	r3, r3, #12
 8005a38:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005a3c:	d1f3      	bne.n	8005a26 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a3e:	6823      	ldr	r3, [r4, #0]
 8005a40:	079f      	lsls	r7, r3, #30
 8005a42:	d436      	bmi.n	8005ab2 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8005a44:	f1b9 0f00 	cmp.w	r9, #0
 8005a48:	d003      	beq.n	8005a52 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005a4a:	68b3      	ldr	r3, [r6, #8]
 8005a4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a50:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a52:	4e4d      	ldr	r6, [pc, #308]	@ (8005b88 <HAL_RCC_ClockConfig+0x1e8>)
 8005a54:	6833      	ldr	r3, [r6, #0]
 8005a56:	f003 030f 	and.w	r3, r3, #15
 8005a5a:	42ab      	cmp	r3, r5
 8005a5c:	d846      	bhi.n	8005aec <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a5e:	6823      	ldr	r3, [r4, #0]
 8005a60:	075a      	lsls	r2, r3, #29
 8005a62:	d506      	bpl.n	8005a72 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a64:	4949      	ldr	r1, [pc, #292]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 8005a66:	68e0      	ldr	r0, [r4, #12]
 8005a68:	688a      	ldr	r2, [r1, #8]
 8005a6a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a6e:	4302      	orrs	r2, r0
 8005a70:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a72:	071b      	lsls	r3, r3, #28
 8005a74:	d507      	bpl.n	8005a86 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a76:	4a45      	ldr	r2, [pc, #276]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 8005a78:	6921      	ldr	r1, [r4, #16]
 8005a7a:	6893      	ldr	r3, [r2, #8]
 8005a7c:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8005a80:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005a84:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a86:	f7ff ff53 	bl	8005930 <HAL_RCC_GetSysClockFreq>
 8005a8a:	4a40      	ldr	r2, [pc, #256]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 8005a8c:	4c41      	ldr	r4, [pc, #260]	@ (8005b94 <HAL_RCC_ClockConfig+0x1f4>)
 8005a8e:	6892      	ldr	r2, [r2, #8]
 8005a90:	4941      	ldr	r1, [pc, #260]	@ (8005b98 <HAL_RCC_ClockConfig+0x1f8>)
 8005a92:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005a96:	4603      	mov	r3, r0
 8005a98:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8005a9a:	4840      	ldr	r0, [pc, #256]	@ (8005b9c <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a9c:	f002 021f 	and.w	r2, r2, #31
 8005aa0:	40d3      	lsrs	r3, r2
 8005aa2:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 8005aa4:	6800      	ldr	r0, [r0, #0]
}
 8005aa6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8005aaa:	f7fe b92f 	b.w	8003d0c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aae:	079e      	lsls	r6, r3, #30
 8005ab0:	d5cf      	bpl.n	8005a52 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ab2:	0758      	lsls	r0, r3, #29
 8005ab4:	d504      	bpl.n	8005ac0 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ab6:	4935      	ldr	r1, [pc, #212]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 8005ab8:	688a      	ldr	r2, [r1, #8]
 8005aba:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8005abe:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ac0:	0719      	lsls	r1, r3, #28
 8005ac2:	d506      	bpl.n	8005ad2 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005ac4:	4a31      	ldr	r2, [pc, #196]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 8005ac6:	6893      	ldr	r3, [r2, #8]
 8005ac8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005acc:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005ad0:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ad2:	4a2e      	ldr	r2, [pc, #184]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 8005ad4:	68a1      	ldr	r1, [r4, #8]
 8005ad6:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ad8:	4e2b      	ldr	r6, [pc, #172]	@ (8005b88 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ada:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ae2:	6833      	ldr	r3, [r6, #0]
 8005ae4:	f003 030f 	and.w	r3, r3, #15
 8005ae8:	42ab      	cmp	r3, r5
 8005aea:	d9b8      	bls.n	8005a5e <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005aec:	6833      	ldr	r3, [r6, #0]
 8005aee:	f023 030f 	bic.w	r3, r3, #15
 8005af2:	432b      	orrs	r3, r5
 8005af4:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005af6:	f7fe f953 	bl	8003da0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005afa:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005afe:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b00:	6833      	ldr	r3, [r6, #0]
 8005b02:	f003 030f 	and.w	r3, r3, #15
 8005b06:	42ab      	cmp	r3, r5
 8005b08:	d0a9      	beq.n	8005a5e <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b0a:	f7fe f949 	bl	8003da0 <HAL_GetTick>
 8005b0e:	1bc0      	subs	r0, r0, r7
 8005b10:	4540      	cmp	r0, r8
 8005b12:	d9f5      	bls.n	8005b00 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8005b14:	2003      	movs	r0, #3
}
 8005b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b1a:	039a      	lsls	r2, r3, #14
 8005b1c:	f53f af68 	bmi.w	80059f0 <HAL_RCC_ClockConfig+0x50>
 8005b20:	e755      	b.n	80059ce <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b22:	4a1a      	ldr	r2, [pc, #104]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
 8005b24:	6811      	ldr	r1, [r2, #0]
 8005b26:	0188      	lsls	r0, r1, #6
 8005b28:	f57f af51 	bpl.w	80059ce <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b2c:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b2e:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b30:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8005b32:	4e17      	ldr	r6, [pc, #92]	@ (8005b90 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b34:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8005b38:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b3a:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b3e:	bf0c      	ite	eq
 8005b40:	4817      	ldreq	r0, [pc, #92]	@ (8005ba0 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b42:	4818      	ldrne	r0, [pc, #96]	@ (8005ba4 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b44:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b46:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b4a:	4810      	ldr	r0, [pc, #64]	@ (8005b8c <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b4c:	f3c2 2206 	ubfx	r2, r2, #8, #7
 8005b50:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b54:	68c1      	ldr	r1, [r0, #12]
 8005b56:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8005b5a:	3101      	adds	r1, #1
 8005b5c:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 8005b5e:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 8005b62:	42b2      	cmp	r2, r6
 8005b64:	d90a      	bls.n	8005b7c <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005b66:	6882      	ldr	r2, [r0, #8]
 8005b68:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8005b6c:	f43f af46 	beq.w	80059fc <HAL_RCC_ClockConfig+0x5c>
 8005b70:	0799      	lsls	r1, r3, #30
 8005b72:	d503      	bpl.n	8005b7c <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005b74:	68a3      	ldr	r3, [r4, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f43f af40 	beq.w	80059fc <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005b7c:	f04f 0900 	mov.w	r9, #0
 8005b80:	e745      	b.n	8005a0e <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 8005b82:	2001      	movs	r0, #1
}
 8005b84:	4770      	bx	lr
 8005b86:	bf00      	nop
 8005b88:	40022000 	.word	0x40022000
 8005b8c:	40021000 	.word	0x40021000
 8005b90:	04c4b400 	.word	0x04c4b400
 8005b94:	08008cec 	.word	0x08008cec
 8005b98:	2000047c 	.word	0x2000047c
 8005b9c:	20000484 	.word	0x20000484
 8005ba0:	016e3600 	.word	0x016e3600
 8005ba4:	00f42400 	.word	0x00f42400

08005ba8 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8005ba8:	4b01      	ldr	r3, [pc, #4]	@ (8005bb0 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8005baa:	6818      	ldr	r0, [r3, #0]
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	2000047c 	.word	0x2000047c

08005bb4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005bb4:	4b05      	ldr	r3, [pc, #20]	@ (8005bcc <HAL_RCC_GetPCLK1Freq+0x18>)
 8005bb6:	4a06      	ldr	r2, [pc, #24]	@ (8005bd0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005bb8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005bba:	4906      	ldr	r1, [pc, #24]	@ (8005bd4 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005bbc:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005bc0:	6808      	ldr	r0, [r1, #0]
 8005bc2:	5cd3      	ldrb	r3, [r2, r3]
 8005bc4:	f003 031f 	and.w	r3, r3, #31
}
 8005bc8:	40d8      	lsrs	r0, r3
 8005bca:	4770      	bx	lr
 8005bcc:	40021000 	.word	0x40021000
 8005bd0:	08008ce4 	.word	0x08008ce4
 8005bd4:	2000047c 	.word	0x2000047c

08005bd8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005bd8:	4b05      	ldr	r3, [pc, #20]	@ (8005bf0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005bda:	4a06      	ldr	r2, [pc, #24]	@ (8005bf4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005bde:	4906      	ldr	r1, [pc, #24]	@ (8005bf8 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005be0:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005be4:	6808      	ldr	r0, [r1, #0]
 8005be6:	5cd3      	ldrb	r3, [r2, r3]
 8005be8:	f003 031f 	and.w	r3, r3, #31
}
 8005bec:	40d8      	lsrs	r0, r3
 8005bee:	4770      	bx	lr
 8005bf0:	40021000 	.word	0x40021000
 8005bf4:	08008ce4 	.word	0x08008ce4
 8005bf8:	2000047c 	.word	0x2000047c

08005bfc <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8005bfc:	4a02      	ldr	r2, [pc, #8]	@ (8005c08 <HAL_RCC_EnableCSS+0xc>)
 8005bfe:	6813      	ldr	r3, [r2, #0]
 8005c00:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c04:	6013      	str	r3, [r2, #0]
}
 8005c06:	4770      	bx	lr
 8005c08:	40021000 	.word	0x40021000

08005c0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c10:	6803      	ldr	r3, [r0, #0]
{
 8005c12:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c14:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 8005c18:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c1a:	d052      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c1c:	4bac      	ldr	r3, [pc, #688]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005c1e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005c20:	00d5      	lsls	r5, r2, #3
 8005c22:	f140 813a 	bpl.w	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x28e>
    FlagStatus       pwrclkchanged = RESET;
 8005c26:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c28:	4daa      	ldr	r5, [pc, #680]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005c2a:	682b      	ldr	r3, [r5, #0]
 8005c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c30:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c32:	f7fe f8b5 	bl	8003da0 <HAL_GetTick>
 8005c36:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c38:	e005      	b.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c3a:	f7fe f8b1 	bl	8003da0 <HAL_GetTick>
 8005c3e:	1b83      	subs	r3, r0, r6
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	f200 8135 	bhi.w	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c46:	682b      	ldr	r3, [r5, #0]
 8005c48:	05d8      	lsls	r0, r3, #23
 8005c4a:	d5f6      	bpl.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c4c:	4da0      	ldr	r5, [pc, #640]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c4e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005c50:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005c54:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005c58:	d026      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d024      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c5e:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005c62:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005c66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c6a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c6e:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005c72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c76:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005c7a:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c7e:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8005c80:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c84:	d510      	bpl.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c86:	f7fe f88b 	bl	8003da0 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c8a:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8005c8e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c90:	e005      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c92:	f7fe f885 	bl	8003da0 <HAL_GetTick>
 8005c96:	1b80      	subs	r0, r0, r6
 8005c98:	4540      	cmp	r0, r8
 8005c9a:	f200 8109 	bhi.w	8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c9e:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005ca2:	079b      	lsls	r3, r3, #30
 8005ca4:	d5f5      	bpl.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ca6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005ca8:	4989      	ldr	r1, [pc, #548]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005caa:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8005cae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cb8:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005cba:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8005cbc:	2f00      	cmp	r7, #0
 8005cbe:	f040 80fc 	bne.w	8005eba <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005cc2:	07dd      	lsls	r5, r3, #31
 8005cc4:	d508      	bpl.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005cc6:	4982      	ldr	r1, [pc, #520]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005cc8:	6865      	ldr	r5, [r4, #4]
 8005cca:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005cce:	f022 0203 	bic.w	r2, r2, #3
 8005cd2:	432a      	orrs	r2, r5
 8005cd4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005cd8:	0799      	lsls	r1, r3, #30
 8005cda:	d508      	bpl.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005cdc:	497c      	ldr	r1, [pc, #496]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005cde:	68a5      	ldr	r5, [r4, #8]
 8005ce0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005ce4:	f022 020c 	bic.w	r2, r2, #12
 8005ce8:	432a      	orrs	r2, r5
 8005cea:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005cee:	075a      	lsls	r2, r3, #29
 8005cf0:	d508      	bpl.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005cf2:	4977      	ldr	r1, [pc, #476]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005cf4:	68e5      	ldr	r5, [r4, #12]
 8005cf6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005cfa:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8005cfe:	432a      	orrs	r2, r5
 8005d00:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005d04:	071f      	lsls	r7, r3, #28
 8005d06:	d508      	bpl.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005d08:	4971      	ldr	r1, [pc, #452]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d0a:	6925      	ldr	r5, [r4, #16]
 8005d0c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005d10:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8005d14:	432a      	orrs	r2, r5
 8005d16:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005d1a:	06de      	lsls	r6, r3, #27
 8005d1c:	d508      	bpl.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005d1e:	496c      	ldr	r1, [pc, #432]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d20:	6965      	ldr	r5, [r4, #20]
 8005d22:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005d26:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005d2a:	432a      	orrs	r2, r5
 8005d2c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d30:	069d      	lsls	r5, r3, #26
 8005d32:	d508      	bpl.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d34:	4966      	ldr	r1, [pc, #408]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d36:	69a5      	ldr	r5, [r4, #24]
 8005d38:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005d3c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005d40:	432a      	orrs	r2, r5
 8005d42:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d46:	0659      	lsls	r1, r3, #25
 8005d48:	d508      	bpl.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d4a:	4961      	ldr	r1, [pc, #388]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d4c:	69e5      	ldr	r5, [r4, #28]
 8005d4e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005d52:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8005d56:	432a      	orrs	r2, r5
 8005d58:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d5c:	061a      	lsls	r2, r3, #24
 8005d5e:	d508      	bpl.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d60:	495b      	ldr	r1, [pc, #364]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d62:	6a25      	ldr	r5, [r4, #32]
 8005d64:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005d68:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005d6c:	432a      	orrs	r2, r5
 8005d6e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d72:	05df      	lsls	r7, r3, #23
 8005d74:	d508      	bpl.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d76:	4956      	ldr	r1, [pc, #344]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d78:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8005d7a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005d7e:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8005d82:	432a      	orrs	r2, r5
 8005d84:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d88:	039e      	lsls	r6, r3, #14
 8005d8a:	d508      	bpl.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005d8c:	4950      	ldr	r1, [pc, #320]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005d8e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8005d90:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8005d94:	f022 0203 	bic.w	r2, r2, #3
 8005d98:	432a      	orrs	r2, r5
 8005d9a:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d9e:	059d      	lsls	r5, r3, #22
 8005da0:	d508      	bpl.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005da2:	494b      	ldr	r1, [pc, #300]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005da4:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8005da6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005daa:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8005dae:	432a      	orrs	r2, r5
 8005db0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005db4:	0559      	lsls	r1, r3, #21
 8005db6:	d50b      	bpl.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005db8:	4945      	ldr	r1, [pc, #276]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005dba:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8005dbc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005dc0:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8005dc4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005dc6:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005dca:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005dce:	d07a      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005dd0:	051a      	lsls	r2, r3, #20
 8005dd2:	d50b      	bpl.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005dd4:	493e      	ldr	r1, [pc, #248]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005dd6:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8005dd8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005ddc:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8005de0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005de2:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005de6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005dea:	d075      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005dec:	04df      	lsls	r7, r3, #19
 8005dee:	d50b      	bpl.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005df0:	4937      	ldr	r1, [pc, #220]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005df2:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8005df4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005df8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005dfc:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005dfe:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005e02:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005e06:	d06c      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005e08:	049e      	lsls	r6, r3, #18
 8005e0a:	d50b      	bpl.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e0c:	4930      	ldr	r1, [pc, #192]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e0e:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8005e10:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005e14:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005e18:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e1a:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005e1e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005e22:	d063      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e24:	045d      	lsls	r5, r3, #17
 8005e26:	d50b      	bpl.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e28:	4929      	ldr	r1, [pc, #164]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e2a:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8005e2c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005e30:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005e34:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e36:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e3a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e3e:	d05a      	beq.n	8005ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005e40:	0419      	lsls	r1, r3, #16
 8005e42:	d50b      	bpl.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e44:	4922      	ldr	r1, [pc, #136]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e46:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8005e48:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005e4c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005e50:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e52:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005e56:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005e5a:	d051      	beq.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005e5c:	03da      	lsls	r2, r3, #15
 8005e5e:	d50b      	bpl.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005e60:	491b      	ldr	r1, [pc, #108]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e62:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8005e64:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005e68:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8005e6c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005e6e:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005e72:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005e76:	d048      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005e78:	035b      	lsls	r3, r3, #13
 8005e7a:	d50b      	bpl.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005e7c:	4a14      	ldr	r2, [pc, #80]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005e7e:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8005e80:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8005e84:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005e88:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005e8a:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005e8e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005e92:	d03f      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x308>
  }

#endif /* QUADSPI */

  return status;
}
 8005e94:	b002      	add	sp, #8
 8005e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e9a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005e9c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005ea0:	659a      	str	r2, [r3, #88]	@ 0x58
 8005ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ea8:	9301      	str	r3, [sp, #4]
 8005eaa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005eac:	2701      	movs	r7, #1
 8005eae:	e6bb      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005eb0:	6823      	ldr	r3, [r4, #0]
        status = ret;
 8005eb2:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 8005eb4:	2f00      	cmp	r7, #0
 8005eb6:	f43f af04 	beq.w	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eba:	4905      	ldr	r1, [pc, #20]	@ (8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005ebc:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8005ebe:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005ec2:	658a      	str	r2, [r1, #88]	@ 0x58
 8005ec4:	e6fd      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ec6:	68ca      	ldr	r2, [r1, #12]
 8005ec8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005ecc:	60ca      	str	r2, [r1, #12]
 8005ece:	e77f      	b.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 8005ed0:	40021000 	.word	0x40021000
 8005ed4:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ed8:	68ca      	ldr	r2, [r1, #12]
 8005eda:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005ede:	60ca      	str	r2, [r1, #12]
 8005ee0:	e784      	b.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ee2:	68ca      	ldr	r2, [r1, #12]
 8005ee4:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005ee8:	60ca      	str	r2, [r1, #12]
 8005eea:	e78d      	b.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005eec:	68ca      	ldr	r2, [r1, #12]
 8005eee:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005ef2:	60ca      	str	r2, [r1, #12]
 8005ef4:	e796      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x218>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ef6:	68ca      	ldr	r2, [r1, #12]
 8005ef8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005efc:	60ca      	str	r2, [r1, #12]
 8005efe:	e79f      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f00:	68ca      	ldr	r2, [r1, #12]
 8005f02:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005f06:	60ca      	str	r2, [r1, #12]
 8005f08:	e7a8      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f0a:	68ca      	ldr	r2, [r1, #12]
 8005f0c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005f10:	60ca      	str	r2, [r1, #12]
 8005f12:	e7b1      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f14:	68d3      	ldr	r3, [r2, #12]
 8005f16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005f1a:	60d3      	str	r3, [r2, #12]
}
 8005f1c:	b002      	add	sp, #8
 8005f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f22:	bf00      	nop

08005f24 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f24:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f26:	6a02      	ldr	r2, [r0, #32]
 8005f28:	f022 0201 	bic.w	r2, r2, #1
 8005f2c:	6202      	str	r2, [r0, #32]
{
 8005f2e:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f30:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f32:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f34:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f36:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005f3a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005f3e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f40:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8005f42:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8005f46:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f48:	4d15      	ldr	r5, [pc, #84]	@ (8005fa0 <TIM_OC1_SetConfig+0x7c>)
 8005f4a:	42a8      	cmp	r0, r5
 8005f4c:	d013      	beq.n	8005f76 <TIM_OC1_SetConfig+0x52>
 8005f4e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005f52:	42a8      	cmp	r0, r5
 8005f54:	d00f      	beq.n	8005f76 <TIM_OC1_SetConfig+0x52>
 8005f56:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8005f5a:	42a8      	cmp	r0, r5
 8005f5c:	d00b      	beq.n	8005f76 <TIM_OC1_SetConfig+0x52>
 8005f5e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005f62:	42a8      	cmp	r0, r5
 8005f64:	d007      	beq.n	8005f76 <TIM_OC1_SetConfig+0x52>
 8005f66:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005f6a:	42a8      	cmp	r0, r5
 8005f6c:	d003      	beq.n	8005f76 <TIM_OC1_SetConfig+0x52>
 8005f6e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005f72:	42a8      	cmp	r0, r5
 8005f74:	d10d      	bne.n	8005f92 <TIM_OC1_SetConfig+0x6e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005f76:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005f78:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005f7c:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f7e:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005f82:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f86:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005f8a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f8e:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f92:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005f94:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005f96:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8005f98:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8005f9a:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8005f9c:	6203      	str	r3, [r0, #32]
}
 8005f9e:	4770      	bx	lr
 8005fa0:	40012c00 	.word	0x40012c00

08005fa4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fa4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fa6:	6a02      	ldr	r2, [r0, #32]
 8005fa8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fac:	6202      	str	r2, [r0, #32]
{
 8005fae:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fb0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fb2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fb4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005fb6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005fba:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8005fbe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fc0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8005fc2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fc6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005fca:	4d16      	ldr	r5, [pc, #88]	@ (8006024 <TIM_OC3_SetConfig+0x80>)
 8005fcc:	42a8      	cmp	r0, r5
 8005fce:	d013      	beq.n	8005ff8 <TIM_OC3_SetConfig+0x54>
 8005fd0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005fd4:	42a8      	cmp	r0, r5
 8005fd6:	d00f      	beq.n	8005ff8 <TIM_OC3_SetConfig+0x54>
 8005fd8:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8005fdc:	42a8      	cmp	r0, r5
 8005fde:	d00b      	beq.n	8005ff8 <TIM_OC3_SetConfig+0x54>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fe0:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 8005fe4:	42a8      	cmp	r0, r5
 8005fe6:	d00e      	beq.n	8006006 <TIM_OC3_SetConfig+0x62>
 8005fe8:	4d0f      	ldr	r5, [pc, #60]	@ (8006028 <TIM_OC3_SetConfig+0x84>)
 8005fea:	42a8      	cmp	r0, r5
 8005fec:	d00b      	beq.n	8006006 <TIM_OC3_SetConfig+0x62>
 8005fee:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005ff2:	42a8      	cmp	r0, r5
 8005ff4:	d10f      	bne.n	8006016 <TIM_OC3_SetConfig+0x72>
 8005ff6:	e006      	b.n	8006006 <TIM_OC3_SetConfig+0x62>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ff8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ffa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ffe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8006002:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006006:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800600a:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800600e:	ea46 0c05 	orr.w	ip, r6, r5
 8006012:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006016:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006018:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800601a:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800601c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 800601e:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8006020:	6203      	str	r3, [r0, #32]
}
 8006022:	4770      	bx	lr
 8006024:	40012c00 	.word	0x40012c00
 8006028:	40014400 	.word	0x40014400

0800602c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800602c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800602e:	6a02      	ldr	r2, [r0, #32]
 8006030:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006034:	6202      	str	r2, [r0, #32]
{
 8006036:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006038:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800603a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800603c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800603e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006042:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006046:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800604a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800604c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006050:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006054:	4d16      	ldr	r5, [pc, #88]	@ (80060b0 <TIM_OC4_SetConfig+0x84>)
 8006056:	42a8      	cmp	r0, r5
 8006058:	d013      	beq.n	8006082 <TIM_OC4_SetConfig+0x56>
 800605a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800605e:	42a8      	cmp	r0, r5
 8006060:	d00f      	beq.n	8006082 <TIM_OC4_SetConfig+0x56>
 8006062:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8006066:	42a8      	cmp	r0, r5
 8006068:	d00b      	beq.n	8006082 <TIM_OC4_SetConfig+0x56>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800606a:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 800606e:	42a8      	cmp	r0, r5
 8006070:	d00e      	beq.n	8006090 <TIM_OC4_SetConfig+0x64>
 8006072:	4d10      	ldr	r5, [pc, #64]	@ (80060b4 <TIM_OC4_SetConfig+0x88>)
 8006074:	42a8      	cmp	r0, r5
 8006076:	d00b      	beq.n	8006090 <TIM_OC4_SetConfig+0x64>
 8006078:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800607c:	42a8      	cmp	r0, r5
 800607e:	d10f      	bne.n	80060a0 <TIM_OC4_SetConfig+0x74>
 8006080:	e006      	b.n	8006090 <TIM_OC4_SetConfig+0x64>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006082:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8006084:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006088:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 800608c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006090:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006094:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006098:	ea46 0c05 	orr.w	ip, r6, r5
 800609c:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060a0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80060a2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80060a4:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80060a6:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 80060a8:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80060aa:	6203      	str	r3, [r0, #32]
}
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	40012c00 	.word	0x40012c00
 80060b4:	40014400 	.word	0x40014400

080060b8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80060b8:	2800      	cmp	r0, #0
 80060ba:	f000 8099 	beq.w	80061f0 <HAL_TIM_Base_Init+0x138>
{
 80060be:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80060c0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80060c4:	4604      	mov	r4, r0
 80060c6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d07d      	beq.n	80061ca <HAL_TIM_Base_Init+0x112>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060ce:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060d0:	4948      	ldr	r1, [pc, #288]	@ (80061f4 <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80060d2:	2202      	movs	r2, #2
 80060d4:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060d8:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80060da:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060dc:	d061      	beq.n	80061a2 <HAL_TIM_Base_Init+0xea>
 80060de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060e2:	d029      	beq.n	8006138 <HAL_TIM_Base_Init+0x80>
 80060e4:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 80060e8:	428b      	cmp	r3, r1
 80060ea:	d025      	beq.n	8006138 <HAL_TIM_Base_Init+0x80>
 80060ec:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80060f0:	428b      	cmp	r3, r1
 80060f2:	d021      	beq.n	8006138 <HAL_TIM_Base_Init+0x80>
 80060f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80060f8:	428b      	cmp	r3, r1
 80060fa:	d01d      	beq.n	8006138 <HAL_TIM_Base_Init+0x80>
 80060fc:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8006100:	428b      	cmp	r3, r1
 8006102:	d04e      	beq.n	80061a2 <HAL_TIM_Base_Init+0xea>
 8006104:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 8006108:	428b      	cmp	r3, r1
 800610a:	d04a      	beq.n	80061a2 <HAL_TIM_Base_Init+0xea>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800610c:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8006110:	428b      	cmp	r3, r1
 8006112:	d05f      	beq.n	80061d4 <HAL_TIM_Base_Init+0x11c>
 8006114:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006118:	428b      	cmp	r3, r1
 800611a:	d05b      	beq.n	80061d4 <HAL_TIM_Base_Init+0x11c>
 800611c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006120:	428b      	cmp	r3, r1
 8006122:	d057      	beq.n	80061d4 <HAL_TIM_Base_Init+0x11c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006124:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 8006126:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006128:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800612a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800612e:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006130:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006132:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006134:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006136:	e010      	b.n	800615a <HAL_TIM_Base_Init+0xa2>
    tmpcr1 |= Structure->CounterMode;
 8006138:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800613a:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800613c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006140:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006142:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006146:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006148:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800614a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800614e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006150:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006152:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006154:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006156:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006158:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 800615a:	2201      	movs	r2, #1
 800615c:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800615e:	691a      	ldr	r2, [r3, #16]
 8006160:	07d2      	lsls	r2, r2, #31
 8006162:	d503      	bpl.n	800616c <HAL_TIM_Base_Init+0xb4>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006164:	691a      	ldr	r2, [r3, #16]
 8006166:	f022 0201 	bic.w	r2, r2, #1
 800616a:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800616c:	2301      	movs	r3, #1
 800616e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006172:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8006176:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800617a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800617e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8006182:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006186:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800618a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800618e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8006192:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8006196:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800619a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800619e:	2000      	movs	r0, #0
}
 80061a0:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80061a2:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061a4:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061a6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80061aa:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80061ac:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061b0:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061b2:	69a1      	ldr	r1, [r4, #24]
 80061b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061b8:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80061ba:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061bc:	68e2      	ldr	r2, [r4, #12]
 80061be:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80061c0:	6862      	ldr	r2, [r4, #4]
 80061c2:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80061c4:	6962      	ldr	r2, [r4, #20]
 80061c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80061c8:	e7c7      	b.n	800615a <HAL_TIM_Base_Init+0xa2>
    htim->Lock = HAL_UNLOCKED;
 80061ca:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80061ce:	f7fd fb6f 	bl	80038b0 <HAL_TIM_Base_MspInit>
 80061d2:	e77c      	b.n	80060ce <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061d4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061d6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80061d8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061dc:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061e2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061e4:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 80061e6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80061e8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061ea:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80061ec:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061ee:	e7e9      	b.n	80061c4 <HAL_TIM_Base_Init+0x10c>
    return HAL_ERROR;
 80061f0:	2001      	movs	r0, #1
}
 80061f2:	4770      	bx	lr
 80061f4:	40012c00 	.word	0x40012c00

080061f8 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop

080061fc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80061fc:	2800      	cmp	r0, #0
 80061fe:	f000 8099 	beq.w	8006334 <HAL_TIM_PWM_Init+0x138>
{
 8006202:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8006204:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006208:	4604      	mov	r4, r0
 800620a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800620e:	2b00      	cmp	r3, #0
 8006210:	d07d      	beq.n	800630e <HAL_TIM_PWM_Init+0x112>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006212:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006214:	4948      	ldr	r1, [pc, #288]	@ (8006338 <HAL_TIM_PWM_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006216:	2202      	movs	r2, #2
 8006218:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800621c:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 800621e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006220:	d061      	beq.n	80062e6 <HAL_TIM_PWM_Init+0xea>
 8006222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006226:	d029      	beq.n	800627c <HAL_TIM_PWM_Init+0x80>
 8006228:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 800622c:	428b      	cmp	r3, r1
 800622e:	d025      	beq.n	800627c <HAL_TIM_PWM_Init+0x80>
 8006230:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006234:	428b      	cmp	r3, r1
 8006236:	d021      	beq.n	800627c <HAL_TIM_PWM_Init+0x80>
 8006238:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800623c:	428b      	cmp	r3, r1
 800623e:	d01d      	beq.n	800627c <HAL_TIM_PWM_Init+0x80>
 8006240:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8006244:	428b      	cmp	r3, r1
 8006246:	d04e      	beq.n	80062e6 <HAL_TIM_PWM_Init+0xea>
 8006248:	f501 51e0 	add.w	r1, r1, #7168	@ 0x1c00
 800624c:	428b      	cmp	r3, r1
 800624e:	d04a      	beq.n	80062e6 <HAL_TIM_PWM_Init+0xea>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006250:	f5a1 5180 	sub.w	r1, r1, #4096	@ 0x1000
 8006254:	428b      	cmp	r3, r1
 8006256:	d05f      	beq.n	8006318 <HAL_TIM_PWM_Init+0x11c>
 8006258:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800625c:	428b      	cmp	r3, r1
 800625e:	d05b      	beq.n	8006318 <HAL_TIM_PWM_Init+0x11c>
 8006260:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006264:	428b      	cmp	r3, r1
 8006266:	d057      	beq.n	8006318 <HAL_TIM_PWM_Init+0x11c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006268:	69a5      	ldr	r5, [r4, #24]
  TIMx->PSC = Structure->Prescaler;
 800626a:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800626c:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800626e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006272:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006274:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006276:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006278:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800627a:	e010      	b.n	800629e <HAL_TIM_PWM_Init+0xa2>
    tmpcr1 |= Structure->CounterMode;
 800627c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800627e:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006280:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006284:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006286:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800628a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800628c:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800628e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006292:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006294:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006296:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006298:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800629a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800629c:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 800629e:	2201      	movs	r2, #1
 80062a0:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062a2:	691a      	ldr	r2, [r3, #16]
 80062a4:	07d2      	lsls	r2, r2, #31
 80062a6:	d503      	bpl.n	80062b0 <HAL_TIM_PWM_Init+0xb4>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062a8:	691a      	ldr	r2, [r3, #16]
 80062aa:	f022 0201 	bic.w	r2, r2, #1
 80062ae:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062b0:	2301      	movs	r3, #1
 80062b2:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80062ba:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80062be:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80062c2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80062c6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ce:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80062d2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80062d6:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80062da:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80062de:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80062e2:	2000      	movs	r0, #0
}
 80062e4:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80062e6:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062e8:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062ea:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80062ee:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80062f0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062f4:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062f6:	69a1      	ldr	r1, [r4, #24]
 80062f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80062fc:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80062fe:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006300:	68e2      	ldr	r2, [r4, #12]
 8006302:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006304:	6862      	ldr	r2, [r4, #4]
 8006306:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006308:	6962      	ldr	r2, [r4, #20]
 800630a:	631a      	str	r2, [r3, #48]	@ 0x30
 800630c:	e7c7      	b.n	800629e <HAL_TIM_PWM_Init+0xa2>
    htim->Lock = HAL_UNLOCKED;
 800630e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006312:	f7ff ff71 	bl	80061f8 <HAL_TIM_PWM_MspInit>
 8006316:	e77c      	b.n	8006212 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006318:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800631a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800631c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006320:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006322:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006326:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006328:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 800632a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800632c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800632e:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006330:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006332:	e7e9      	b.n	8006308 <HAL_TIM_PWM_Init+0x10c>
    return HAL_ERROR;
 8006334:	2001      	movs	r0, #1
}
 8006336:	4770      	bx	lr
 8006338:	40012c00 	.word	0x40012c00

0800633c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800633c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006340:	2b01      	cmp	r3, #1
 8006342:	f000 8091 	beq.w	8006468 <HAL_TIM_ConfigClockSource+0x12c>
 8006346:	4602      	mov	r2, r0
{
 8006348:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800634a:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800634c:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800634e:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8006352:	2001      	movs	r0, #1
 8006354:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8006358:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800635a:	4b61      	ldr	r3, [pc, #388]	@ (80064e0 <HAL_TIM_ConfigClockSource+0x1a4>)
 800635c:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800635e:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006360:	680b      	ldr	r3, [r1, #0]
 8006362:	2b70      	cmp	r3, #112	@ 0x70
 8006364:	f000 80ac 	beq.w	80064c0 <HAL_TIM_ConfigClockSource+0x184>
 8006368:	d827      	bhi.n	80063ba <HAL_TIM_ConfigClockSource+0x7e>
 800636a:	2b50      	cmp	r3, #80	@ 0x50
 800636c:	d07e      	beq.n	800646c <HAL_TIM_ConfigClockSource+0x130>
 800636e:	d93e      	bls.n	80063ee <HAL_TIM_ConfigClockSource+0xb2>
 8006370:	2b60      	cmp	r3, #96	@ 0x60
 8006372:	d11a      	bne.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006374:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 8006376:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 8006378:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800637a:	6a21      	ldr	r1, [r4, #32]
 800637c:	f021 0110 	bic.w	r1, r1, #16
 8006380:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006382:	69a1      	ldr	r1, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006384:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006388:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 800638c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006390:	ea41 3100 	orr.w	r1, r1, r0, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006394:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8006396:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006398:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800639a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800639e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063a2:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063a6:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80063a8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80063aa:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 80063ac:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80063ae:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80063b2:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80063b6:	bc30      	pop	{r4, r5}
 80063b8:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80063ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063be:	d06f      	beq.n	80064a0 <HAL_TIM_ConfigClockSource+0x164>
 80063c0:	d941      	bls.n	8006446 <HAL_TIM_ConfigClockSource+0x10a>
 80063c2:	4948      	ldr	r1, [pc, #288]	@ (80064e4 <HAL_TIM_ConfigClockSource+0x1a8>)
 80063c4:	428b      	cmp	r3, r1
 80063c6:	d008      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x9e>
 80063c8:	d92d      	bls.n	8006426 <HAL_TIM_ConfigClockSource+0xea>
 80063ca:	4947      	ldr	r1, [pc, #284]	@ (80064e8 <HAL_TIM_ConfigClockSource+0x1ac>)
 80063cc:	428b      	cmp	r3, r1
 80063ce:	d004      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x9e>
 80063d0:	f023 0c20 	bic.w	ip, r3, #32
 80063d4:	3910      	subs	r1, #16
 80063d6:	458c      	cmp	ip, r1
 80063d8:	d1e7      	bne.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 80063da:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80063dc:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 80063e0:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063e4:	4319      	orrs	r1, r3
 80063e6:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 80063ea:	60a1      	str	r1, [r4, #8]
}
 80063ec:	e02e      	b.n	800644c <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 80063ee:	2b40      	cmp	r3, #64	@ 0x40
 80063f0:	d12e      	bne.n	8006450 <HAL_TIM_ConfigClockSource+0x114>
                               sClockSourceConfig->ClockPolarity,
 80063f2:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80063f4:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80063f6:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063f8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80063fc:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063fe:	6a23      	ldr	r3, [r4, #32]
 8006400:	f023 0301 	bic.w	r3, r3, #1
 8006404:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006406:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006408:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800640c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006410:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8006412:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006414:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006416:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800641a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800641e:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8006422:	60a3      	str	r3, [r4, #8]
}
 8006424:	e012      	b.n	800644c <HAL_TIM_ConfigClockSource+0x110>
  switch (sClockSourceConfig->ClockSource)
 8006426:	3920      	subs	r1, #32
 8006428:	428b      	cmp	r3, r1
 800642a:	d0d6      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x9e>
 800642c:	d904      	bls.n	8006438 <HAL_TIM_ConfigClockSource+0xfc>
 800642e:	492f      	ldr	r1, [pc, #188]	@ (80064ec <HAL_TIM_ConfigClockSource+0x1b0>)
 8006430:	428b      	cmp	r3, r1
 8006432:	d0d2      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8006434:	2001      	movs	r0, #1
 8006436:	e7b8      	b.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006438:	f023 0110 	bic.w	r1, r3, #16
 800643c:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8006440:	d0cb      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8006442:	2001      	movs	r0, #1
 8006444:	e7b1      	b.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800644a:	d1ae      	bne.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 800644c:	2000      	movs	r0, #0
 800644e:	e7ac      	b.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006450:	d8ab      	bhi.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
 8006452:	2b20      	cmp	r3, #32
 8006454:	d0c1      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x9e>
 8006456:	d903      	bls.n	8006460 <HAL_TIM_ConfigClockSource+0x124>
 8006458:	2b30      	cmp	r3, #48	@ 0x30
 800645a:	d0be      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800645c:	2001      	movs	r0, #1
 800645e:	e7a4      	b.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8006460:	f033 0110 	bics.w	r1, r3, #16
 8006464:	d1a1      	bne.n	80063aa <HAL_TIM_ConfigClockSource+0x6e>
 8006466:	e7b8      	b.n	80063da <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8006468:	2002      	movs	r0, #2
}
 800646a:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 800646c:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800646e:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8006470:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006472:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8006476:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006478:	6a23      	ldr	r3, [r4, #32]
 800647a:	f023 0301 	bic.w	r3, r3, #1
 800647e:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006480:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006482:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006486:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800648a:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800648c:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800648e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006490:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006494:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006498:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 800649c:	60a3      	str	r3, [r4, #8]
}
 800649e:	e7d5      	b.n	800644c <HAL_TIM_ConfigClockSource+0x110>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064a0:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80064a4:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064a6:	432b      	orrs	r3, r5
 80064a8:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064aa:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064ae:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80064b2:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064b4:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80064b6:	68a3      	ldr	r3, [r4, #8]
 80064b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80064bc:	60a3      	str	r3, [r4, #8]
      break;
 80064be:	e7c5      	b.n	800644c <HAL_TIM_ConfigClockSource+0x110>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064c0:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80064c4:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064c6:	432b      	orrs	r3, r5
 80064c8:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064ca:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064ce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80064d2:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80064d4:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80064d6:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80064dc:	60a3      	str	r3, [r4, #8]
      break;
 80064de:	e7b5      	b.n	800644c <HAL_TIM_ConfigClockSource+0x110>
 80064e0:	ffce0088 	.word	0xffce0088
 80064e4:	00100040 	.word	0x00100040
 80064e8:	00100060 	.word	0x00100060
 80064ec:	00100030 	.word	0x00100030

080064f0 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 80064f0:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064f2:	6a02      	ldr	r2, [r0, #32]
 80064f4:	f022 0210 	bic.w	r2, r2, #16
 80064f8:	6202      	str	r2, [r0, #32]
{
 80064fa:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80064fc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80064fe:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006500:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006502:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8006506:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800650a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800650e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8006510:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006514:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006518:	4d16      	ldr	r5, [pc, #88]	@ (8006574 <TIM_OC2_SetConfig+0x84>)
 800651a:	42a8      	cmp	r0, r5
 800651c:	d013      	beq.n	8006546 <TIM_OC2_SetConfig+0x56>
 800651e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8006522:	42a8      	cmp	r0, r5
 8006524:	d00f      	beq.n	8006546 <TIM_OC2_SetConfig+0x56>
 8006526:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 800652a:	42a8      	cmp	r0, r5
 800652c:	d00b      	beq.n	8006546 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800652e:	f5a5 5580 	sub.w	r5, r5, #4096	@ 0x1000
 8006532:	42a8      	cmp	r0, r5
 8006534:	d00e      	beq.n	8006554 <TIM_OC2_SetConfig+0x64>
 8006536:	4d10      	ldr	r5, [pc, #64]	@ (8006578 <TIM_OC2_SetConfig+0x88>)
 8006538:	42a8      	cmp	r0, r5
 800653a:	d00b      	beq.n	8006554 <TIM_OC2_SetConfig+0x64>
 800653c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006540:	42a8      	cmp	r0, r5
 8006542:	d10f      	bne.n	8006564 <TIM_OC2_SetConfig+0x74>
 8006544:	e006      	b.n	8006554 <TIM_OC2_SetConfig+0x64>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006546:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8006548:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800654c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006554:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006558:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800655c:	ea46 0c05 	orr.w	ip, r6, r5
 8006560:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006564:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006566:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006568:	6182      	str	r2, [r0, #24]
}
 800656a:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 800656c:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800656e:	6203      	str	r3, [r0, #32]
}
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	40012c00 	.word	0x40012c00
 8006578:	40014400 	.word	0x40014400

0800657c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800657c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006580:	2b01      	cmp	r3, #1
 8006582:	f000 80e4 	beq.w	800674e <HAL_TIM_PWM_ConfigChannel+0x1d2>
 8006586:	2301      	movs	r3, #1
{
 8006588:	b570      	push	{r4, r5, r6, lr}
 800658a:	4604      	mov	r4, r0
 800658c:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800658e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8006592:	2a14      	cmp	r2, #20
 8006594:	d80c      	bhi.n	80065b0 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006596:	e8df f002 	tbb	[pc, r2]
 800659a:	0b53      	.short	0x0b53
 800659c:	0b670b0b 	.word	0x0b670b0b
 80065a0:	0b780b0b 	.word	0x0b780b0b
 80065a4:	0b880b0b 	.word	0x0b880b0b
 80065a8:	0b990b0b 	.word	0x0b990b0b
 80065ac:	0b0b      	.short	0x0b0b
 80065ae:	10          	.byte	0x10
 80065af:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80065b0:	2300      	movs	r3, #0
 80065b2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 80065b6:	2001      	movs	r0, #1
}
 80065b8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80065ba:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065bc:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 80065be:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80065c0:	6a19      	ldr	r1, [r3, #32]
 80065c2:	f421 1180 	bic.w	r1, r1, #1048576	@ 0x100000
 80065c6:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80065c8:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80065ca:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80065cc:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80065d0:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065d4:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80065d8:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80065da:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80065de:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065e2:	4e5c      	ldr	r6, [pc, #368]	@ (8006754 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 80065e4:	42b3      	cmp	r3, r6
 80065e6:	d013      	beq.n	8006610 <HAL_TIM_PWM_ConfigChannel+0x94>
 80065e8:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80065ec:	42b3      	cmp	r3, r6
 80065ee:	d00f      	beq.n	8006610 <HAL_TIM_PWM_ConfigChannel+0x94>
 80065f0:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 80065f4:	42b3      	cmp	r3, r6
 80065f6:	d00b      	beq.n	8006610 <HAL_TIM_PWM_ConfigChannel+0x94>
 80065f8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80065fc:	42b3      	cmp	r3, r6
 80065fe:	d007      	beq.n	8006610 <HAL_TIM_PWM_ConfigChannel+0x94>
 8006600:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006604:	42b3      	cmp	r3, r6
 8006606:	d003      	beq.n	8006610 <HAL_TIM_PWM_ConfigChannel+0x94>
 8006608:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 800660c:	42b3      	cmp	r3, r6
 800660e:	d104      	bne.n	800661a <HAL_TIM_PWM_ConfigChannel+0x9e>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006610:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006612:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006616:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 800661a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800661c:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 800661e:	6869      	ldr	r1, [r5, #4]
 8006620:	64d9      	str	r1, [r3, #76]	@ 0x4c
  TIMx->CCER = tmpccer;
 8006622:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006624:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006626:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006628:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800662c:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800662e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006630:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006634:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006636:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006638:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800663c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800663e:	e00e      	b.n	800665e <HAL_TIM_PWM_ConfigChannel+0xe2>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006640:	6800      	ldr	r0, [r0, #0]
 8006642:	f7ff fc6f 	bl	8005f24 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006646:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006648:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800664a:	f043 0308 	orr.w	r3, r3, #8
 800664e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006650:	6983      	ldr	r3, [r0, #24]
 8006652:	f023 0304 	bic.w	r3, r3, #4
 8006656:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006658:	6983      	ldr	r3, [r0, #24]
 800665a:	4313      	orrs	r3, r2
 800665c:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 800665e:	2300      	movs	r3, #0
 8006660:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006664:	2000      	movs	r0, #0
}
 8006666:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006668:	6800      	ldr	r0, [r0, #0]
 800666a:	f7ff ff41 	bl	80064f0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800666e:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006670:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006672:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006676:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006678:	6983      	ldr	r3, [r0, #24]
 800667a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800667e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006680:	6983      	ldr	r3, [r0, #24]
 8006682:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006686:	6183      	str	r3, [r0, #24]
      break;
 8006688:	e7e9      	b.n	800665e <HAL_TIM_PWM_ConfigChannel+0xe2>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800668a:	6800      	ldr	r0, [r0, #0]
 800668c:	f7ff fc8a 	bl	8005fa4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006690:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006692:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006694:	f043 0308 	orr.w	r3, r3, #8
 8006698:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800669a:	69c3      	ldr	r3, [r0, #28]
 800669c:	f023 0304 	bic.w	r3, r3, #4
 80066a0:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066a2:	69c3      	ldr	r3, [r0, #28]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	61c3      	str	r3, [r0, #28]
      break;
 80066a8:	e7d9      	b.n	800665e <HAL_TIM_PWM_ConfigChannel+0xe2>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066aa:	6800      	ldr	r0, [r0, #0]
 80066ac:	f7ff fcbe 	bl	800602c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066b0:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066b2:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80066b8:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ba:	69c3      	ldr	r3, [r0, #28]
 80066bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066c0:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066c2:	69c3      	ldr	r3, [r0, #28]
 80066c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80066c8:	61c3      	str	r3, [r0, #28]
      break;
 80066ca:	e7c8      	b.n	800665e <HAL_TIM_PWM_ConfigChannel+0xe2>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80066cc:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 80066ce:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 80066d0:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80066d2:	6a19      	ldr	r1, [r3, #32]
 80066d4:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80066d8:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80066da:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 80066dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80066de:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80066e2:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 80066e6:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80066e8:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 80066ea:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80066ee:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f2:	4e18      	ldr	r6, [pc, #96]	@ (8006754 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 80066f4:	42b3      	cmp	r3, r6
 80066f6:	d013      	beq.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 80066f8:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80066fc:	42b3      	cmp	r3, r6
 80066fe:	d00f      	beq.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 8006700:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 8006704:	42b3      	cmp	r3, r6
 8006706:	d00b      	beq.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 8006708:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 800670c:	42b3      	cmp	r3, r6
 800670e:	d007      	beq.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 8006710:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8006714:	42b3      	cmp	r3, r6
 8006716:	d003      	beq.n	8006720 <HAL_TIM_PWM_ConfigChannel+0x1a4>
 8006718:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 800671c:	42b3      	cmp	r3, r6
 800671e:	d104      	bne.n	800672a <HAL_TIM_PWM_ConfigChannel+0x1ae>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006720:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006722:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006726:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 800672a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800672c:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 800672e:	6869      	ldr	r1, [r5, #4]
 8006730:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 8006732:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006734:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006736:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006738:	f042 0208 	orr.w	r2, r2, #8
 800673c:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800673e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006740:	f022 0204 	bic.w	r2, r2, #4
 8006744:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006746:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006748:	430a      	orrs	r2, r1
 800674a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800674c:	e787      	b.n	800665e <HAL_TIM_PWM_ConfigChannel+0xe2>
  __HAL_LOCK(htim);
 800674e:	2002      	movs	r0, #2
}
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	40012c00 	.word	0x40012c00

08006758 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006758:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800675c:	2b01      	cmp	r3, #1
 800675e:	d04e      	beq.n	80067fe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 8006760:	b430      	push	{r4, r5}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006762:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006764:	4d27      	ldr	r5, [pc, #156]	@ (8006804 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006766:	2302      	movs	r3, #2
 8006768:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800676c:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 800676e:	6853      	ldr	r3, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006770:	680c      	ldr	r4, [r1, #0]
 8006772:	4684      	mov	ip, r0
  tmpsmcr = htim->Instance->SMCR;
 8006774:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006776:	d02c      	beq.n	80067d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006778:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800677c:	42aa      	cmp	r2, r5
 800677e:	d033      	beq.n	80067e8 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8006780:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8006784:	42aa      	cmp	r2, r5
 8006786:	d024      	beq.n	80067d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006788:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800678c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006790:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006792:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8006796:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006798:	d00e      	beq.n	80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800679a:	4b1b      	ldr	r3, [pc, #108]	@ (8006808 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800679c:	429a      	cmp	r2, r3
 800679e:	d00b      	beq.n	80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80067a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067a4:	429a      	cmp	r2, r3
 80067a6:	d007      	beq.n	80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80067a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d003      	beq.n	80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80067b0:	f503 339a 	add.w	r3, r3, #78848	@ 0x13400
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d104      	bne.n	80067c2 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067b8:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067ba:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067be:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067c0:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80067c2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80067c4:	2301      	movs	r3, #1
 80067c6:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80067ca:	f88c 003c 	strb.w	r0, [ip, #60]	@ 0x3c

  return HAL_OK;
}
 80067ce:	bc30      	pop	{r4, r5}
 80067d0:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067d2:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067d8:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80067da:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80067de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067e2:	4323      	orrs	r3, r4
  htim->Instance->CR2 = tmpcr2;
 80067e4:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067e6:	e7e7      	b.n	80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067e8:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067ee:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 80067f0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80067f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067f8:	431c      	orrs	r4, r3
  htim->Instance->CR2 = tmpcr2;
 80067fa:	6054      	str	r4, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067fc:	e7dc      	b.n	80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  __HAL_LOCK(htim);
 80067fe:	2002      	movs	r0, #2
}
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40012c00 	.word	0x40012c00
 8006808:	40000400 	.word	0x40000400

0800680c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800680c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006810:	2b01      	cmp	r3, #1
 8006812:	d048      	beq.n	80068a6 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
{
 8006814:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006816:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800681a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800681e:	4602      	mov	r2, r0
 8006820:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006822:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006824:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006826:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800682a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800682c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006830:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006832:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006834:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006838:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800683a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800683c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006840:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006842:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006844:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006848:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800684a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800684c:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006850:	69c8      	ldr	r0, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006852:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006856:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800685a:	4c14      	ldr	r4, [pc, #80]	@ (80068ac <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800685c:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800685e:	6810      	ldr	r0, [r2, #0]
 8006860:	42a0      	cmp	r0, r4
 8006862:	d007      	beq.n	8006874 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8006864:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8006868:	42a0      	cmp	r0, r4
 800686a:	d003      	beq.n	8006874 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 800686c:	f504 54e0 	add.w	r4, r4, #7168	@ 0x1c00
 8006870:	42a0      	cmp	r0, r4
 8006872:	d110      	bne.n	8006896 <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006874:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8006876:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800687a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800687e:	6a0c      	ldr	r4, [r1, #32]
 8006880:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006884:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006886:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006888:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800688a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800688e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006890:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006894:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8006896:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8006898:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800689a:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 800689e:	4608      	mov	r0, r1
}
 80068a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068a4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80068a6:	2002      	movs	r0, #2
}
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	40012c00 	.word	0x40012c00

080068b0 <HAL_TIMEx_ConfigBreakInput>:
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 80068b0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d076      	beq.n	80069a6 <HAL_TIMEx_ConfigBreakInput+0xf6>

  switch (sBreakInputConfig->Source)
 80068b8:	6813      	ldr	r3, [r2, #0]
 80068ba:	2b20      	cmp	r3, #32
{
 80068bc:	b530      	push	{r4, r5, lr}
 80068be:	4686      	mov	lr, r0
  switch (sBreakInputConfig->Source)
 80068c0:	d824      	bhi.n	800690c <HAL_TIMEx_ConfigBreakInput+0x5c>
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d054      	beq.n	8006970 <HAL_TIMEx_ConfigBreakInput+0xc0>
 80068c6:	1e58      	subs	r0, r3, #1
 80068c8:	281f      	cmp	r0, #31
 80068ca:	d811      	bhi.n	80068f0 <HAL_TIMEx_ConfigBreakInput+0x40>
 80068cc:	e8df f000 	tbb	[pc, r0]
 80068d0:	59106d73 	.word	0x59106d73
 80068d4:	5f101010 	.word	0x5f101010
 80068d8:	10101010 	.word	0x10101010
 80068dc:	65101010 	.word	0x65101010
 80068e0:	10101010 	.word	0x10101010
 80068e4:	10101010 	.word	0x10101010
 80068e8:	10101010 	.word	0x10101010
 80068ec:	54101010 	.word	0x54101010
    default:
    {
      bkin_enable_mask = 0U;
      bkin_polarity_mask = 0U;
      bkin_enable_bitpos = 0U;
      bkin_polarity_bitpos = 0U;
 80068f0:	f04f 0c00 	mov.w	ip, #0
      bkin_enable_bitpos = 0U;
 80068f4:	4664      	mov	r4, ip
      bkin_polarity_mask = 0U;
 80068f6:	4660      	mov	r0, ip
      bkin_enable_mask = 0U;
 80068f8:	4663      	mov	r3, ip
      break;
    }
  }

  switch (BreakInput)
 80068fa:	2901      	cmp	r1, #1
 80068fc:	d011      	beq.n	8006922 <HAL_TIMEx_ConfigBreakInput+0x72>
 80068fe:	2902      	cmp	r1, #2
 8006900:	d01f      	beq.n	8006942 <HAL_TIMEx_ConfigBreakInput+0x92>
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8006902:	2300      	movs	r3, #0
 8006904:	f88e 303c 	strb.w	r3, [lr, #60]	@ 0x3c
  switch (BreakInput)
 8006908:	2001      	movs	r0, #1

  return status;
}
 800690a:	bd30      	pop	{r4, r5, pc}
  switch (sBreakInputConfig->Source)
 800690c:	2b40      	cmp	r3, #64	@ 0x40
      bkin_polarity_bitpos = 0U;
 800690e:	f04f 0c00 	mov.w	ip, #0
  switch (sBreakInputConfig->Source)
 8006912:	d02a      	beq.n	800696a <HAL_TIMEx_ConfigBreakInput+0xba>
 8006914:	2b80      	cmp	r3, #128	@ 0x80
 8006916:	d154      	bne.n	80069c2 <HAL_TIMEx_ConfigBreakInput+0x112>
  switch (BreakInput)
 8006918:	2901      	cmp	r1, #1
      bkin_enable_bitpos = TIM1_AF1_BKCMP7E_Pos;
 800691a:	f04f 0407 	mov.w	r4, #7
      bkin_polarity_mask = 0U;
 800691e:	4660      	mov	r0, ip
  switch (BreakInput)
 8006920:	d1ed      	bne.n	80068fe <HAL_TIMEx_ConfigBreakInput+0x4e>
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006922:	6851      	ldr	r1, [r2, #4]
      tmporx = htim->Instance->AF1;
 8006924:	f8de 5000 	ldr.w	r5, [lr]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006928:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800692a:	40a1      	lsls	r1, r4
      tmporx = htim->Instance->AF1;
 800692c:	6e2c      	ldr	r4, [r5, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800692e:	4061      	eors	r1, r4
 8006930:	400b      	ands	r3, r1
 8006932:	4063      	eors	r3, r4
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006934:	fa02 f20c 	lsl.w	r2, r2, ip
 8006938:	405a      	eors	r2, r3
 800693a:	4002      	ands	r2, r0
 800693c:	4053      	eors	r3, r2
      htim->Instance->AF1 = tmporx;
 800693e:	662b      	str	r3, [r5, #96]	@ 0x60
      break;
 8006940:	e00e      	b.n	8006960 <HAL_TIMEx_ConfigBreakInput+0xb0>
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006942:	6851      	ldr	r1, [r2, #4]
      tmporx = htim->Instance->AF2;
 8006944:	f8de 5000 	ldr.w	r5, [lr]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006948:	6892      	ldr	r2, [r2, #8]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800694a:	40a1      	lsls	r1, r4
      tmporx = htim->Instance->AF2;
 800694c:	6e6c      	ldr	r4, [r5, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800694e:	4061      	eors	r1, r4
 8006950:	400b      	ands	r3, r1
 8006952:	4063      	eors	r3, r4
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006954:	fa02 f20c 	lsl.w	r2, r2, ip
 8006958:	405a      	eors	r2, r3
 800695a:	4002      	ands	r2, r0
 800695c:	4053      	eors	r3, r2
      htim->Instance->AF2 = tmporx;
 800695e:	666b      	str	r3, [r5, #100]	@ 0x64
  __HAL_UNLOCK(htim);
 8006960:	2300      	movs	r3, #0
 8006962:	f88e 303c 	strb.w	r3, [lr, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006966:	2000      	movs	r0, #0
}
 8006968:	bd30      	pop	{r4, r5, pc}
      bkin_enable_bitpos = TIM1_AF1_BKCMP6E_Pos;
 800696a:	2406      	movs	r4, #6
      bkin_polarity_mask = 0U;
 800696c:	4660      	mov	r0, ip
 800696e:	e7c4      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = 0U;
 8006970:	469c      	mov	ip, r3
      bkin_enable_bitpos = 0U;
 8006972:	461c      	mov	r4, r3
      bkin_polarity_mask = 0U;
 8006974:	4618      	mov	r0, r3
 8006976:	e7c0      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = 0U;
 8006978:	f04f 0c00 	mov.w	ip, #0
      bkin_enable_bitpos = TIM1_AF1_BKCMP5E_Pos;
 800697c:	2405      	movs	r4, #5
      bkin_polarity_mask = 0U;
 800697e:	4660      	mov	r0, ip
      break;
 8006980:	e7bb      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 8006982:	f04f 0c0b 	mov.w	ip, #11
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 8006986:	2402      	movs	r4, #2
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 8006988:	f44f 6000 	mov.w	r0, #2048	@ 0x800
      break;
 800698c:	e7b5      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 800698e:	f04f 0c0c 	mov.w	ip, #12
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 8006992:	2403      	movs	r4, #3
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 8006994:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
      break;
 8006998:	e7af      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 800699a:	f04f 0c0d 	mov.w	ip, #13
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 800699e:	2404      	movs	r4, #4
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 80069a0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
      break;
 80069a4:	e7a9      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
  __HAL_LOCK(htim);
 80069a6:	2002      	movs	r0, #2
}
 80069a8:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 80069aa:	f04f 0c0a 	mov.w	ip, #10
 80069ae:	2401      	movs	r4, #1
 80069b0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80069b4:	e7a1      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 80069b6:	f04f 0c09 	mov.w	ip, #9
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 80069ba:	2400      	movs	r4, #0
      bkin_polarity_mask = TIM1_AF1_BKINP;
 80069bc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80069c0:	e79b      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
      bkin_enable_bitpos = 0U;
 80069c2:	4664      	mov	r4, ip
      bkin_polarity_mask = 0U;
 80069c4:	4660      	mov	r0, ip
      bkin_enable_mask = 0U;
 80069c6:	4663      	mov	r3, ip
 80069c8:	e797      	b.n	80068fa <HAL_TIMEx_ConfigBreakInput+0x4a>
 80069ca:	bf00      	nop

080069cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069cc:	b570      	push	{r4, r5, r6, lr}
 80069ce:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80069d0:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069d2:	6882      	ldr	r2, [r0, #8]
 80069d4:	6900      	ldr	r0, [r0, #16]
 80069d6:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069d8:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069da:	4302      	orrs	r2, r0
 80069dc:	430a      	orrs	r2, r1
 80069de:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069e0:	49a0      	ldr	r1, [pc, #640]	@ (8006c64 <UART_SetConfig+0x298>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069e2:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069e4:	4029      	ands	r1, r5
 80069e6:	430a      	orrs	r2, r1
 80069e8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069ea:	685a      	ldr	r2, [r3, #4]
 80069ec:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80069ee:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069f0:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80069f4:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069f6:	499c      	ldr	r1, [pc, #624]	@ (8006c68 <UART_SetConfig+0x29c>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069f8:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069fa:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069fc:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069fe:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a00:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 8006a04:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a08:	f000 80d1 	beq.w	8006bae <UART_SetConfig+0x1e2>
    tmpreg |= huart->Init.OneBitSampling;
 8006a0c:	6a26      	ldr	r6, [r4, #32]
 8006a0e:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a10:	430a      	orrs	r2, r1
 8006a12:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a16:	f022 020f 	bic.w	r2, r2, #15
 8006a1a:	432a      	orrs	r2, r5
 8006a1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a1e:	4a93      	ldr	r2, [pc, #588]	@ (8006c6c <UART_SetConfig+0x2a0>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d039      	beq.n	8006a98 <UART_SetConfig+0xcc>
 8006a24:	4a92      	ldr	r2, [pc, #584]	@ (8006c70 <UART_SetConfig+0x2a4>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d012      	beq.n	8006a50 <UART_SetConfig+0x84>
 8006a2a:	4a92      	ldr	r2, [pc, #584]	@ (8006c74 <UART_SetConfig+0x2a8>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	f000 80a6 	beq.w	8006b7e <UART_SetConfig+0x1b2>
 8006a32:	4a91      	ldr	r2, [pc, #580]	@ (8006c78 <UART_SetConfig+0x2ac>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d043      	beq.n	8006ac0 <UART_SetConfig+0xf4>
 8006a38:	4a90      	ldr	r2, [pc, #576]	@ (8006c7c <UART_SetConfig+0x2b0>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	f000 808f 	beq.w	8006b5e <UART_SetConfig+0x192>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8006a40:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a42:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006a44:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8006a48:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8006a4c:	66a2      	str	r2, [r4, #104]	@ 0x68

  return ret;
}
 8006a4e:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a50:	4b8b      	ldr	r3, [pc, #556]	@ (8006c80 <UART_SetConfig+0x2b4>)
 8006a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a56:	f003 030c 	and.w	r3, r3, #12
 8006a5a:	2b0c      	cmp	r3, #12
 8006a5c:	d8f0      	bhi.n	8006a40 <UART_SetConfig+0x74>
 8006a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a64 <UART_SetConfig+0x98>)
 8006a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a64:	08006b73 	.word	0x08006b73
 8006a68:	08006a41 	.word	0x08006a41
 8006a6c:	08006a41 	.word	0x08006a41
 8006a70:	08006a41 	.word	0x08006a41
 8006a74:	08006ad9 	.word	0x08006ad9
 8006a78:	08006a41 	.word	0x08006a41
 8006a7c:	08006a41 	.word	0x08006a41
 8006a80:	08006a41 	.word	0x08006a41
 8006a84:	08006b21 	.word	0x08006b21
 8006a88:	08006a41 	.word	0x08006a41
 8006a8c:	08006a41 	.word	0x08006a41
 8006a90:	08006a41 	.word	0x08006a41
 8006a94:	08006af1 	.word	0x08006af1
 8006a98:	4b79      	ldr	r3, [pc, #484]	@ (8006c80 <UART_SetConfig+0x2b4>)
 8006a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a9e:	f003 0303 	and.w	r3, r3, #3
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d03c      	beq.n	8006b20 <UART_SetConfig+0x154>
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d022      	beq.n	8006af0 <UART_SetConfig+0x124>
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d014      	beq.n	8006ad8 <UART_SetConfig+0x10c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006aae:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006ab2:	f000 80ce 	beq.w	8006c52 <UART_SetConfig+0x286>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ab6:	f7ff f88f 	bl	8005bd8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8006aba:	b9a8      	cbnz	r0, 8006ae8 <UART_SetConfig+0x11c>
        ret = HAL_ERROR;
 8006abc:	2000      	movs	r0, #0
 8006abe:	e7c0      	b.n	8006a42 <UART_SetConfig+0x76>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ac0:	4b6f      	ldr	r3, [pc, #444]	@ (8006c80 <UART_SetConfig+0x2b4>)
 8006ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ac6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006aca:	2b80      	cmp	r3, #128	@ 0x80
 8006acc:	d028      	beq.n	8006b20 <UART_SetConfig+0x154>
 8006ace:	d863      	bhi.n	8006b98 <UART_SetConfig+0x1cc>
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d04e      	beq.n	8006b72 <UART_SetConfig+0x1a6>
 8006ad4:	2b40      	cmp	r3, #64	@ 0x40
 8006ad6:	d1b3      	bne.n	8006a40 <UART_SetConfig+0x74>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ad8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006adc:	f000 80be 	beq.w	8006c5c <UART_SetConfig+0x290>
        pclk = HAL_RCC_GetSysClockFreq();
 8006ae0:	f7fe ff26 	bl	8005930 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d0e9      	beq.n	8006abc <UART_SetConfig+0xf0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ae8:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006aea:	e006      	b.n	8006afa <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006aec:	2b30      	cmp	r3, #48	@ 0x30
 8006aee:	d1a7      	bne.n	8006a40 <UART_SetConfig+0x74>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006af0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006af4:	d018      	beq.n	8006b28 <UART_SetConfig+0x15c>
        pclk = (uint32_t) LSE_VALUE;
 8006af6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006afa:	6863      	ldr	r3, [r4, #4]
 8006afc:	4a61      	ldr	r2, [pc, #388]	@ (8006c84 <UART_SetConfig+0x2b8>)
 8006afe:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8006b02:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b06:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b0a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006b0e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b12:	f1a0 0310 	sub.w	r3, r0, #16
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d892      	bhi.n	8006a40 <UART_SetConfig+0x74>
          huart->Instance->BRR = usartdiv;
 8006b1a:	6823      	ldr	r3, [r4, #0]
 8006b1c:	60d8      	str	r0, [r3, #12]
 8006b1e:	e7cd      	b.n	8006abc <UART_SetConfig+0xf0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b20:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8006b24:	4858      	ldr	r0, [pc, #352]	@ (8006c88 <UART_SetConfig+0x2bc>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b26:	d1e8      	bne.n	8006afa <UART_SetConfig+0x12e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b28:	6862      	ldr	r2, [r4, #4]
 8006b2a:	4b56      	ldr	r3, [pc, #344]	@ (8006c84 <UART_SetConfig+0x2b8>)
 8006b2c:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8006b30:	fbb0 f0f1 	udiv	r0, r0, r1
 8006b34:	0853      	lsrs	r3, r2, #1
 8006b36:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b3a:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b3e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b42:	f1a3 0210 	sub.w	r2, r3, #16
 8006b46:	428a      	cmp	r2, r1
 8006b48:	f63f af7a 	bhi.w	8006a40 <UART_SetConfig+0x74>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b4c:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8006b50:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b52:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b54:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	60cb      	str	r3, [r1, #12]
 8006b5c:	e7ae      	b.n	8006abc <UART_SetConfig+0xf0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b5e:	4b48      	ldr	r3, [pc, #288]	@ (8006c80 <UART_SetConfig+0x2b4>)
 8006b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b6c:	d0d8      	beq.n	8006b20 <UART_SetConfig+0x154>
 8006b6e:	d81a      	bhi.n	8006ba6 <UART_SetConfig+0x1da>
 8006b70:	b9ab      	cbnz	r3, 8006b9e <UART_SetConfig+0x1d2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b72:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006b76:	d065      	beq.n	8006c44 <UART_SetConfig+0x278>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b78:	f7ff f81c 	bl	8005bb4 <HAL_RCC_GetPCLK1Freq>
        break;
 8006b7c:	e79d      	b.n	8006aba <UART_SetConfig+0xee>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b7e:	4b40      	ldr	r3, [pc, #256]	@ (8006c80 <UART_SetConfig+0x2b4>)
 8006b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b88:	2b20      	cmp	r3, #32
 8006b8a:	d0c9      	beq.n	8006b20 <UART_SetConfig+0x154>
 8006b8c:	d8ae      	bhi.n	8006aec <UART_SetConfig+0x120>
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d0ef      	beq.n	8006b72 <UART_SetConfig+0x1a6>
 8006b92:	2b10      	cmp	r3, #16
 8006b94:	d0a0      	beq.n	8006ad8 <UART_SetConfig+0x10c>
 8006b96:	e753      	b.n	8006a40 <UART_SetConfig+0x74>
 8006b98:	2bc0      	cmp	r3, #192	@ 0xc0
 8006b9a:	d0a9      	beq.n	8006af0 <UART_SetConfig+0x124>
 8006b9c:	e750      	b.n	8006a40 <UART_SetConfig+0x74>
 8006b9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ba2:	d099      	beq.n	8006ad8 <UART_SetConfig+0x10c>
 8006ba4:	e74c      	b.n	8006a40 <UART_SetConfig+0x74>
 8006ba6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006baa:	d0a1      	beq.n	8006af0 <UART_SetConfig+0x124>
 8006bac:	e748      	b.n	8006a40 <UART_SetConfig+0x74>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bae:	4311      	orrs	r1, r2
 8006bb0:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bb4:	4932      	ldr	r1, [pc, #200]	@ (8006c80 <UART_SetConfig+0x2b4>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006bb6:	f022 020f 	bic.w	r2, r2, #15
 8006bba:	432a      	orrs	r2, r5
 8006bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bbe:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8006bc2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006bc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bca:	d045      	beq.n	8006c58 <UART_SetConfig+0x28c>
 8006bcc:	d833      	bhi.n	8006c36 <UART_SetConfig+0x26a>
 8006bce:	b37b      	cbz	r3, 8006c30 <UART_SetConfig+0x264>
 8006bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bd4:	f47f af34 	bne.w	8006a40 <UART_SetConfig+0x74>
        pclk = HAL_RCC_GetSysClockFreq();
 8006bd8:	f7fe feaa 	bl	8005930 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006bdc:	2800      	cmp	r0, #0
 8006bde:	f43f af6d 	beq.w	8006abc <UART_SetConfig+0xf0>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006be2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006be4:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006be6:	4b27      	ldr	r3, [pc, #156]	@ (8006c84 <UART_SetConfig+0x2b8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006be8:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006bec:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8006bf0:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006bf4:	4299      	cmp	r1, r3
 8006bf6:	f63f af23 	bhi.w	8006a40 <UART_SetConfig+0x74>
 8006bfa:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8006bfe:	f63f af1f 	bhi.w	8006a40 <UART_SetConfig+0x74>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c02:	2300      	movs	r3, #0
 8006c04:	4619      	mov	r1, r3
 8006c06:	f7f9 fe0d 	bl	8000824 <__aeabi_uldivmod>
 8006c0a:	0872      	lsrs	r2, r6, #1
 8006c0c:	0203      	lsls	r3, r0, #8
 8006c0e:	0209      	lsls	r1, r1, #8
 8006c10:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8006c14:	1898      	adds	r0, r3, r2
 8006c16:	f141 0100 	adc.w	r1, r1, #0
 8006c1a:	4632      	mov	r2, r6
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f7f9 fe01 	bl	8000824 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006c22:	4b1a      	ldr	r3, [pc, #104]	@ (8006c8c <UART_SetConfig+0x2c0>)
 8006c24:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	f63f af09 	bhi.w	8006a40 <UART_SetConfig+0x74>
 8006c2e:	e774      	b.n	8006b1a <UART_SetConfig+0x14e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c30:	f7fe ffc0 	bl	8005bb4 <HAL_RCC_GetPCLK1Freq>
        break;
 8006c34:	e7d2      	b.n	8006bdc <UART_SetConfig+0x210>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c3a:	f47f af01 	bne.w	8006a40 <UART_SetConfig+0x74>
        pclk = (uint32_t) LSE_VALUE;
 8006c3e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006c42:	e7cf      	b.n	8006be4 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c44:	f7fe ffb6 	bl	8005bb4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	f43f af37 	beq.w	8006abc <UART_SetConfig+0xf0>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c4e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006c50:	e76a      	b.n	8006b28 <UART_SetConfig+0x15c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c52:	f7fe ffc1 	bl	8005bd8 <HAL_RCC_GetPCLK2Freq>
        break;
 8006c56:	e7f7      	b.n	8006c48 <UART_SetConfig+0x27c>
        pclk = (uint32_t) HSI_VALUE;
 8006c58:	480b      	ldr	r0, [pc, #44]	@ (8006c88 <UART_SetConfig+0x2bc>)
 8006c5a:	e7c3      	b.n	8006be4 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetSysClockFreq();
 8006c5c:	f7fe fe68 	bl	8005930 <HAL_RCC_GetSysClockFreq>
        break;
 8006c60:	e7f2      	b.n	8006c48 <UART_SetConfig+0x27c>
 8006c62:	bf00      	nop
 8006c64:	cfff69f3 	.word	0xcfff69f3
 8006c68:	40008000 	.word	0x40008000
 8006c6c:	40013800 	.word	0x40013800
 8006c70:	40004400 	.word	0x40004400
 8006c74:	40004800 	.word	0x40004800
 8006c78:	40004c00 	.word	0x40004c00
 8006c7c:	40005000 	.word	0x40005000
 8006c80:	40021000 	.word	0x40021000
 8006c84:	08008cfc 	.word	0x08008cfc
 8006c88:	00f42400 	.word	0x00f42400
 8006c8c:	000ffcff 	.word	0x000ffcff

08006c90 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c90:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006c92:	071a      	lsls	r2, r3, #28
{
 8006c94:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c96:	d506      	bpl.n	8006ca6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c98:	6801      	ldr	r1, [r0, #0]
 8006c9a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006c9c:	684a      	ldr	r2, [r1, #4]
 8006c9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ca2:	4322      	orrs	r2, r4
 8006ca4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ca6:	07dc      	lsls	r4, r3, #31
 8006ca8:	d506      	bpl.n	8006cb8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006caa:	6801      	ldr	r1, [r0, #0]
 8006cac:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8006cae:	684a      	ldr	r2, [r1, #4]
 8006cb0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006cb4:	4322      	orrs	r2, r4
 8006cb6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cb8:	0799      	lsls	r1, r3, #30
 8006cba:	d506      	bpl.n	8006cca <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cbc:	6801      	ldr	r1, [r0, #0]
 8006cbe:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006cc0:	684a      	ldr	r2, [r1, #4]
 8006cc2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006cc6:	4322      	orrs	r2, r4
 8006cc8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cca:	075a      	lsls	r2, r3, #29
 8006ccc:	d506      	bpl.n	8006cdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cce:	6801      	ldr	r1, [r0, #0]
 8006cd0:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006cd2:	684a      	ldr	r2, [r1, #4]
 8006cd4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006cd8:	4322      	orrs	r2, r4
 8006cda:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cdc:	06dc      	lsls	r4, r3, #27
 8006cde:	d506      	bpl.n	8006cee <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ce0:	6801      	ldr	r1, [r0, #0]
 8006ce2:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006ce4:	688a      	ldr	r2, [r1, #8]
 8006ce6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006cea:	4322      	orrs	r2, r4
 8006cec:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cee:	0699      	lsls	r1, r3, #26
 8006cf0:	d506      	bpl.n	8006d00 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cf2:	6801      	ldr	r1, [r0, #0]
 8006cf4:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006cf6:	688a      	ldr	r2, [r1, #8]
 8006cf8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cfc:	4322      	orrs	r2, r4
 8006cfe:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d00:	065a      	lsls	r2, r3, #25
 8006d02:	d509      	bpl.n	8006d18 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d04:	6801      	ldr	r1, [r0, #0]
 8006d06:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006d08:	684a      	ldr	r2, [r1, #4]
 8006d0a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006d0e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d10:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d14:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d16:	d00b      	beq.n	8006d30 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d18:	061b      	lsls	r3, r3, #24
 8006d1a:	d506      	bpl.n	8006d2a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d1c:	6802      	ldr	r2, [r0, #0]
 8006d1e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8006d20:	6853      	ldr	r3, [r2, #4]
 8006d22:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8006d26:	430b      	orrs	r3, r1
 8006d28:	6053      	str	r3, [r2, #4]
  }
}
 8006d2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d2e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d30:	684a      	ldr	r2, [r1, #4]
 8006d32:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8006d34:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8006d38:	4322      	orrs	r2, r4
 8006d3a:	604a      	str	r2, [r1, #4]
 8006d3c:	e7ec      	b.n	8006d18 <UART_AdvFeatureConfig+0x88>
 8006d3e:	bf00      	nop

08006d40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d40:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d42:	2300      	movs	r3, #0
{
 8006d44:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d46:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d4a:	f7fd f829 	bl	8003da0 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d4e:	6822      	ldr	r2, [r4, #0]
 8006d50:	6813      	ldr	r3, [r2, #0]
 8006d52:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8006d54:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d56:	d40f      	bmi.n	8006d78 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d58:	6813      	ldr	r3, [r2, #0]
 8006d5a:	0759      	lsls	r1, r3, #29
 8006d5c:	d431      	bmi.n	8006dc2 <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d5e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006d60:	2220      	movs	r2, #32
 8006d62:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8006d66:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8006d68:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d6c:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d6e:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8006d70:	2300      	movs	r3, #0
 8006d72:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8006d76:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d78:	69d3      	ldr	r3, [r2, #28]
 8006d7a:	0298      	lsls	r0, r3, #10
 8006d7c:	d4ec      	bmi.n	8006d58 <UART_CheckIdleState+0x18>
 8006d7e:	e00c      	b.n	8006d9a <UART_CheckIdleState+0x5a>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006d80:	6819      	ldr	r1, [r3, #0]
 8006d82:	0749      	lsls	r1, r1, #29
 8006d84:	461a      	mov	r2, r3
 8006d86:	d505      	bpl.n	8006d94 <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d88:	69d9      	ldr	r1, [r3, #28]
 8006d8a:	0708      	lsls	r0, r1, #28
 8006d8c:	d44a      	bmi.n	8006e24 <UART_CheckIdleState+0xe4>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006d8e:	69d9      	ldr	r1, [r3, #28]
 8006d90:	0509      	lsls	r1, r1, #20
 8006d92:	d475      	bmi.n	8006e80 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d94:	69db      	ldr	r3, [r3, #28]
 8006d96:	0298      	lsls	r0, r3, #10
 8006d98:	d4de      	bmi.n	8006d58 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d9a:	f7fd f801 	bl	8003da0 <HAL_GetTick>
 8006d9e:	1b43      	subs	r3, r0, r5
 8006da0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006da4:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006da6:	d3eb      	bcc.n	8006d80 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006dac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db0:	e843 2100 	strex	r1, r2, [r3]
 8006db4:	2900      	cmp	r1, #0
 8006db6:	d1f7      	bne.n	8006da8 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 8006db8:	2320      	movs	r3, #32
 8006dba:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8006dbe:	2003      	movs	r0, #3
 8006dc0:	e7d6      	b.n	8006d70 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc2:	69d3      	ldr	r3, [r2, #28]
 8006dc4:	025b      	lsls	r3, r3, #9
 8006dc6:	d4ca      	bmi.n	8006d5e <UART_CheckIdleState+0x1e>
 8006dc8:	e00d      	b.n	8006de6 <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	0750      	lsls	r0, r2, #29
 8006dce:	d507      	bpl.n	8006de0 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dd0:	69da      	ldr	r2, [r3, #28]
 8006dd2:	0711      	lsls	r1, r2, #28
 8006dd4:	f100 8082 	bmi.w	8006edc <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dd8:	69da      	ldr	r2, [r3, #28]
 8006dda:	0512      	lsls	r2, r2, #20
 8006ddc:	f100 80ac 	bmi.w	8006f38 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006de0:	69db      	ldr	r3, [r3, #28]
 8006de2:	025b      	lsls	r3, r3, #9
 8006de4:	d4bb      	bmi.n	8006d5e <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006de6:	f7fc ffdb 	bl	8003da0 <HAL_GetTick>
 8006dea:	1b43      	subs	r3, r0, r5
 8006dec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006df0:	6823      	ldr	r3, [r4, #0]
 8006df2:	d3ea      	bcc.n	8006dca <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006df8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfc:	e843 2100 	strex	r1, r2, [r3]
 8006e00:	2900      	cmp	r1, #0
 8006e02:	d1f7      	bne.n	8006df4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e04:	f103 0208 	add.w	r2, r3, #8
 8006e08:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e0c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e10:	f103 0008 	add.w	r0, r3, #8
 8006e14:	e840 2100 	strex	r1, r2, [r0]
 8006e18:	2900      	cmp	r1, #0
 8006e1a:	d1f3      	bne.n	8006e04 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 8006e1c:	2320      	movs	r3, #32
 8006e1e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8006e22:	e7cc      	b.n	8006dbe <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e24:	2208      	movs	r2, #8
 8006e26:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e28:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e2c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e30:	e843 2100 	strex	r1, r2, [r3]
 8006e34:	2900      	cmp	r1, #0
 8006e36:	d1f7      	bne.n	8006e28 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e38:	4856      	ldr	r0, [pc, #344]	@ (8006f94 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3a:	f103 0208 	add.w	r2, r3, #8
 8006e3e:	e852 2f00 	ldrex	r2, [r2]
 8006e42:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e44:	f103 0508 	add.w	r5, r3, #8
 8006e48:	e845 2100 	strex	r1, r2, [r5]
 8006e4c:	2900      	cmp	r1, #0
 8006e4e:	d1f4      	bne.n	8006e3a <UART_CheckIdleState+0xfa>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e50:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006e52:	2a01      	cmp	r2, #1
 8006e54:	d00b      	beq.n	8006e6e <UART_CheckIdleState+0x12e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e56:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006e58:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e5a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8006e5c:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e60:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e62:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006e64:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e68:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8006e6c:	e79c      	b.n	8006da8 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e6e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e72:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e76:	e843 2100 	strex	r1, r2, [r3]
 8006e7a:	2900      	cmp	r1, #0
 8006e7c:	d1f7      	bne.n	8006e6e <UART_CheckIdleState+0x12e>
 8006e7e:	e7ea      	b.n	8006e56 <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e84:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e86:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e8a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e8e:	e843 2100 	strex	r1, r2, [r3]
 8006e92:	2900      	cmp	r1, #0
 8006e94:	d1f7      	bne.n	8006e86 <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e96:	483f      	ldr	r0, [pc, #252]	@ (8006f94 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e98:	f103 0208 	add.w	r2, r3, #8
 8006e9c:	e852 2f00 	ldrex	r2, [r2]
 8006ea0:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea2:	f103 0508 	add.w	r5, r3, #8
 8006ea6:	e845 2100 	strex	r1, r2, [r5]
 8006eaa:	2900      	cmp	r1, #0
 8006eac:	d1f4      	bne.n	8006e98 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eae:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006eb0:	2a01      	cmp	r2, #1
 8006eb2:	d00a      	beq.n	8006eca <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006eb6:	2120      	movs	r1, #32
 8006eb8:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006ebc:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ebe:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006ec0:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ec4:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8006ec8:	e76e      	b.n	8006da8 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eca:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ece:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed2:	e843 2100 	strex	r1, r2, [r3]
 8006ed6:	2900      	cmp	r1, #0
 8006ed8:	d1f7      	bne.n	8006eca <UART_CheckIdleState+0x18a>
 8006eda:	e7eb      	b.n	8006eb4 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006edc:	2208      	movs	r2, #8
 8006ede:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ee4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	e843 2100 	strex	r1, r2, [r3]
 8006eec:	2900      	cmp	r1, #0
 8006eee:	d1f7      	bne.n	8006ee0 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ef0:	4828      	ldr	r0, [pc, #160]	@ (8006f94 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef2:	f103 0208 	add.w	r2, r3, #8
 8006ef6:	e852 2f00 	ldrex	r2, [r2]
 8006efa:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efc:	f103 0508 	add.w	r5, r3, #8
 8006f00:	e845 2100 	strex	r1, r2, [r5]
 8006f04:	2900      	cmp	r1, #0
 8006f06:	d1f4      	bne.n	8006ef2 <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f08:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006f0a:	2a01      	cmp	r2, #1
 8006f0c:	d00b      	beq.n	8006f26 <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f0e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006f10:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f12:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8006f14:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006f18:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f1a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006f1c:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f20:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8006f24:	e766      	b.n	8006df4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f26:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f2a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2e:	e843 2100 	strex	r1, r2, [r3]
 8006f32:	2900      	cmp	r1, #0
 8006f34:	d1f7      	bne.n	8006f26 <UART_CheckIdleState+0x1e6>
 8006f36:	e7ea      	b.n	8006f0e <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f3c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f3e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f42:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f46:	e843 2100 	strex	r1, r2, [r3]
 8006f4a:	2900      	cmp	r1, #0
 8006f4c:	d1f7      	bne.n	8006f3e <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f4e:	4811      	ldr	r0, [pc, #68]	@ (8006f94 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f50:	f103 0208 	add.w	r2, r3, #8
 8006f54:	e852 2f00 	ldrex	r2, [r2]
 8006f58:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5a:	f103 0508 	add.w	r5, r3, #8
 8006f5e:	e845 2100 	strex	r1, r2, [r5]
 8006f62:	2900      	cmp	r1, #0
 8006f64:	d1f4      	bne.n	8006f50 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f66:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006f68:	2a01      	cmp	r2, #1
 8006f6a:	d00a      	beq.n	8006f82 <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f6c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006f6e:	2120      	movs	r1, #32
 8006f70:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006f74:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f76:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006f78:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f7c:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8006f80:	e738      	b.n	8006df4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f82:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f86:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f8a:	e843 2100 	strex	r1, r2, [r3]
 8006f8e:	2900      	cmp	r1, #0
 8006f90:	d1f7      	bne.n	8006f82 <UART_CheckIdleState+0x242>
 8006f92:	e7eb      	b.n	8006f6c <UART_CheckIdleState+0x22c>
 8006f94:	effffffe 	.word	0xeffffffe

08006f98 <HAL_UART_Init>:
  if (huart == NULL)
 8006f98:	b380      	cbz	r0, 8006ffc <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006f9a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8006f9e:	b510      	push	{r4, lr}
 8006fa0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006fa2:	b333      	cbz	r3, 8006ff2 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8006fa4:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fa6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8006fa8:	2324      	movs	r3, #36	@ 0x24
 8006faa:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8006fae:	6813      	ldr	r3, [r2, #0]
 8006fb0:	f023 0301 	bic.w	r3, r3, #1
 8006fb4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fb6:	b9c1      	cbnz	r1, 8006fea <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fb8:	4620      	mov	r0, r4
 8006fba:	f7ff fd07 	bl	80069cc <UART_SetConfig>
 8006fbe:	2801      	cmp	r0, #1
 8006fc0:	d011      	beq.n	8006fe6 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fc2:	6823      	ldr	r3, [r4, #0]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006fca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006fcc:	689a      	ldr	r2, [r3, #8]
 8006fce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006fd2:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8006fda:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8006fdc:	601a      	str	r2, [r3, #0]
}
 8006fde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8006fe2:	f7ff bead 	b.w	8006d40 <UART_CheckIdleState>
}
 8006fe6:	2001      	movs	r0, #1
 8006fe8:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8006fea:	4620      	mov	r0, r4
 8006fec:	f7ff fe50 	bl	8006c90 <UART_AdvFeatureConfig>
 8006ff0:	e7e2      	b.n	8006fb8 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8006ff2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8006ff6:	f7fc fcfb 	bl	80039f0 <HAL_UART_MspInit>
 8006ffa:	e7d3      	b.n	8006fa4 <HAL_UART_Init+0xc>
}
 8006ffc:	2001      	movs	r0, #1
 8006ffe:	4770      	bx	lr

08007000 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007000:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007004:	2b01      	cmp	r3, #1
 8007006:	d017      	beq.n	8007038 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007008:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800700a:	2324      	movs	r3, #36	@ 0x24
{
 800700c:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800700e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007012:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007014:	6814      	ldr	r4, [r2, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007016:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8007018:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800701c:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8007020:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007022:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007024:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007026:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 800702a:	2220      	movs	r2, #32
 800702c:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88

  return HAL_OK;
}
 8007030:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8007034:	4618      	mov	r0, r3
}
 8007036:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007038:	2002      	movs	r0, #2
}
 800703a:	4770      	bx	lr

0800703c <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800703c:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8007040:	2a01      	cmp	r2, #1
 8007042:	d037      	beq.n	80070b4 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8007044:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007046:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007048:	2024      	movs	r0, #36	@ 0x24
{
 800704a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800704c:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007050:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007052:	6810      	ldr	r0, [r2, #0]
 8007054:	f020 0001 	bic.w	r0, r0, #1
 8007058:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800705a:	6890      	ldr	r0, [r2, #8]
 800705c:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 8007060:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007062:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007064:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007066:	b310      	cbz	r0, 80070ae <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007068:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800706a:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 800706c:	4d12      	ldr	r5, [pc, #72]	@ (80070b8 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800706e:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007072:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007076:	4911      	ldr	r1, [pc, #68]	@ (80070bc <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8007078:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800707c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007080:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007084:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007088:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800708a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800708c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007090:	fbb1 f1f5 	udiv	r1, r1, r5
 8007094:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8007098:	2100      	movs	r1, #0
 800709a:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800709e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070a0:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80070a2:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 80070a6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80070a8:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 80070ac:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80070ae:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80070b0:	4608      	mov	r0, r1
 80070b2:	e7ef      	b.n	8007094 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80070b4:	2002      	movs	r0, #2
}
 80070b6:	4770      	bx	lr
 80070b8:	08008d14 	.word	0x08008d14
 80070bc:	08008d1c 	.word	0x08008d1c

080070c0 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80070c0:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80070c4:	2a01      	cmp	r2, #1
 80070c6:	d037      	beq.n	8007138 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80070c8:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070ca:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80070cc:	2024      	movs	r0, #36	@ 0x24
{
 80070ce:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80070d0:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070d4:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80070d6:	6810      	ldr	r0, [r2, #0]
 80070d8:	f020 0001 	bic.w	r0, r0, #1
 80070dc:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80070de:	6890      	ldr	r0, [r2, #8]
 80070e0:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 80070e4:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80070e6:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80070e8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80070ea:	b310      	cbz	r0, 8007132 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80070ec:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80070ee:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80070f0:	4d12      	ldr	r5, [pc, #72]	@ (800713c <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070f2:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80070f6:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80070fa:	4911      	ldr	r1, [pc, #68]	@ (8007140 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80070fc:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007100:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007104:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007108:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800710c:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800710e:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007110:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007114:	fbb1 f1f5 	udiv	r1, r1, r5
 8007118:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 800711c:	2100      	movs	r1, #0
 800711e:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8007122:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007124:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8007126:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 800712a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800712c:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8007130:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8007132:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007134:	4608      	mov	r0, r1
 8007136:	e7ef      	b.n	8007118 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007138:	2002      	movs	r0, #2
}
 800713a:	4770      	bx	lr
 800713c:	08008d14 	.word	0x08008d14
 8007140:	08008d1c 	.word	0x08008d1c

08007144 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 8007144:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 8007146:	8840      	ldrh	r0, [r0, #2]
 8007148:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 800714c:	0c00      	lsrs	r0, r0, #16
 800714e:	4770      	bx	lr

08007150 <BADC_Init>:
/**
  * @brief  Initializes ADC and NVIC for three bemf voltages reading
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  */
__weak void BADC_Init(Bemf_ADC_Handle_t *pHandle)
{
 8007150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ADC_TypeDef *ADCx_u = pHandle->pParams_str->pAdc[2];
 8007154:	6c85      	ldr	r5, [r0, #72]	@ 0x48
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007156:	4e8f      	ldr	r6, [pc, #572]	@ (8007394 <BADC_Init+0x244>)
  ADC_TypeDef *ADCx_v = pHandle->pParams_str->pAdc[1];
  ADC_TypeDef *ADCx_w = pHandle->pParams_str->pAdc[0];
 8007158:	68aa      	ldr	r2, [r5, #8]
  MODIFY_REG(ADCx->CR,
 800715a:	4f8f      	ldr	r7, [pc, #572]	@ (8007398 <BADC_Init+0x248>)
  ADC_TypeDef *ADCx_v = pHandle->pParams_str->pAdc[1];
 800715c:	e9d5 1303 	ldrd	r1, r3, [r5, #12]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007160:	685c      	ldr	r4, [r3, #4]
 8007162:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
 8007166:	605c      	str	r4, [r3, #4]
 8007168:	684c      	ldr	r4, [r1, #4]
 800716a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
 800716e:	604c      	str	r4, [r1, #4]
 8007170:	6854      	ldr	r4, [r2, #4]
 8007172:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
 8007176:	6054      	str	r4, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8007178:	2480      	movs	r4, #128	@ 0x80
 800717a:	601c      	str	r4, [r3, #0]
 800717c:	600c      	str	r4, [r1, #0]
 800717e:	6014      	str	r4, [r2, #0]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007180:	689c      	ldr	r4, [r3, #8]
 8007182:	4034      	ands	r4, r6
 8007184:	609c      	str	r4, [r3, #8]
 8007186:	688c      	ldr	r4, [r1, #8]
 8007188:	4034      	ands	r4, r6
 800718a:	608c      	str	r4, [r1, #8]
 800718c:	6894      	ldr	r4, [r2, #8]
 800718e:	4034      	ands	r4, r6
 8007190:	6094      	str	r4, [r2, #8]
  MODIFY_REG(ADCx->CR,
 8007192:	689c      	ldr	r4, [r3, #8]
    LL_ADC_DisableDeepPowerDown(ADCx_w);
    
    LL_ADC_EnableInternalRegulator(ADCx_u);
    LL_ADC_EnableInternalRegulator(ADCx_v);
    LL_ADC_EnableInternalRegulator(ADCx_w);
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8007194:	4e81      	ldr	r6, [pc, #516]	@ (800739c <BADC_Init+0x24c>)
 8007196:	403c      	ands	r4, r7
 8007198:	f044 5480 	orr.w	r4, r4, #268435456	@ 0x10000000
 800719c:	609c      	str	r4, [r3, #8]
 800719e:	688c      	ldr	r4, [r1, #8]
 80071a0:	403c      	ands	r4, r7
 80071a2:	f044 5480 	orr.w	r4, r4, #268435456	@ 0x10000000
 80071a6:	608c      	str	r4, [r1, #8]
 80071a8:	4c7d      	ldr	r4, [pc, #500]	@ (80073a0 <BADC_Init+0x250>)
 80071aa:	6824      	ldr	r4, [r4, #0]
 80071ac:	09a4      	lsrs	r4, r4, #6
 80071ae:	fba6 6404 	umull	r6, r4, r6, r4
 80071b2:	6896      	ldr	r6, [r2, #8]
{
 80071b4:	b082      	sub	sp, #8
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80071b6:	09a4      	lsrs	r4, r4, #6
 80071b8:	403e      	ands	r6, r7
 80071ba:	0064      	lsls	r4, r4, #1
 80071bc:	f046 5680 	orr.w	r6, r6, #268435456	@ 0x10000000
 80071c0:	6096      	str	r6, [r2, #8]
 80071c2:	9401      	str	r4, [sp, #4]
    while(wait_loop_index != 0UL)
 80071c4:	9c01      	ldr	r4, [sp, #4]
 80071c6:	b12c      	cbz	r4, 80071d4 <BADC_Init+0x84>
    {
      wait_loop_index--;
 80071c8:	9c01      	ldr	r4, [sp, #4]
 80071ca:	3c01      	subs	r4, #1
 80071cc:	9401      	str	r4, [sp, #4]
    while(wait_loop_index != 0UL)
 80071ce:	9c01      	ldr	r4, [sp, #4]
 80071d0:	2c00      	cmp	r4, #0
 80071d2:	d1f9      	bne.n	80071c8 <BADC_Init+0x78>
  MODIFY_REG(ADCx->CR,
 80071d4:	689c      	ldr	r4, [r3, #8]
 80071d6:	f024 4440 	bic.w	r4, r4, #3221225472	@ 0xc0000000
 80071da:	f024 043f 	bic.w	r4, r4, #63	@ 0x3f
 80071de:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80071e2:	609c      	str	r4, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80071e4:	689c      	ldr	r4, [r3, #8]
 80071e6:	2c00      	cmp	r4, #0
 80071e8:	dbfc      	blt.n	80071e4 <BADC_Init+0x94>

    LL_ADC_StartCalibration(ADCx_u, LL_ADC_SINGLE_ENDED);
    while (LL_ADC_IsCalibrationOnGoing(ADCx_u))
    {
    }
    if (ADCx_u != ADCx_v)
 80071ea:	428b      	cmp	r3, r1
 80071ec:	d00a      	beq.n	8007204 <BADC_Init+0xb4>
  MODIFY_REG(ADCx->CR,
 80071ee:	688c      	ldr	r4, [r1, #8]
 80071f0:	f024 4440 	bic.w	r4, r4, #3221225472	@ 0xc0000000
 80071f4:	f024 043f 	bic.w	r4, r4, #63	@ 0x3f
 80071f8:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 80071fc:	608c      	str	r4, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80071fe:	688c      	ldr	r4, [r1, #8]
 8007200:	2c00      	cmp	r4, #0
 8007202:	dbfc      	blt.n	80071fe <BADC_Init+0xae>
      LL_ADC_StartCalibration(ADCx_v, LL_ADC_SINGLE_ENDED);
      while (LL_ADC_IsCalibrationOnGoing(ADCx_v))
      {
      }
    }
    if ((ADCx_w != ADCx_u) && (ADCx_w != ADCx_v))
 8007204:	4293      	cmp	r3, r2
 8007206:	d00c      	beq.n	8007222 <BADC_Init+0xd2>
 8007208:	4291      	cmp	r1, r2
 800720a:	d00a      	beq.n	8007222 <BADC_Init+0xd2>
  MODIFY_REG(ADCx->CR,
 800720c:	6894      	ldr	r4, [r2, #8]
 800720e:	f024 4440 	bic.w	r4, r4, #3221225472	@ 0xc0000000
 8007212:	f024 043f 	bic.w	r4, r4, #63	@ 0x3f
 8007216:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 800721a:	6094      	str	r4, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800721c:	6894      	ldr	r4, [r2, #8]
 800721e:	2c00      	cmp	r4, #0
 8007220:	dbfc      	blt.n	800721c <BADC_Init+0xcc>
    /* ADC Enable (must be done after calibration) */
    /* ADC5-140924: Enabling the ADC by setting ADEN bit soon after polling ADCAL=0
    * following a calibration phase, could have no effect on ADC
    * within certain AHB/ADC clock ratio.
    */
    LL_ADC_SetChannelSamplingTime (ADCx_u, pHandle->pParams_str->AdcChannel[2], LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007222:	6aac      	ldr	r4, [r5, #40]	@ 0x28
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007224:	0de6      	lsrs	r6, r4, #23
 8007226:	f103 0714 	add.w	r7, r3, #20
 800722a:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 800722e:	f04f 0c07 	mov.w	ip, #7
 8007232:	f857 e006 	ldr.w	lr, [r7, r6]
 8007236:	f3c4 5404 	ubfx	r4, r4, #20, #5
 800723a:	fa0c f404 	lsl.w	r4, ip, r4
 800723e:	ea2e 0404 	bic.w	r4, lr, r4
 8007242:	51bc      	str	r4, [r7, r6]
    LL_ADC_SetChannelSamplingTime (ADCx_v, pHandle->pParams_str->AdcChannel[1], LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007244:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007246:	0de7      	lsrs	r7, r4, #23
 8007248:	f007 0704 	and.w	r7, r7, #4
 800724c:	f101 0e14 	add.w	lr, r1, #20
  MODIFY_REG(*preg,
 8007250:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8007254:	f85e 8007 	ldr.w	r8, [lr, r7]
 8007258:	fa0c f404 	lsl.w	r4, ip, r4
 800725c:	ea28 0404 	bic.w	r4, r8, r4
 8007260:	f84e 4007 	str.w	r4, [lr, r7]
    LL_ADC_SetChannelSamplingTime (ADCx_w, pHandle->pParams_str->AdcChannel[0], LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007264:	6a2f      	ldr	r7, [r5, #32]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007266:	0dfc      	lsrs	r4, r7, #23
 8007268:	f004 0404 	and.w	r4, r4, #4
 800726c:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8007270:	f3c7 5704 	ubfx	r7, r7, #20, #5
 8007274:	fa0c fc07 	lsl.w	ip, ip, r7
 8007278:	5937      	ldr	r7, [r6, r4]
 800727a:	ea27 070c 	bic.w	r7, r7, ip
 800727e:	5137      	str	r7, [r6, r4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007280:	681c      	ldr	r4, [r3, #0]
 8007282:	07e7      	lsls	r7, r4, #31
 8007284:	d578      	bpl.n	8007378 <BADC_Init+0x228>
 8007286:	680b      	ldr	r3, [r1, #0]
 8007288:	07de      	lsls	r6, r3, #31
 800728a:	d408      	bmi.n	800729e <BADC_Init+0x14e>
  MODIFY_REG(ADCx->CR,
 800728c:	4c45      	ldr	r4, [pc, #276]	@ (80073a4 <BADC_Init+0x254>)
 800728e:	688b      	ldr	r3, [r1, #8]
 8007290:	4023      	ands	r3, r4
 8007292:	f043 0301 	orr.w	r3, r3, #1
 8007296:	608b      	str	r3, [r1, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007298:	680b      	ldr	r3, [r1, #0]
 800729a:	07de      	lsls	r6, r3, #31
 800729c:	d5f7      	bpl.n	800728e <BADC_Init+0x13e>
 800729e:	6813      	ldr	r3, [r2, #0]
 80072a0:	07df      	lsls	r7, r3, #31
 80072a2:	d408      	bmi.n	80072b6 <BADC_Init+0x166>
  MODIFY_REG(ADCx->CR,
 80072a4:	493f      	ldr	r1, [pc, #252]	@ (80073a4 <BADC_Init+0x254>)
 80072a6:	6893      	ldr	r3, [r2, #8]
 80072a8:	400b      	ands	r3, r1
 80072aa:	f043 0301 	orr.w	r3, r3, #1
 80072ae:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80072b0:	6813      	ldr	r3, [r2, #0]
 80072b2:	07db      	lsls	r3, r3, #31
 80072b4:	d5f7      	bpl.n	80072a6 <BADC_Init+0x156>
      LL_ADC_Enable(ADCx_w);
    } 

    pHandle->ADCRegularLocked=false;

    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 80072b6:	7841      	ldrb	r1, [r0, #1]
 80072b8:	8ac3      	ldrh	r3, [r0, #22]
    reliable speed */
    hMinReliableElSpeedUnit /= 4U;

    /* Adjustment factor: maximum measurable speed is x time greater than the
    maximum reliable speed */
    hMaxReliableElSpeedUnit *= 2U;
 80072ba:	8a82      	ldrh	r2, [r0, #20]
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 80072bc:	fb13 f301 	smulbb	r3, r3, r1
    hMaxReliableElSpeedUnit *= 2U;
 80072c0:	fb12 f201 	smulbb	r2, r2, r1
    uint16_t hMinReliableElSpeedUnit = pHandle->_Super.hMinReliableMecSpeedUnit * pHandle->_Super.bElToMecRatio;
 80072c4:	b29b      	uxth	r3, r3
    pHandle->ADCRegularLocked=false;
 80072c6:	2100      	movs	r1, #0
    hMaxReliableElSpeedUnit *= 2U;
 80072c8:	0052      	lsls	r2, r2, #1

    /* SW Init */
    if (0U == hMinReliableElSpeedUnit)
 80072ca:	2b03      	cmp	r3, #3
    pHandle->ADCRegularLocked=false;
 80072cc:	f880 1054 	strb.w	r1, [r0, #84]	@ 0x54
    hMaxReliableElSpeedUnit *= 2U;
 80072d0:	b292      	uxth	r2, r2
    if (0U == hMinReliableElSpeedUnit)
 80072d2:	d95c      	bls.n	800738e <BADC_Init+0x23e>
    else
    {
      /* Set accordingly the min reliable speed */
      /* 1000 comes from mS
      * 6 comes from the fact that bemf zero crossing is sensed each 60 deg = 360/6 deg */
      BemfTimeout = (1000U * (uint16_t)SPEED_UNIT) / (6U * hMinReliableElSpeedUnit);
 80072d4:	089b      	lsrs	r3, r3, #2
 80072d6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80072da:	005b      	lsls	r3, r3, #1
 80072dc:	f242 7110 	movw	r1, #10000	@ 0x2710
 80072e0:	fbb1 f3f3 	udiv	r3, r1, r3
    }

    pHandle->MaxPeriod = (uint32_t) ((pHandle->TIMClockFreq * BemfTimeout) / 1000U);
 80072e4:	6d04      	ldr	r4, [r0, #80]	@ 0x50
    MinBemfTime = ((1000U * (uint16_t)SPEED_UNIT) << 8) / (6U * hMaxReliableElSpeedUnit);
    pHandle->MinPeriod = (uint32_t) (((pHandle->TIMClockFreq * MinBemfTime) >> 8) / 1000U);

    pHandle->SatSpeed = hMaxReliableElSpeedUnit;
 80072e6:	f8a0 20c0 	strh.w	r2, [r0, #192]	@ 0xc0
    MinBemfTime = ((1000U * (uint16_t)SPEED_UNIT) << 8) / (6U * hMaxReliableElSpeedUnit);
 80072ea:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80072ee:	0051      	lsls	r1, r2, #1
 80072f0:	4a2d      	ldr	r2, [pc, #180]	@ (80073a8 <BADC_Init+0x258>)
 80072f2:	fbb2 f2f1 	udiv	r2, r2, r1
    pHandle->MinPeriod = (uint32_t) (((pHandle->TIMClockFreq * MinBemfTime) >> 8) / 1000U);
 80072f6:	b292      	uxth	r2, r2
    pHandle->MaxPeriod = (uint32_t) ((pHandle->TIMClockFreq * BemfTimeout) / 1000U);
 80072f8:	492c      	ldr	r1, [pc, #176]	@ (80073ac <BADC_Init+0x25c>)
    pHandle->MinPeriod = (uint32_t) (((pHandle->TIMClockFreq * MinBemfTime) >> 8) / 1000U);
 80072fa:	fb04 f202 	mul.w	r2, r4, r2
    pHandle->MaxPeriod = (uint32_t) ((pHandle->TIMClockFreq * BemfTimeout) / 1000U);
 80072fe:	fb04 f303 	mul.w	r3, r4, r3
    pHandle->MinPeriod = (uint32_t) (((pHandle->TIMClockFreq * MinBemfTime) >> 8) / 1000U);
 8007302:	0a12      	lsrs	r2, r2, #8
    pHandle->MaxPeriod = (uint32_t) ((pHandle->TIMClockFreq * BemfTimeout) / 1000U);
 8007304:	fba1 6303 	umull	r6, r3, r1, r3
    pHandle->MinPeriod = (uint32_t) (((pHandle->TIMClockFreq * MinBemfTime) >> 8) / 1000U);
 8007308:	fba1 1202 	umull	r1, r2, r1, r2
 800730c:	0992      	lsrs	r2, r2, #6
    pHandle->MaxPeriod = (uint32_t) ((pHandle->TIMClockFreq * BemfTimeout) / 1000U);
 800730e:	099b      	lsrs	r3, r3, #6
    pHandle->MinPeriod = (uint32_t) (((pHandle->TIMClockFreq * MinBemfTime) >> 8) / 1000U);
 8007310:	e9c0 3232 	strd	r3, r2, [r0, #200]	@ 0xc8

    pHandle->PseudoPeriodConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 8007314:	4a26      	ldr	r2, [pc, #152]	@ (80073b0 <BADC_Init+0x260>)
 8007316:	8b46      	ldrh	r6, [r0, #26]
 8007318:	fba2 1204 	umull	r1, r2, r2, r4
                              * pHandle->_Super.DPPConvFactor;
 800731c:	69c1      	ldr	r1, [r0, #28]
    pHandle->PseudoPeriodConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 800731e:	0892      	lsrs	r2, r2, #2
 8007320:	fbb2 f2f6 	udiv	r2, r2, r6
                              * pHandle->_Super.DPPConvFactor;
 8007324:	fb01 f202 	mul.w	r2, r1, r2

    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8007328:	f890 10d3 	ldrb.w	r1, [r0, #211]	@ 0xd3
    pHandle->PseudoPeriodConv = ((pHandle->TIMClockFreq / 6U) / pHandle->_Super.hMeasurementFrequency)
 800732c:	f8c0 20c4 	str.w	r2, [r0, #196]	@ 0xc4
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8007330:	fb06 f101 	mul.w	r1, r6, r1
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 8007334:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 8007338:	fbb1 f1f2 	udiv	r1, r1, r2
    pHandle->IsOnSensingEnabled = false;
    pHandle->ElPeriodSum = 0;
    pHandle->ZcEvents = 0;
   
    /* Erase speed buffer */
    bSpeedBufferSize = pHandle->SpeedBufferSize;
 800733c:	f890 204e 	ldrb.w	r2, [r0, #78]	@ 0x4e
    pHandle->IsOnSensingEnabled = false;
 8007340:	2400      	movs	r4, #0
                                    pHandle->SpeedSamplingFreqHz) - 1U;
 8007342:	3901      	subs	r1, #1
    pHandle->pSensing_Point = &(pHandle->Pwm_H_L.SamplingPointOff);
 8007344:	f100 062c 	add.w	r6, r0, #44	@ 0x2c
 8007348:	6386      	str	r6, [r0, #56]	@ 0x38
    pHandle->PWMNbrPSamplingFreq = ((pHandle->_Super.hMeasurementFrequency * pHandle->PWMFreqScaling) /
 800734a:	f8a0 10d0 	strh.w	r1, [r0, #208]	@ 0xd0
    pHandle->IsOnSensingEnabled = false;
 800734e:	f880 403c 	strb.w	r4, [r0, #60]	@ 0x3c
    pHandle->ElPeriodSum = 0;
 8007352:	6584      	str	r4, [r0, #88]	@ 0x58
    pHandle->ZcEvents = 0;
 8007354:	f880 4020 	strb.w	r4, [r0, #32]
    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 8007358:	b132      	cbz	r2, 8007368 <BADC_Init+0x218>
 800735a:	3068      	adds	r0, #104	@ 0x68
 800735c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    {
      pHandle->SpeedBufferDpp[bIndex]  = (int32_t)pHandle->MaxPeriod;
 8007360:	f840 3f04 	str.w	r3, [r0, #4]!
    for (bIndex = 0u; bIndex < bSpeedBufferSize; bIndex++)
 8007364:	4282      	cmp	r2, r0
 8007366:	d1fb      	bne.n	8007360 <BADC_Init+0x210>
    }

    LL_TIM_EnableCounter(pHandle->pParams_str->LfTim);
 8007368:	682a      	ldr	r2, [r5, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800736a:	6813      	ldr	r3, [r2, #0]
 800736c:	f043 0301 	orr.w	r3, r3, #1
 8007370:	6013      	str	r3, [r2, #0]
  }
}
 8007372:	b002      	add	sp, #8
 8007374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  MODIFY_REG(ADCx->CR,
 8007378:	4e0a      	ldr	r6, [pc, #40]	@ (80073a4 <BADC_Init+0x254>)
 800737a:	689c      	ldr	r4, [r3, #8]
 800737c:	4034      	ands	r4, r6
 800737e:	f044 0401 	orr.w	r4, r4, #1
 8007382:	609c      	str	r4, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8007384:	681c      	ldr	r4, [r3, #0]
 8007386:	07e4      	lsls	r4, r4, #31
 8007388:	f53f af7d 	bmi.w	8007286 <BADC_Init+0x136>
 800738c:	e7f5      	b.n	800737a <BADC_Init+0x22a>
 800738e:	2396      	movs	r3, #150	@ 0x96
 8007390:	e7a8      	b.n	80072e4 <BADC_Init+0x194>
 8007392:	bf00      	nop
 8007394:	5fffffc0 	.word	0x5fffffc0
 8007398:	6fffffc0 	.word	0x6fffffc0
 800739c:	053e2d63 	.word	0x053e2d63
 80073a0:	2000047c 	.word	0x2000047c
 80073a4:	7fffffc0 	.word	0x7fffffc0
 80073a8:	00271000 	.word	0x00271000
 80073ac:	10624dd3 	.word	0x10624dd3
 80073b0:	aaaaaaab 	.word	0xaaaaaaab

080073b4 <BADC_Clear>:
  * @brief  Resets the parameter values of the component
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  */
__weak void BADC_Clear(Bemf_ADC_Handle_t *pHandle)
{
  pHandle->ZcEvents = 0;
 80073b4:	2300      	movs	r3, #0
 80073b6:	f880 3020 	strb.w	r3, [r0, #32]
  pHandle->ElPeriodSum = 0;
 80073ba:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Acceleration measurement not implemented.*/
  pHandle->_Super.hMecAccelUnitP = 0;
 80073bc:	8243      	strh	r3, [r0, #18]
  pHandle->BufferFilled = 0U;
 80073be:	f880 3069 	strb.w	r3, [r0, #105]	@ 0x69
  pHandle->CompSpeed = 0;
 80073c2:	f8a0 30be 	strh.w	r3, [r0, #190]	@ 0xbe

  /* Initialize speed buffer index */
  pHandle->SpeedFIFOIdx = 0U;
 80073c6:	f8a0 30b8 	strh.w	r3, [r0, #184]	@ 0xb8
  pHandle->_Super.hElAngle  = 0;
 80073ca:	8083      	strh	r3, [r0, #4]
  
  /* Clear speed error counter */
  pHandle->_Super.bSpeedErrorNumber = 0;
 80073cc:	7003      	strb	r3, [r0, #0]
  pHandle->IsLoopClosed=false;
  pHandle->IsAlgorithmConverged = false;
 80073ce:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
}
 80073d2:	4770      	bx	lr

080073d4 <BADC_Start>:
 * @brief  Starts bemf ADC conversion of the phase depending on current step
 * @param  pHandle: handler of the current instance of the Bemf_ADC component
 * @param  step: current step of the six-step sequence
 */
__weak void BADC_Start(Bemf_ADC_Handle_t *pHandle, uint8_t step, uint8_t LSModArray[])
{
 80073d4:	b510      	push	{r4, lr}
  ADC_TypeDef * ADCx = pHandle->pParams_str->pAdc[step];
 80073d6:	6c84      	ldr	r4, [r0, #72]	@ 0x48
  uint16_t Bemf_Threshold;
  uint32_t tempReg;
  if (LSModArray[step]==1) Bemf_Threshold = pHandle->pSensing_Threshold_LSMod;
 80073d8:	5c52      	ldrb	r2, [r2, r1]
  ADC_TypeDef * ADCx = pHandle->pParams_str->pAdc[step];
 80073da:	eb04 0381 	add.w	r3, r4, r1, lsl #2
  if (LSModArray[step]==1) Bemf_Threshold = pHandle->pSensing_Threshold_LSMod;
 80073de:	2a01      	cmp	r2, #1
  else Bemf_Threshold = pHandle->pSensing_Threshold_HSMod;
  if (true == pHandle->ADCRegularLocked)
 80073e0:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
  ADC_TypeDef * ADCx = pHandle->pParams_str->pAdc[step];
 80073e4:	689b      	ldr	r3, [r3, #8]
  if (LSModArray[step]==1) Bemf_Threshold = pHandle->pSensing_Threshold_LSMod;
 80073e6:	bf0c      	ite	eq
 80073e8:	f8b0 c034 	ldrheq.w	ip, [r0, #52]	@ 0x34
  else Bemf_Threshold = pHandle->pSensing_Threshold_HSMod;
 80073ec:	f8b0 c032 	ldrhne.w	ip, [r0, #50]	@ 0x32
  ADC_TypeDef * ADCx = pHandle->pParams_str->pAdc[step];
 80073f0:	fa0f fe81 	sxth.w	lr, r1
  if (true == pHandle->ADCRegularLocked)
 80073f4:	2a00      	cmp	r2, #0
 80073f6:	d07e      	beq.n	80074f6 <BADC_Start+0x122>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80073f8:	685a      	ldr	r2, [r3, #4]
 80073fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073fe:	605a      	str	r2, [r3, #4]
  else
  {
    pHandle->ADCRegularLocked = true;
  }

  switch (step)
 8007400:	2905      	cmp	r1, #5
 8007402:	d81b      	bhi.n	800743c <BADC_Start+0x68>
 8007404:	2201      	movs	r2, #1
 8007406:	408a      	lsls	r2, r1
 8007408:	f012 0f2a 	tst.w	r2, #42	@ 0x2a
 800740c:	d15e      	bne.n	80074cc <BADC_Start+0xf8>
 800740e:	f012 0f15 	tst.w	r2, #21
 8007412:	d013      	beq.n	800743c <BADC_Start+0x68>
  {
    case STEP_1:
    case STEP_3:
    case STEP_5:
      if(pHandle->Direction == 1)
 8007414:	f990 205e 	ldrsb.w	r2, [r0, #94]	@ 0x5e
 8007418:	2a01      	cmp	r2, #1
      {
        LL_ADC_SetAnalogWDThresholds(ADCx, LL_ADC_AWD1, LL_ADC_AWD_THRESHOLD_HIGH, 0xFFF);
        LL_ADC_SetAnalogWDThresholds(ADCx, LL_ADC_AWD1, LL_ADC_AWD_THRESHOLD_LOW, (uint32_t) (Bemf_Threshold >> 4));
 800741a:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
  MODIFY_REG(*preg,
 800741e:	6a1a      	ldr	r2, [r3, #32]
      if(pHandle->Direction == 1)
 8007420:	d05b      	beq.n	80074da <BADC_Start+0x106>
 8007422:	f422 627f 	bic.w	r2, r2, #4080	@ 0xff0
 8007426:	f022 020f 	bic.w	r2, r2, #15
 800742a:	621a      	str	r2, [r3, #32]
 800742c:	6a1a      	ldr	r2, [r3, #32]
 800742e:	f022 627f 	bic.w	r2, r2, #267386880	@ 0xff00000
 8007432:	f422 2270 	bic.w	r2, r2, #983040	@ 0xf0000
 8007436:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800743a:	621a      	str	r2, [r3, #32]
  * @param  Phase: Floating phase for bemf acquisition
  */
void BADC_SelectAdcChannel(Bemf_ADC_Handle_t * pHandle, uint8_t step)
{
  
  LL_ADC_INJ_SetSequencerRanks(pHandle->pParams_str->pAdc[step], LL_ADC_INJ_RANK_1, __LL_ADC_DECIMAL_NB_TO_CHANNEL(pHandle->pParams_str->AdcChannel[step]));
 800743c:	eb04 048e 	add.w	r4, r4, lr, lsl #2
 8007440:	2201      	movs	r2, #1
 8007442:	6a21      	ldr	r1, [r4, #32]
 8007444:	408a      	lsls	r2, r1
 8007446:	2909      	cmp	r1, #9
 8007448:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 800744c:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 8007450:	d82c      	bhi.n	80074ac <BADC_Start+0xd8>
  MODIFY_REG(ADCx->JSQR,
 8007452:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007454:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 8007458:	0e94      	lsrs	r4, r2, #26
 800745a:	f421 5178 	bic.w	r1, r1, #15872	@ 0x3e00
 800745e:	ea41 2144 	orr.w	r1, r1, r4, lsl #9
  LL_ADC_SetAnalogWDMonitChannels(pHandle->pParams_str->pAdc[step], LL_ADC_AWD1,
                                  __LL_ADC_ANALOGWD_CHANNEL_GROUP(__LL_ADC_DECIMAL_NB_TO_CHANNEL(pHandle->pParams_str->AdcChannel[step]),LL_ADC_GROUP_INJECTED));
 8007462:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 8007466:	64d9      	str	r1, [r3, #76]	@ 0x4c
  LL_ADC_SetAnalogWDMonitChannels(pHandle->pParams_str->pAdc[step], LL_ADC_AWD1,
 8007468:	f042 72a0 	orr.w	r2, r2, #20971520	@ 0x1400000
  MODIFY_REG(*preg,
 800746c:	68d9      	ldr	r1, [r3, #12]
 800746e:	4c24      	ldr	r4, [pc, #144]	@ (8007500 <BADC_Start+0x12c>)
 8007470:	f021 41fb 	bic.w	r1, r1, #2105540608	@ 0x7d800000
 8007474:	4022      	ands	r2, r4
 8007476:	f421 0180 	bic.w	r1, r1, #4194304	@ 0x400000
 800747a:	4311      	orrs	r1, r2
 800747c:	60d9      	str	r1, [r3, #12]
  tempReg = LL_ADC_ReadReg(ADCx, TR1);
 800747e:	6a1a      	ldr	r2, [r3, #32]
  tempReg = (tempReg & (~(ADC_TR1_AWDFILT))) | (((uint32_t)(pHandle->Pwm_H_L.AWDfiltering - 1)) << 12);
 8007480:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 8007484:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8007488:	3901      	subs	r1, #1
 800748a:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800748e:	2180      	movs	r1, #128	@ 0x80
  LL_ADC_WriteReg(ADCx, TR1, tempReg);
 8007490:	621a      	str	r2, [r3, #32]
 8007492:	6019      	str	r1, [r3, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007494:	685a      	ldr	r2, [r3, #4]
 8007496:	430a      	orrs	r2, r1
 8007498:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80074a0:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80074a4:	f042 0208 	orr.w	r2, r2, #8
 80074a8:	609a      	str	r2, [r3, #8]
}
 80074aa:	bd10      	pop	{r4, pc}
  MODIFY_REG(ADCx->JSQR,
 80074ac:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
  LL_ADC_INJ_SetSequencerRanks(pHandle->pParams_str->pAdc[step], LL_ADC_INJ_RANK_1, __LL_ADC_DECIMAL_NB_TO_CHANNEL(pHandle->pParams_str->AdcChannel[step]));
 80074ae:	3c1e      	subs	r4, #30
 80074b0:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 80074b4:	f421 5478 	bic.w	r4, r1, #15872	@ 0x3e00
 80074b8:	0c51      	lsrs	r1, r2, #17
 80074ba:	f401 5178 	and.w	r1, r1, #15872	@ 0x3e00
 80074be:	4321      	orrs	r1, r4
                                  __LL_ADC_ANALOGWD_CHANNEL_GROUP(__LL_ADC_DECIMAL_NB_TO_CHANNEL(pHandle->pParams_str->AdcChannel[step]),LL_ADC_GROUP_INJECTED));
 80074c0:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 80074c4:	64d9      	str	r1, [r3, #76]	@ 0x4c
  LL_ADC_SetAnalogWDMonitChannels(pHandle->pParams_str->pAdc[step], LL_ADC_AWD1,
 80074c6:	f042 72a0 	orr.w	r2, r2, #20971520	@ 0x1400000
 80074ca:	e7cf      	b.n	800746c <BADC_Start+0x98>
      if(pHandle->Direction == 1)
 80074cc:	f990 205e 	ldrsb.w	r2, [r0, #94]	@ 0x5e
 80074d0:	2a01      	cmp	r2, #1
        LL_ADC_SetAnalogWDThresholds(ADCx, LL_ADC_AWD1, LL_ADC_AWD_THRESHOLD_HIGH, (uint32_t) (Bemf_Threshold >> 4));
 80074d2:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
  MODIFY_REG(*preg,
 80074d6:	6a1a      	ldr	r2, [r3, #32]
      if(pHandle->Direction == 1)
 80074d8:	d0a3      	beq.n	8007422 <BADC_Start+0x4e>
 80074da:	f042 627f 	orr.w	r2, r2, #267386880	@ 0xff00000
 80074de:	f442 2270 	orr.w	r2, r2, #983040	@ 0xf0000
 80074e2:	621a      	str	r2, [r3, #32]
 80074e4:	6a1a      	ldr	r2, [r3, #32]
 80074e6:	f422 627f 	bic.w	r2, r2, #4080	@ 0xff0
 80074ea:	f022 020f 	bic.w	r2, r2, #15
 80074ee:	ea42 020c 	orr.w	r2, r2, ip
 80074f2:	621a      	str	r2, [r3, #32]
}
 80074f4:	e7a2      	b.n	800743c <BADC_Start+0x68>
    pHandle->ADCRegularLocked = true;
 80074f6:	2201      	movs	r2, #1
 80074f8:	f880 2054 	strb.w	r2, [r0, #84]	@ 0x54
 80074fc:	e780      	b.n	8007400 <BADC_Start+0x2c>
 80074fe:	bf00      	nop
 8007500:	7dc00000 	.word	0x7dc00000

08007504 <BADC_Stop>:
  ADC_TypeDef * ADCx_u = pHandle->pParams_str->pAdc[2];
 8007504:	6c83      	ldr	r3, [r0, #72]	@ 0x48
  ADC_TypeDef * ADCx_v = pHandle->pParams_str->pAdc[1];
 8007506:	e9d3 2103 	ldrd	r2, r1, [r3, #12]
{
 800750a:	b430      	push	{r4, r5}
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800750c:	684c      	ldr	r4, [r1, #4]
  ADC_TypeDef * ADCx_w = pHandle->pParams_str->pAdc[0];
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
 8007514:	604c      	str	r4, [r1, #4]
 8007516:	6854      	ldr	r4, [r2, #4]
 8007518:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
 800751c:	6054      	str	r4, [r2, #4]
 800751e:	685c      	ldr	r4, [r3, #4]
 8007520:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
 8007524:	605c      	str	r4, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8007526:	2480      	movs	r4, #128	@ 0x80
 8007528:	600c      	str	r4, [r1, #0]
 800752a:	6014      	str	r4, [r2, #0]
 800752c:	601c      	str	r4, [r3, #0]
  if (true == pHandle->ADCRegularLocked)
 800752e:	f890 4054 	ldrb.w	r4, [r0, #84]	@ 0x54
 8007532:	b194      	cbz	r4, 800755a <BADC_Stop+0x56>
  MODIFY_REG(ADCx->CR,
 8007534:	688c      	ldr	r4, [r1, #8]
 8007536:	4d0a      	ldr	r5, [pc, #40]	@ (8007560 <BADC_Stop+0x5c>)
 8007538:	402c      	ands	r4, r5
 800753a:	f044 0420 	orr.w	r4, r4, #32
 800753e:	608c      	str	r4, [r1, #8]
 8007540:	6891      	ldr	r1, [r2, #8]
 8007542:	4029      	ands	r1, r5
 8007544:	f041 0120 	orr.w	r1, r1, #32
 8007548:	6091      	str	r1, [r2, #8]
 800754a:	689a      	ldr	r2, [r3, #8]
 800754c:	402a      	ands	r2, r5
    pHandle->ADCRegularLocked=false;    
 800754e:	2100      	movs	r1, #0
 8007550:	f042 0220 	orr.w	r2, r2, #32
 8007554:	609a      	str	r2, [r3, #8]
 8007556:	f880 1054 	strb.w	r1, [r0, #84]	@ 0x54
}
 800755a:	bc30      	pop	{r4, r5}
 800755c:	4770      	bx	lr
 800755e:	bf00      	nop
 8007560:	7fffffc0 	.word	0x7fffffc0

08007564 <BADC_SpeedMeasureOff>:
  LL_TIM_DisableIT_CC1(pHandle->pParams_str->LfTim);
 8007564:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8007566:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 8007568:	68d3      	ldr	r3, [r2, #12]
 800756a:	f023 0302 	bic.w	r3, r3, #2
 800756e:	60d3      	str	r3, [r2, #12]
}
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop

08007574 <BADC_SetSamplingPoint>:
{
 8007574:	b510      	push	{r4, lr}
      uint16_t Threshold_Pwm = (uint16_t) (pHandle->Pwm_H_L.AdcThresholdPwmPerc * latest_busConv/pHandle->Pwm_H_L.Bus2ThresholdConvFactor)
 8007576:	f8b2 e006 	ldrh.w	lr, [r2, #6]
  if (pHandle->DriveMode == VM)
 800757a:	f890 2068 	ldrb.w	r2, [r0, #104]	@ 0x68
      uint16_t Threshold_Pwm = (uint16_t) (pHandle->Pwm_H_L.AdcThresholdPwmPerc * latest_busConv/pHandle->Pwm_H_L.Bus2ThresholdConvFactor)
 800757e:	f8b0 c028 	ldrh.w	ip, [r0, #40]	@ 0x28
        + pHandle->Pwm_H_L.ThresholdCorrectFactor;
 8007582:	8d43      	ldrh	r3, [r0, #42]	@ 0x2a
  if (pHandle->DriveMode == VM)
 8007584:	b99a      	cbnz	r2, 80075ae <BADC_SetSamplingPoint+0x3a>
    if (pHandlePWMC->CntPh > pHandle->OnSensingEnThres)
 8007586:	8809      	ldrh	r1, [r1, #0]
 8007588:	8fc4      	ldrh	r4, [r0, #62]	@ 0x3e
 800758a:	428c      	cmp	r4, r1
 800758c:	d224      	bcs.n	80075d8 <BADC_SetSamplingPoint+0x64>
      uint16_t Threshold_Pwm = (uint16_t) (pHandle->Pwm_H_L.AdcThresholdPwmPerc * latest_busConv/pHandle->Pwm_H_L.Bus2ThresholdConvFactor)
 800758e:	8c42      	ldrh	r2, [r0, #34]	@ 0x22
 8007590:	fb0e f202 	mul.w	r2, lr, r2
 8007594:	fbb2 f2fc 	udiv	r2, r2, ip
 8007598:	4413      	add	r3, r2
 800759a:	b29b      	uxth	r3, r3
      pHandle->IsOnSensingEnabled=true;
 800759c:	2101      	movs	r1, #1
      pHandle->pSensing_Point = &(pHandle->Pwm_H_L.SamplingPointOn);
 800759e:	f100 022e 	add.w	r2, r0, #46	@ 0x2e
      pHandle->IsOnSensingEnabled=true;
 80075a2:	f880 103c 	strb.w	r1, [r0, #60]	@ 0x3c
      pHandle->pSensing_Point = &(pHandle->Pwm_H_L.SamplingPointOn);
 80075a6:	6382      	str	r2, [r0, #56]	@ 0x38
      pHandle->pSensing_Threshold_HSMod = Threshold_Pwm;
 80075a8:	8643      	strh	r3, [r0, #50]	@ 0x32
      pHandle->pSensing_Threshold_LSMod = (uint16_t) (pHandle->Pwm_H_L.AdcThresholdHighPerc * latest_busConv/pHandle->Pwm_H_L.Bus2ThresholdConvFactor)
 80075aa:	8683      	strh	r3, [r0, #52]	@ 0x34
}
 80075ac:	bd10      	pop	{r4, pc}
    pHandle->IsOnSensingEnabled=false;
 80075ae:	2200      	movs	r2, #0
 80075b0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    pHandle->pSensing_Point = &(pHandle->Pwm_H_L.SamplingPointOff);
 80075b4:	f100 022c 	add.w	r2, r0, #44	@ 0x2c
 80075b8:	6382      	str	r2, [r0, #56]	@ 0x38
    pHandle->pSensing_Threshold_HSMod = (uint16_t) (pHandle->Pwm_H_L.AdcThresholdLowPerc * latest_busConv/pHandle->Pwm_H_L.Bus2ThresholdConvFactor);
 80075ba:	8cc2      	ldrh	r2, [r0, #38]	@ 0x26
 80075bc:	fb0e f202 	mul.w	r2, lr, r2
 80075c0:	fbb2 f2fc 	udiv	r2, r2, ip
 80075c4:	8642      	strh	r2, [r0, #50]	@ 0x32
    pHandle->pSensing_Threshold_LSMod = (uint16_t) (pHandle->Pwm_H_L.AdcThresholdHighPerc * latest_busConv/pHandle->Pwm_H_L.Bus2ThresholdConvFactor)
 80075c6:	8c82      	ldrh	r2, [r0, #36]	@ 0x24
 80075c8:	fb0e f202 	mul.w	r2, lr, r2
 80075cc:	fbb2 f2fc 	udiv	r2, r2, ip
                                        + pHandle->Pwm_H_L.ThresholdCorrectFactor;
 80075d0:	4413      	add	r3, r2
 80075d2:	b29b      	uxth	r3, r3
      pHandle->pSensing_Threshold_LSMod = (uint16_t) (pHandle->Pwm_H_L.AdcThresholdHighPerc * latest_busConv/pHandle->Pwm_H_L.Bus2ThresholdConvFactor)
 80075d4:	8683      	strh	r3, [r0, #52]	@ 0x34
}
 80075d6:	bd10      	pop	{r4, pc}
    else if (pHandlePWMC->CntPh < pHandle->OnSensingDisThres)
 80075d8:	f8b0 4040 	ldrh.w	r4, [r0, #64]	@ 0x40
 80075dc:	428c      	cmp	r4, r1
 80075de:	d8e7      	bhi.n	80075b0 <BADC_SetSamplingPoint+0x3c>
    else if (pHandle->IsOnSensingEnabled == false)
 80075e0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80075e4:	2a00      	cmp	r2, #0
 80075e6:	d0e8      	beq.n	80075ba <BADC_SetSamplingPoint+0x46>
      uint16_t Threshold_Pwm = (uint16_t) (pHandle->Pwm_H_L.AdcThresholdPwmPerc * latest_busConv/pHandle->Pwm_H_L.Bus2ThresholdConvFactor)
 80075e8:	8c42      	ldrh	r2, [r0, #34]	@ 0x22
 80075ea:	fb0e f202 	mul.w	r2, lr, r2
 80075ee:	fbb2 f2fc 	udiv	r2, r2, ip
 80075f2:	4413      	add	r3, r2
 80075f4:	b29b      	uxth	r3, r3
      pHandle->pSensing_Threshold_HSMod = Threshold_Pwm;
 80075f6:	8643      	strh	r3, [r0, #50]	@ 0x32
      pHandle->pSensing_Threshold_LSMod = Threshold_Pwm;
 80075f8:	e7ec      	b.n	80075d4 <BADC_SetSamplingPoint+0x60>
 80075fa:	bf00      	nop

080075fc <BADC_IsZcDetected>:
  if (pHandle->SpeedTimerState == COMMUTATION)
 80075fc:	f890 30fc 	ldrb.w	r3, [r0, #252]	@ 0xfc
 8007600:	2b01      	cmp	r3, #1
 8007602:	d000      	beq.n	8007606 <BADC_IsZcDetected+0xa>
 8007604:	4770      	bx	lr
      pHandle->MeasuredElAngle = (int16_t) (EL_ANGLE_BASE_CW + step * S16_60_PHASE_SHIFT);
 8007606:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 800760a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800760e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
{
 8007612:	b570      	push	{r4, r5, r6, lr}
      pHandle->MeasuredElAngle = (int16_t) (EL_ANGLE_BASE_CW + step * S16_60_PHASE_SHIFT);
 8007614:	ebc3 13c3 	rsb	r3, r3, r3, lsl #7
    if(pHandle->Direction == 1)
 8007618:	f990 e05e 	ldrsb.w	lr, [r0, #94]	@ 0x5e
    LL_ADC_DisableIT_AWD1(pHandle->pParams_str->pAdc[step]);
 800761c:	6c82      	ldr	r2, [r0, #72]	@ 0x48
    if (TimerSpeed_Counter < pHandle->Last_TimerSpeed_Counter) tStepTime = CounterAutoreload - (pHandle->Last_TimerSpeed_Counter - TimerSpeed_Counter);
 800761e:	f8d0 50e4 	ldr.w	r5, [r0, #228]	@ 0xe4
      pHandle->MeasuredElAngle = (int16_t) (EL_ANGLE_BASE_CW + step * S16_60_PHASE_SHIFT);
 8007622:	005b      	lsls	r3, r3, #1
 8007624:	b29b      	uxth	r3, r3
    if(pHandle->Direction == 1)
 8007626:	f1be 0f01 	cmp.w	lr, #1
      pHandle->MeasuredElAngle = (int16_t) (EL_ANGLE_BASE_CW + step * S16_60_PHASE_SHIFT);
 800762a:	bf0b      	itete	eq
 800762c:	f5a3 53aa 	subeq.w	r3, r3, #5440	@ 0x1540
      pHandle->MeasuredElAngle = (int16_t) (EL_ANGLE_BASE_CCW + step * S16_60_PHASE_SHIFT);
 8007630:	f503 43d5 	addne.w	r3, r3, #27264	@ 0x6a80
      pHandle->MeasuredElAngle = (int16_t) (EL_ANGLE_BASE_CW + step * S16_60_PHASE_SHIFT);
 8007634:	3b15      	subeq	r3, #21
      pHandle->MeasuredElAngle = (int16_t) (EL_ANGLE_BASE_CCW + step * S16_60_PHASE_SHIFT);
 8007636:	332a      	addne	r3, #42	@ 0x2a
 8007638:	b21b      	sxth	r3, r3
 800763a:	f8a0 30bc 	strh.w	r3, [r0, #188]	@ 0xbc
    LL_ADC_DisableIT_AWD1(pHandle->pParams_str->pAdc[step]);
 800763e:	1c8b      	adds	r3, r1, #2
 8007640:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007644:	6863      	ldr	r3, [r4, #4]
 8007646:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800764a:	6063      	str	r3, [r4, #4]
    if (pHandle->ZcEvents > pHandle->StartUpConsistThreshold) 
 800764c:	f890 4064 	ldrb.w	r4, [r0, #100]	@ 0x64
 8007650:	f890 3020 	ldrb.w	r3, [r0, #32]
 8007654:	429c      	cmp	r4, r3
      pHandle->IsAlgorithmConverged = true;
 8007656:	bf3c      	itt	cc
 8007658:	2401      	movcc	r4, #1
 800765a:	f880 4066 	strbcc.w	r4, [r0, #102]	@ 0x66
    TimerSpeed_Counter = LL_TIM_GetCounter(pHandle->pParams_str->LfTim);
 800765e:	6814      	ldr	r4, [r2, #0]
  return (uint32_t)(READ_REG(TIMx->CNT));
 8007660:	6a62      	ldr	r2, [r4, #36]	@ 0x24
  return (uint32_t)(READ_REG(TIMx->ARR));
 8007662:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
    if (TimerSpeed_Counter < pHandle->Last_TimerSpeed_Counter) tStepTime = CounterAutoreload - (pHandle->Last_TimerSpeed_Counter - TimerSpeed_Counter);
 8007664:	4295      	cmp	r5, r2
    CounterAutoreload = LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) + 1;
 8007666:	f106 0c01 	add.w	ip, r6, #1
    if (TimerSpeed_Counter < pHandle->Last_TimerSpeed_Counter) tStepTime = CounterAutoreload - (pHandle->Last_TimerSpeed_Counter - TimerSpeed_Counter);
 800766a:	eba2 0505 	sub.w	r5, r2, r5
 800766e:	bf88      	it	hi
 8007670:	4465      	addhi	r5, ip
    pHandle->ZcEvents++;
 8007672:	3301      	adds	r3, #1
    switch(step)
 8007674:	2905      	cmp	r1, #5
    pHandle->ZcEvents++;
 8007676:	f880 3020 	strb.w	r3, [r0, #32]
    switch(step)
 800767a:	d83d      	bhi.n	80076f8 <BADC_IsZcDetected+0xfc>
 800767c:	2301      	movs	r3, #1
 800767e:	408b      	lsls	r3, r1
 8007680:	f013 0f2a 	tst.w	r3, #42	@ 0x2a
 8007684:	d122      	bne.n	80076cc <BADC_IsZcDetected+0xd0>
 8007686:	f013 0315 	ands.w	r3, r3, #21
 800768a:	d014      	beq.n	80076b6 <BADC_IsZcDetected+0xba>
      if(pHandle->Direction == 1)
 800768c:	f1be 0f01 	cmp.w	lr, #1
        if (pHandle->ComputationDelay == 2) tStepTime = pHandle->StepTime_Last;
 8007690:	f890 30d2 	ldrb.w	r3, [r0, #210]	@ 0xd2
      if(pHandle->Direction == 1)
 8007694:	d01f      	beq.n	80076d6 <BADC_IsZcDetected+0xda>
        if (pHandle->ComputationDelay == 2) tStepTime = pHandle->StepTime_Last;
 8007696:	2b02      	cmp	r3, #2
 8007698:	bf08      	it	eq
 800769a:	f8d0 10e0 	ldreq.w	r1, [r0, #224]	@ 0xe0
        CC_Counter = (uint32_t) (TimerSpeed_Counter + (((uint32_t)((pHandle->ZcRising2CommDelay) * tStepTime)) >> 9));
 800769e:	f8b0 3042 	ldrh.w	r3, [r0, #66]	@ 0x42
        pHandle->StepTime_Up =  tStepTime;
 80076a2:	f8c0 50d8 	str.w	r5, [r0, #216]	@ 0xd8
        if (pHandle->ComputationDelay == 2) tStepTime = pHandle->StepTime_Last;
 80076a6:	bf18      	it	ne
 80076a8:	4629      	movne	r1, r5
        CC_Counter = (uint32_t) (TimerSpeed_Counter + (((uint32_t)((pHandle->ZcRising2CommDelay) * tStepTime)) >> 9));
 80076aa:	fb01 f303 	mul.w	r3, r1, r3
        pHandle->StepTime_Last = pHandle->StepTime_Up;
 80076ae:	f8c0 50e0 	str.w	r5, [r0, #224]	@ 0xe0
        CC_Counter = (uint32_t) (TimerSpeed_Counter + (((uint32_t)((pHandle->ZcRising2CommDelay) * tStepTime)) >> 9));
 80076b2:	eb02 2353 	add.w	r3, r2, r3, lsr #9
    if (true == pHandle->IsLoopClosed)
 80076b6:	f890 1067 	ldrb.w	r1, [r0, #103]	@ 0x67
 80076ba:	b121      	cbz	r1, 80076c6 <BADC_IsZcDetected+0xca>
      if (CC_Counter >= CounterAutoreload) CC_Counter -= CounterAutoreload;
 80076bc:	4563      	cmp	r3, ip
 80076be:	bf28      	it	cs
 80076c0:	eba3 030c 	subcs.w	r3, r3, ip
  WRITE_REG(TIMx->CCR1, CompareValue);
 80076c4:	6363      	str	r3, [r4, #52]	@ 0x34
    pHandle->Last_TimerSpeed_Counter = TimerSpeed_Counter;
 80076c6:	f8c0 20e4 	str.w	r2, [r0, #228]	@ 0xe4
}
 80076ca:	bd70      	pop	{r4, r5, r6, pc}
      if(pHandle->Direction == 1)
 80076cc:	f1be 0f01 	cmp.w	lr, #1
        if (pHandle->ComputationDelay == 2) tStepTime = pHandle->StepTime_Last;
 80076d0:	f890 30d2 	ldrb.w	r3, [r0, #210]	@ 0xd2
      if(pHandle->Direction == 1)
 80076d4:	d0df      	beq.n	8007696 <BADC_IsZcDetected+0x9a>
        if (pHandle->ComputationDelay == 2) tStepTime = pHandle->StepTime_Last;
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	bf08      	it	eq
 80076da:	f8d0 10e0 	ldreq.w	r1, [r0, #224]	@ 0xe0
        CC_Counter = (uint32_t) (TimerSpeed_Counter + (((uint32_t)((pHandle->ZcFalling2CommDelay) * tStepTime)) >> 9));
 80076de:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
        pHandle->StepTime_Down =  tStepTime;
 80076e2:	f8c0 50dc 	str.w	r5, [r0, #220]	@ 0xdc
        if (pHandle->ComputationDelay == 2) tStepTime = pHandle->StepTime_Last;
 80076e6:	bf18      	it	ne
 80076e8:	4629      	movne	r1, r5
        CC_Counter = (uint32_t) (TimerSpeed_Counter + (((uint32_t)((pHandle->ZcFalling2CommDelay) * tStepTime)) >> 9));
 80076ea:	fb01 f303 	mul.w	r3, r1, r3
        pHandle->StepTime_Last = pHandle->StepTime_Down;
 80076ee:	f8c0 50e0 	str.w	r5, [r0, #224]	@ 0xe0
        CC_Counter = (uint32_t) (TimerSpeed_Counter + (((uint32_t)((pHandle->ZcFalling2CommDelay) * tStepTime)) >> 9));
 80076f2:	eb02 2353 	add.w	r3, r2, r3, lsr #9
        pHandle->StepTime_Last = pHandle->StepTime_Down;
 80076f6:	e7de      	b.n	80076b6 <BADC_IsZcDetected+0xba>
    switch(step)
 80076f8:	2300      	movs	r3, #0
 80076fa:	e7dc      	b.n	80076b6 <BADC_IsZcDetected+0xba>

080076fc <BADC_CalcAvrgMecSpeedUnit>:
  pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 80076fc:	f9b0 3060 	ldrsh.w	r3, [r0, #96]	@ 0x60
{
 8007700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007704:	4604      	mov	r4, r0
 8007706:	460e      	mov	r6, r1
  pHandle->_Super.hElSpeedDpp =  pHandle->AvrElSpeedDpp;
 8007708:	81c3      	strh	r3, [r0, #14]
  if (0 ==  pHandle->AvrElSpeedDpp)
 800770a:	b1f3      	cbz	r3, 800774a <BADC_CalcAvrgMecSpeedUnit+0x4e>
    if (pHandle->AvrElSpeedDpp != MAX_PSEUDO_SPEED)
 800770c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007710:	4293      	cmp	r3, r2
 8007712:	f000 80ae 	beq.w	8007872 <BADC_CalcAvrgMecSpeedUnit+0x176>
      pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8007716:	8881      	ldrh	r1, [r0, #4]
 8007718:	f8b0 20bc 	ldrh.w	r2, [r0, #188]	@ 0xbc
 800771c:	1a52      	subs	r2, r2, r1
 800771e:	b212      	sxth	r2, r2
      pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 8007720:	f8b0 10d0 	ldrh.w	r1, [r0, #208]	@ 0xd0
      pHandle->DeltaAngle = pHandle->MeasuredElAngle - pHandle->_Super.hElAngle;
 8007724:	f8a0 20ba 	strh.w	r2, [r0, #186]	@ 0xba
      pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 8007728:	fb92 f1f1 	sdiv	r1, r2, r1
      *pMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 800772c:	8b42      	ldrh	r2, [r0, #26]
      pHandle->CompSpeed = (int16_t)((int32_t)(pHandle->DeltaAngle) / (int32_t)(pHandle->PWMNbrPSamplingFreq));
 800772e:	f8a0 10be 	strh.w	r1, [r0, #190]	@ 0xbe
      *pMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8007732:	fb02 f303 	mul.w	r3, r2, r3
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)));
 8007736:	69c1      	ldr	r1, [r0, #28]
 8007738:	7842      	ldrb	r2, [r0, #1]
                       * (int32_t)SPEED_UNIT)
 800773a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800773e:	005b      	lsls	r3, r3, #1
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)));
 8007740:	fb01 f202 	mul.w	r2, r1, r2
 8007744:	fb93 f3f2 	sdiv	r3, r3, r2
      *pMecSpeedUnit = (int16_t)((pHandle->AvrElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8007748:	b21b      	sxth	r3, r3
  if (pHandle->IsLoopClosed==true) bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 800774a:	f894 2067 	ldrb.w	r2, [r4, #103]	@ 0x67
    *pMecSpeedUnit = 0;
 800774e:	8033      	strh	r3, [r6, #0]
  if (pHandle->IsLoopClosed==true) bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 8007750:	2a00      	cmp	r2, #0
 8007752:	d176      	bne.n	8007842 <BADC_CalcAvrgMecSpeedUnit+0x146>
void BADC_CalcAvrgElSpeedDpp(Bemf_ADC_Handle_t * pHandle)
{
  uint32_t wCaptBuf;
  
  /* used to validate the average speed measurement */
  if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 8007754:	f894 2069 	ldrb.w	r2, [r4, #105]	@ 0x69
 8007758:	f894 504e 	ldrb.w	r5, [r4, #78]	@ 0x4e
  pHandle->_Super.hAvrMecSpeedUnit = *pMecSpeedUnit;
 800775c:	81a3      	strh	r3, [r4, #12]
  if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 800775e:	4295      	cmp	r5, r2
 8007760:	d853      	bhi.n	800780a <BADC_CalcAvrgMecSpeedUnit+0x10e>
    /* Nothing to do */
  }
  if (false == pHandle->IsLoopClosed)
  {
    if (pHandle->VirtualElSpeedDpp == 0) pHandle->Counter_Period = 0xFFFF;
    else pHandle->Counter_Period = (uint32_t)(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
 8007762:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
  bool bReliability=true;
 8007766:	2001      	movs	r0, #1
    else pHandle->Counter_Period = (uint32_t)(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
 8007768:	4403      	add	r3, r0
    if (pHandle->VirtualElSpeedDpp == 0) pHandle->Counter_Period = 0xFFFF;
 800776a:	f9b4 1062 	ldrsh.w	r1, [r4, #98]	@ 0x62
 800776e:	2900      	cmp	r1, #0
 8007770:	d059      	beq.n	8007826 <BADC_CalcAvrgMecSpeedUnit+0x12a>
    else pHandle->Counter_Period = (uint32_t)(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
 8007772:	fb03 f101 	mul.w	r1, r3, r1
 8007776:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800777a:	fbb2 f2f1 	udiv	r2, r2, r1
 800777e:	2100      	movs	r1, #0
  }
  else
  {
    pHandle->Counter_Period =  pHandle->StepTime_Last;
  }
  wCaptBuf = pHandle->Counter_Period * (pHandle->LowFreqTimerPsc + 1);
 8007780:	fb02 f303 	mul.w	r3, r2, r3
    if (pHandle->VirtualElSpeedDpp == 0) pHandle->Counter_Period = 0xFFFF;
 8007784:	f8c4 20d4 	str.w	r2, [r4, #212]	@ 0xd4

  /* Filtering to fast speed... could be a glitch  ? */
  /* the MAX_PSEUDO_SPEED is temporary in the buffer, and never included in average computation*/
  if (wCaptBuf < pHandle->MinPeriod)
 8007788:	f8d4 20cc 	ldr.w	r2, [r4, #204]	@ 0xcc
 800778c:	4293      	cmp	r3, r2
 800778e:	d356      	bcc.n	800783e <BADC_CalcAvrgMecSpeedUnit+0x142>
  {
    /* Nothing to do */
  }
  else
  {
    pHandle->ElPeriodSum -= pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8007790:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	@ 0xb8
    if (wCaptBuf >= pHandle->MaxPeriod)
 8007794:	f8d4 c0c8 	ldr.w	ip, [r4, #200]	@ 0xc8
    pHandle->ElPeriodSum -= pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 8007798:	6da6      	ldr	r6, [r4, #88]	@ 0x58
    {
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] = (int32_t)pHandle->MaxPeriod * pHandle->Direction;
 800779a:	f994 e05e 	ldrsb.w	lr, [r4, #94]	@ 0x5e
 800779e:	eb04 0882 	add.w	r8, r4, r2, lsl #2
    if (wCaptBuf >= pHandle->MaxPeriod)
 80077a2:	4563      	cmp	r3, ip
    pHandle->ElPeriodSum -= pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80077a4:	f8d8 706c 	ldr.w	r7, [r8, #108]	@ 0x6c
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] = (int32_t)wCaptBuf ;
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
      pHandle->ElPeriodSum += pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx];
    }
    /* Update pointers to speed buffer */
    pHandle->SpeedFIFOIdx++;
 80077a8:	f102 0201 	add.w	r2, r2, #1
    pHandle->ElPeriodSum -= pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80077ac:	eba6 0607 	sub.w	r6, r6, r7
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] *= pHandle->Direction;
 80077b0:	bf38      	it	cc
 80077b2:	fb0e f703 	mulcc.w	r7, lr, r3
    pHandle->ElPeriodSum -= pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx]; /* value we gonna removed from the accumulator */
 80077b6:	65a6      	str	r6, [r4, #88]	@ 0x58
      pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx] = (int32_t)pHandle->MaxPeriod * pHandle->Direction;
 80077b8:	bf2c      	ite	cs
 80077ba:	fb0e f70c 	mulcs.w	r7, lr, ip
      pHandle->ElPeriodSum += pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx];
 80077be:	19f6      	addcc	r6, r6, r7
    pHandle->SpeedFIFOIdx++;
 80077c0:	b292      	uxth	r2, r2
      pHandle->ElPeriodSum += pHandle->SpeedBufferDpp[pHandle->SpeedFIFOIdx];
 80077c2:	bf38      	it	cc
 80077c4:	65a6      	strcc	r6, [r4, #88]	@ 0x58
    if (pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize)
    {
      pHandle->SpeedFIFOIdx = 0U;
 80077c6:	42aa      	cmp	r2, r5
 80077c8:	bf08      	it	eq
 80077ca:	2200      	moveq	r2, #0
 80077cc:	f8c8 706c 	str.w	r7, [r8, #108]	@ 0x6c
    if (pHandle->SpeedFIFOIdx == pHandle->SpeedBufferSize)
 80077d0:	f8a4 20b8 	strh.w	r2, [r4, #184]	@ 0xb8
    }
    if (((pHandle->BufferFilled < pHandle->SpeedBufferSize) && (wCaptBuf != 0U)) 
 80077d4:	f894 2069 	ldrb.w	r2, [r4, #105]	@ 0x69
 80077d8:	42aa      	cmp	r2, r5
 80077da:	d227      	bcs.n	800782c <BADC_CalcAvrgMecSpeedUnit+0x130>
 80077dc:	bb3b      	cbnz	r3, 800782e <BADC_CalcAvrgMecSpeedUnit+0x132>
        || (false == pHandle->IsLoopClosed))
 80077de:	b331      	cbz	r1, 800782e <BADC_CalcAvrgMecSpeedUnit+0x132>
      pHandle->SpeedFIFOIdx = 0U;
 80077e0:	2300      	movs	r3, #0
 80077e2:	f104 0168 	add.w	r1, r4, #104	@ 0x68
 80077e6:	461a      	mov	r2, r3
    else
    {
      /* Average speed allow to smooth the mechanical sensors misalignement */
      int32_t  tElPeriodSum = 0;
      uint8_t i;
      for (i=0; i < pHandle->SpeedBufferSize; i++)
 80077e8:	3301      	adds	r3, #1
      {
        tElPeriodSum += pHandle->SpeedBufferDpp[i];
 80077ea:	f851 7f04 	ldr.w	r7, [r1, #4]!
      for (i=0; i < pHandle->SpeedBufferSize; i++)
 80077ee:	b2de      	uxtb	r6, r3
 80077f0:	42ae      	cmp	r6, r5
        tElPeriodSum += pHandle->SpeedBufferDpp[i];
 80077f2:	443a      	add	r2, r7
      for (i=0; i < pHandle->SpeedBufferSize; i++)
 80077f4:	d3f8      	bcc.n	80077e8 <BADC_CalcAvrgMecSpeedUnit+0xec>
      }             
      pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoPeriodConv /
                                               (tElPeriodSum / (int32_t)pHandle->SpeedBufferSize)); /* Average value */
 80077f6:	fb92 f2f5 	sdiv	r2, r2, r5
      pHandle->AvrElSpeedDpp = (int16_t)((int32_t)pHandle->PseudoPeriodConv /
 80077fa:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 80077fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8007802:	f8a4 3060 	strh.w	r3, [r4, #96]	@ 0x60
}
 8007806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pHandle->BufferFilled++;
 800780a:	f894 2069 	ldrb.w	r2, [r4, #105]	@ 0x69
    else pHandle->Counter_Period = (uint32_t)(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
 800780e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
    if (pHandle->VirtualElSpeedDpp == 0) pHandle->Counter_Period = 0xFFFF;
 8007812:	f9b4 1062 	ldrsh.w	r1, [r4, #98]	@ 0x62
    pHandle->BufferFilled++;
 8007816:	3201      	adds	r2, #1
 8007818:	b2d2      	uxtb	r2, r2
 800781a:	f884 2069 	strb.w	r2, [r4, #105]	@ 0x69
    else pHandle->Counter_Period = (uint32_t)(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
 800781e:	3301      	adds	r3, #1
  bool bReliability=true;
 8007820:	2001      	movs	r0, #1
    if (pHandle->VirtualElSpeedDpp == 0) pHandle->Counter_Period = 0xFFFF;
 8007822:	2900      	cmp	r1, #0
 8007824:	d1a5      	bne.n	8007772 <BADC_CalcAvrgMecSpeedUnit+0x76>
 8007826:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800782a:	e7a9      	b.n	8007780 <BADC_CalcAvrgMecSpeedUnit+0x84>
        || (false == pHandle->IsLoopClosed))
 800782c:	bb59      	cbnz	r1, 8007886 <BADC_CalcAvrgMecSpeedUnit+0x18a>
      uint32_t tempReg = (pHandle->PseudoPeriodConv / wCaptBuf) * (uint32_t)pHandle->Direction;
 800782e:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 8007832:	fbb2 f2f3 	udiv	r2, r2, r3
 8007836:	fb0e f202 	mul.w	r2, lr, r2
      pHandle->AvrElSpeedDpp = (int16_t)tempReg;
 800783a:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
}
 800783e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (pHandle->IsLoopClosed==true) bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 8007842:	4631      	mov	r1, r6
 8007844:	4620      	mov	r0, r4
 8007846:	f000 ffb9 	bl	80087bc <SPD_IsMecSpeedReliable>
  if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 800784a:	f894 3069 	ldrb.w	r3, [r4, #105]	@ 0x69
 800784e:	f894 504e 	ldrb.w	r5, [r4, #78]	@ 0x4e
  pHandle->_Super.hAvrMecSpeedUnit = *pMecSpeedUnit;
 8007852:	f9b6 2000 	ldrsh.w	r2, [r6]
  if (false == pHandle->IsLoopClosed)
 8007856:	f894 1067 	ldrb.w	r1, [r4, #103]	@ 0x67
  pHandle->_Super.hAvrMecSpeedUnit = *pMecSpeedUnit;
 800785a:	81a2      	strh	r2, [r4, #12]
  if (pHandle->BufferFilled < pHandle->SpeedBufferSize)
 800785c:	42ab      	cmp	r3, r5
 800785e:	d30b      	bcc.n	8007878 <BADC_CalcAvrgMecSpeedUnit+0x17c>
    else pHandle->Counter_Period = (uint32_t)(pHandle->PseudoPeriodConv / ((pHandle->LowFreqTimerPsc + 1) * pHandle->VirtualElSpeedDpp));
 8007860:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8007864:	3301      	adds	r3, #1
  if (false == pHandle->IsLoopClosed)
 8007866:	2900      	cmp	r1, #0
 8007868:	f43f af7f 	beq.w	800776a <BADC_CalcAvrgMecSpeedUnit+0x6e>
    pHandle->Counter_Period =  pHandle->StepTime_Last;
 800786c:	f8d4 20e0 	ldr.w	r2, [r4, #224]	@ 0xe0
 8007870:	e786      	b.n	8007780 <BADC_CalcAvrgMecSpeedUnit+0x84>
      *pMecSpeedUnit = (int16_t)pHandle->SatSpeed;
 8007872:	f9b0 30c0 	ldrsh.w	r3, [r0, #192]	@ 0xc0
 8007876:	e768      	b.n	800774a <BADC_CalcAvrgMecSpeedUnit+0x4e>
    pHandle->BufferFilled++;
 8007878:	f894 3069 	ldrb.w	r3, [r4, #105]	@ 0x69
 800787c:	3301      	adds	r3, #1
 800787e:	b2db      	uxtb	r3, r3
 8007880:	f884 3069 	strb.w	r3, [r4, #105]	@ 0x69
 8007884:	e7ec      	b.n	8007860 <BADC_CalcAvrgMecSpeedUnit+0x164>
      for (i=0; i < pHandle->SpeedBufferSize; i++)
 8007886:	2d00      	cmp	r5, #0
 8007888:	d1aa      	bne.n	80077e0 <BADC_CalcAvrgMecSpeedUnit+0xe4>
 800788a:	462a      	mov	r2, r5
 800788c:	e7b5      	b.n	80077fa <BADC_CalcAvrgMecSpeedUnit+0xfe>
 800788e:	bf00      	nop

08007890 <BADC_SetDirection>:
  if (MC_NULL == pHandle)
 8007890:	b108      	cbz	r0, 8007896 <BADC_SetDirection+0x6>
    pHandle->Direction = direction;
 8007892:	f880 105e 	strb.w	r1, [r0, #94]	@ 0x5e
}
 8007896:	4770      	bx	lr

08007898 <BADC_IsObserverConverged>:
}
 8007898:	f890 0066 	ldrb.w	r0, [r0, #102]	@ 0x66
 800789c:	4770      	bx	lr
 800789e:	bf00      	nop

080078a0 <BADC_CalcElAngle>:
    if (pHandle->_Super.hElSpeedDpp != MAX_PSEUDO_SPEED)
 80078a0:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
 80078a4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80078a8:	428a      	cmp	r2, r1
{
 80078aa:	4603      	mov	r3, r0
    if (pHandle->_Super.hElSpeedDpp != MAX_PSEUDO_SPEED)
 80078ac:	d013      	beq.n	80078d6 <BADC_CalcElAngle+0x36>
      if (false == pHandle->IsLoopClosed)
 80078ae:	f890 1067 	ldrb.w	r1, [r0, #103]	@ 0x67
        pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80078b2:	f9b0 00bc 	ldrsh.w	r0, [r0, #188]	@ 0xbc
      if (false == pHandle->IsLoopClosed)
 80078b6:	b961      	cbnz	r1, 80078d2 <BADC_CalcElAngle+0x32>
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80078b8:	8899      	ldrh	r1, [r3, #4]
        pHandle->PrevRotorFreq = pHandle->_Super.hElSpeedDpp;
 80078ba:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
        pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80078be:	fa1f fc82 	uxth.w	ip, r2
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80078c2:	4461      	add	r1, ip
        pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80078c4:	4484      	add	ip, r0
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80078c6:	f8b3 00be 	ldrh.w	r0, [r3, #190]	@ 0xbe
        pHandle->MeasuredElAngle += pHandle->_Super.hElSpeedDpp;
 80078ca:	f8a3 c0bc 	strh.w	ip, [r3, #188]	@ 0xbc
        pHandle->_Super.hElAngle += pHandle->_Super.hElSpeedDpp + pHandle->CompSpeed;
 80078ce:	4401      	add	r1, r0
 80078d0:	b208      	sxth	r0, r1
        pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 80078d2:	8098      	strh	r0, [r3, #4]
}
 80078d4:	4770      	bx	lr
      pHandle->_Super.hElAngle += pHandle->PrevRotorFreq;
 80078d6:	8880      	ldrh	r0, [r0, #4]
 80078d8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80078dc:	4410      	add	r0, r2
 80078de:	b200      	sxth	r0, r0
        pHandle->_Super.hElAngle = pHandle->MeasuredElAngle;
 80078e0:	8098      	strh	r0, [r3, #4]
}
 80078e2:	4770      	bx	lr

080078e4 <BADC_StepChangeEvent>:
  *         initialize parameters at step change 
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  * @param  hElSpeedDpp: Mechanical speed imposed by virtual speed component
  */
void BADC_StepChangeEvent(Bemf_ADC_Handle_t * pHandle, int16_t hElSpeedDpp)
{
 80078e4:	b430      	push	{r4, r5}
  uint32_t tempReg;
  if (pHandle->IsLoopClosed == false) tempReg = LL_TIM_GetCounter(pHandle->pParams_str->LfTim) + pHandle->DemagCounterThreshold;
 80078e6:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80078e8:	f890 4067 	ldrb.w	r4, [r0, #103]	@ 0x67
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f8d0 20e8 	ldr.w	r2, [r0, #232]	@ 0xe8
 80078f2:	b9b4      	cbnz	r4, 8007922 <BADC_StepChangeEvent+0x3e>
  return (uint32_t)(READ_REG(TIMx->CNT));
 80078f4:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 80078f6:	442a      	add	r2, r5
  return (uint32_t)(READ_REG(TIMx->ARR));
 80078f8:	6add      	ldr	r5, [r3, #44]	@ 0x2c
  else tempReg = LL_TIM_OC_GetCompareCH1(pHandle->pParams_str->LfTim) + pHandle->DemagCounterThreshold;
  uint32_t CounterAutoreload = LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) + 1;
  pHandle->SpeedTimerState = DEMAGNETIZATION;
 80078fa:	f880 40fc 	strb.w	r4, [r0, #252]	@ 0xfc
  uint32_t CounterAutoreload = LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) + 1;
 80078fe:	1c6c      	adds	r4, r5, #1
  if (tempReg >= CounterAutoreload) tempReg -= CounterAutoreload;
 8007900:	42a2      	cmp	r2, r4
 8007902:	d231      	bcs.n	8007968 <BADC_StepChangeEvent+0x84>
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007904:	f06f 0402 	mvn.w	r4, #2
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007908:	635a      	str	r2, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800790a:	611c      	str	r4, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 800790c:	68da      	ldr	r2, [r3, #12]
  LL_TIM_OC_SetCompareCH1(pHandle->pParams_str->LfTim, tempReg);
  LL_TIM_ClearFlag_CC1(pHandle->pParams_str->LfTim);
  LL_TIM_EnableIT_CC1(pHandle->pParams_str->LfTim);
  if (false == pHandle->IsLoopClosed)
  {
    if (hElSpeedDpp < 0)
 800790e:	2900      	cmp	r1, #0
 8007910:	f042 0202 	orr.w	r2, r2, #2
    {
      pHandle->VirtualElSpeedDpp = - hElSpeedDpp;
 8007914:	bfb8      	it	lt
 8007916:	4249      	neglt	r1, r1
 8007918:	60da      	str	r2, [r3, #12]
    {
      ElAngleUpdate = S16_60_PHASE_SHIFT  ;
    }
    pHandle->MeasuredElAngle += ElAngleUpdate;
  }
}
 800791a:	bc30      	pop	{r4, r5}
      pHandle->VirtualElSpeedDpp = hElSpeedDpp;
 800791c:	f8a0 1062 	strh.w	r1, [r0, #98]	@ 0x62
}
 8007920:	4770      	bx	lr
  return (uint32_t)(READ_REG(TIMx->CCR1));
 8007922:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
  return (uint32_t)(READ_REG(TIMx->ARR));
 8007924:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
  else tempReg = LL_TIM_OC_GetCompareCH1(pHandle->pParams_str->LfTim) + pHandle->DemagCounterThreshold;
 8007926:	4422      	add	r2, r4
  uint32_t CounterAutoreload = LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) + 1;
 8007928:	3101      	adds	r1, #1
  pHandle->SpeedTimerState = DEMAGNETIZATION;
 800792a:	2400      	movs	r4, #0
  if (tempReg >= CounterAutoreload) tempReg -= CounterAutoreload;
 800792c:	428a      	cmp	r2, r1
  pHandle->SpeedTimerState = DEMAGNETIZATION;
 800792e:	f880 40fc 	strb.w	r4, [r0, #252]	@ 0xfc
  if (tempReg >= CounterAutoreload) tempReg -= CounterAutoreload;
 8007932:	d300      	bcc.n	8007936 <BADC_StepChangeEvent+0x52>
 8007934:	1a52      	subs	r2, r2, r1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8007936:	f06f 0102 	mvn.w	r1, #2
  WRITE_REG(TIMx->CCR1, CompareValue);
 800793a:	635a      	str	r2, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800793c:	6119      	str	r1, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 800793e:	68da      	ldr	r2, [r3, #12]
 8007940:	f042 0202 	orr.w	r2, r2, #2
 8007944:	60da      	str	r2, [r3, #12]
    if(pHandle->Direction == -1)
 8007946:	f990 405e 	ldrsb.w	r4, [r0, #94]	@ 0x5e
    pHandle->MeasuredElAngle += ElAngleUpdate;
 800794a:	f8b0 20bc 	ldrh.w	r2, [r0, #188]	@ 0xbc
    if(pHandle->Direction == -1)
 800794e:	f642 23aa 	movw	r3, #10922	@ 0x2aaa
 8007952:	f24d 5156 	movw	r1, #54614	@ 0xd556
 8007956:	f1b4 3fff 	cmp.w	r4, #4294967295
 800795a:	bf08      	it	eq
 800795c:	460b      	moveq	r3, r1
    pHandle->MeasuredElAngle += ElAngleUpdate;
 800795e:	4413      	add	r3, r2
}
 8007960:	bc30      	pop	{r4, r5}
    pHandle->MeasuredElAngle += ElAngleUpdate;
 8007962:	f8a0 30bc 	strh.w	r3, [r0, #188]	@ 0xbc
}
 8007966:	4770      	bx	lr
  if (tempReg >= CounterAutoreload) tempReg -= CounterAutoreload;
 8007968:	1b12      	subs	r2, r2, r4
 800796a:	e7cb      	b.n	8007904 <BADC_StepChangeEvent+0x20>

0800796c <BADC_CalcRevUpDemagTime>:
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  */
void BADC_CalcRevUpDemagTime(Bemf_ADC_Handle_t *pHandle)
{
  int16_t hSpeed;
  hSpeed = (int16_t)((pHandle->VirtualElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 800796c:	f9b0 3062 	ldrsh.w	r3, [r0, #98]	@ 0x62
 8007970:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
                       * (int32_t)SPEED_UNIT)
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)));;
 8007974:	7842      	ldrb	r2, [r0, #1]
 8007976:	69c1      	ldr	r1, [r0, #28]
  hSpeed = (int16_t)((pHandle->VirtualElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 8007978:	fb0c f303 	mul.w	r3, ip, r3
                       * (int32_t)SPEED_UNIT)
 800797c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)));;
 8007980:	fb01 f202 	mul.w	r2, r1, r2
                       * (int32_t)SPEED_UNIT)
 8007984:	005b      	lsls	r3, r3, #1
                       / ((int32_t)(pHandle->_Super.DPPConvFactor) * (int32_t)(pHandle->_Super.bElToMecRatio)));;
 8007986:	fb93 f3f2 	sdiv	r3, r3, r2
  hSpeed = (int16_t)((pHandle->VirtualElSpeedDpp * (int32_t)pHandle->_Super.hMeasurementFrequency
 800798a:	b21b      	sxth	r3, r3
  if (hSpeed == 0)
  {
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;;
 800798c:	f8d0 20f8 	ldr.w	r2, [r0, #248]	@ 0xf8
  if (hSpeed == 0)
 8007990:	b133      	cbz	r3, 80079a0 <BADC_CalcRevUpDemagTime+0x34>
  }
  else
  {
    pHandle->DemagCounterThreshold = (uint32_t) (pHandle->DemagParams.RevUpDemagSpeedConv / hSpeed);
 8007992:	f8d0 10f0 	ldr.w	r1, [r0, #240]	@ 0xf0
 8007996:	fbb1 f1f3 	udiv	r1, r1, r3
 800799a:	428a      	cmp	r2, r1
 800799c:	bf38      	it	cc
 800799e:	460a      	movcc	r2, r1
 80079a0:	f8c0 20e8 	str.w	r2, [r0, #232]	@ 0xe8
  }
  if (pHandle->DemagCounterThreshold < pHandle->DemagParams.DemagMinimumThreshold)
  {
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;
  }  
}
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop

080079a8 <BADC_CalcRunDemagTime>:
  * @param  pHandle: handler of the current instance of the Bemf_ADC component
  */
void BADC_CalcRunDemagTime(Bemf_ADC_Handle_t *pHandle)
{
  int16_t hSpeed;
  hSpeed = pHandle->_Super.hAvrMecSpeedUnit;
 80079a8:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  if (hSpeed < 0) hSpeed = - hSpeed; 
  if (hSpeed < pHandle->DemagParams.DemagMinimumSpeedUnit)
 80079ac:	f8b0 10ec 	ldrh.w	r1, [r0, #236]	@ 0xec
  {   
    pHandle->DemagCounterThreshold = (uint32_t) (pHandle->DemagParams.RunDemagSpeedConv / hSpeed);
    if (pHandle->DemagCounterThreshold < pHandle->DemagParams.DemagMinimumThreshold)
 80079b0:	f8d0 20f8 	ldr.w	r2, [r0, #248]	@ 0xf8
  if (hSpeed < 0) hSpeed = - hSpeed; 
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	bfbc      	itt	lt
 80079b8:	425b      	neglt	r3, r3
 80079ba:	b21b      	sxthlt	r3, r3
  if (hSpeed < pHandle->DemagParams.DemagMinimumSpeedUnit)
 80079bc:	428b      	cmp	r3, r1
 80079be:	da06      	bge.n	80079ce <BADC_CalcRunDemagTime+0x26>
    pHandle->DemagCounterThreshold = (uint32_t) (pHandle->DemagParams.RunDemagSpeedConv / hSpeed);
 80079c0:	f8d0 10f4 	ldr.w	r1, [r0, #244]	@ 0xf4
 80079c4:	fbb1 f1f3 	udiv	r1, r1, r3
 80079c8:	428a      	cmp	r2, r1
 80079ca:	bf38      	it	cc
 80079cc:	460a      	movcc	r2, r1
    {
      pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;
 80079ce:	f8c0 20e8 	str.w	r2, [r0, #232]	@ 0xe8
  } 
  else
  {   
    pHandle->DemagCounterThreshold = pHandle->DemagParams.DemagMinimumThreshold;
  }
}
 80079d2:	4770      	bx	lr

080079d4 <BADC_SetLoopClosed>:
  * @param  pHandle: handler of the current instance of the STO component
  */
void BADC_SetLoopClosed(Bemf_ADC_Handle_t *pHandle)
{
  uint32_t CC_Counter;
  uint32_t CounterAutoreload = LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) + 1;
 80079d4:	6c82      	ldr	r2, [r0, #72]	@ 0x48
  pHandle->IsLoopClosed=true;
  CC_Counter = LL_TIM_OC_GetCompareCH1(pHandle->pParams_str->LfTim);
  CC_Counter = pHandle->Counter_Period + CC_Counter - pHandle->DemagCounterThreshold;
 80079d6:	f8d0 30d4 	ldr.w	r3, [r0, #212]	@ 0xd4
  uint32_t CounterAutoreload = LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) + 1;
 80079da:	6811      	ldr	r1, [r2, #0]
{
 80079dc:	b410      	push	{r4}
  pHandle->IsLoopClosed=true;
 80079de:	f04f 0c01 	mov.w	ip, #1
  CC_Counter = pHandle->Counter_Period + CC_Counter - pHandle->DemagCounterThreshold;
 80079e2:	f8d0 40e8 	ldr.w	r4, [r0, #232]	@ 0xe8
  return (uint32_t)(READ_REG(TIMx->ARR));
 80079e6:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
  pHandle->IsLoopClosed=true;
 80079e8:	f880 c067 	strb.w	ip, [r0, #103]	@ 0x67
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80079ec:	6b48      	ldr	r0, [r1, #52]	@ 0x34
  CC_Counter = pHandle->Counter_Period + CC_Counter - pHandle->DemagCounterThreshold;
 80079ee:	1b1b      	subs	r3, r3, r4
 80079f0:	4403      	add	r3, r0
  uint32_t CounterAutoreload = LL_TIM_GetAutoReload(pHandle->pParams_str->LfTim) + 1;
 80079f2:	4462      	add	r2, ip
  if (CC_Counter >= CounterAutoreload) CC_Counter -= CounterAutoreload;
 80079f4:	429a      	cmp	r2, r3
 80079f6:	bf98      	it	ls
 80079f8:	1a9b      	subls	r3, r3, r2
  LL_TIM_OC_SetCompareCH1(pHandle->pParams_str->LfTim, CC_Counter);
}
 80079fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  WRITE_REG(TIMx->CCR1, CompareValue);
 80079fe:	634b      	str	r3, [r1, #52]	@ 0x34
 8007a00:	4770      	bx	lr
 8007a02:	bf00      	nop

08007a04 <BADC_SetBemfSensorlessParam>:
  * @param  OnSensingDisThres: Minimum duty cycle for on-sensing Deactivationg
  * @param  ComputationDelay: Selection of the period for zero crossing to step change delay computation  
  */
void BADC_SetBemfSensorlessParam(Bemf_ADC_Handle_t *pHandle, Bemf_Sensing_Params *BemfAdcConfig, uint16_t *ZcRising2CommDelay, uint16_t *ZcFalling2CommDelay,
                                   Bemf_Demag_Params *bemfAdcDemagConfig, uint16_t *OnSensingEnThres, uint16_t *OnSensingDisThres, uint16_t *ComputationDelay)      
{  
 8007a04:	b430      	push	{r4, r5}
  pHandle->Pwm_H_L.AdcThresholdPwmPerc = BemfAdcConfig->AdcThresholdPwmPerc;
 8007a06:	680d      	ldr	r5, [r1, #0]
 8007a08:	f8c0 5022 	str.w	r5, [r0, #34]	@ 0x22
  pHandle->Pwm_H_L.AdcThresholdHighPerc = BemfAdcConfig->AdcThresholdHighPerc;
  pHandle->Pwm_H_L.AdcThresholdLowPerc = BemfAdcConfig->AdcThresholdLowPerc;
 8007a0c:	888d      	ldrh	r5, [r1, #4]
 8007a0e:	84c5      	strh	r5, [r0, #38]	@ 0x26
  pHandle->Pwm_H_L.SamplingPointOff = BemfAdcConfig->SamplingPointOff;
 8007a10:	f8d1 500a 	ldr.w	r5, [r1, #10]
 8007a14:	62c5      	str	r5, [r0, #44]	@ 0x2c
  pHandle->Pwm_H_L.SamplingPointOn = BemfAdcConfig->SamplingPointOn; 
  pHandle->Pwm_H_L.AWDfiltering = BemfAdcConfig->AWDfiltering; 
 8007a16:	7b89      	ldrb	r1, [r1, #14]
 8007a18:	f880 1030 	strb.w	r1, [r0, #48]	@ 0x30
  pHandle->ZcRising2CommDelay = *ZcRising2CommDelay;
 8007a1c:	8812      	ldrh	r2, [r2, #0]
{  
 8007a1e:	9c02      	ldr	r4, [sp, #8]
  pHandle->ZcRising2CommDelay = *ZcRising2CommDelay;
 8007a20:	f8a0 2042 	strh.w	r2, [r0, #66]	@ 0x42
  pHandle->ZcFalling2CommDelay = *ZcFalling2CommDelay;
 8007a24:	881a      	ldrh	r2, [r3, #0]
  pHandle->DemagParams.DemagMinimumSpeedUnit = bemfAdcDemagConfig->DemagMinimumSpeedUnit;
 8007a26:	8823      	ldrh	r3, [r4, #0]
 8007a28:	f8a0 30ec 	strh.w	r3, [r0, #236]	@ 0xec
  pHandle->DemagParams.DemagMinimumThreshold = bemfAdcDemagConfig->DemagMinimumThreshold;
 8007a2c:	68e3      	ldr	r3, [r4, #12]
  pHandle->ZcFalling2CommDelay = *ZcFalling2CommDelay;
 8007a2e:	f8a0 2044 	strh.w	r2, [r0, #68]	@ 0x44
  pHandle->DemagParams.DemagMinimumThreshold = bemfAdcDemagConfig->DemagMinimumThreshold;
 8007a32:	f8c0 30f8 	str.w	r3, [r0, #248]	@ 0xf8
{  
 8007a36:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
  pHandle->OnSensingEnThres = *OnSensingEnThres;
 8007a3a:	8812      	ldrh	r2, [r2, #0]
 8007a3c:	87c2      	strh	r2, [r0, #62]	@ 0x3e
  pHandle->OnSensingDisThres = *OnSensingDisThres;
 8007a3e:	881a      	ldrh	r2, [r3, #0]
{  
 8007a40:	9b05      	ldr	r3, [sp, #20]
  pHandle->OnSensingDisThres = *OnSensingDisThres;
 8007a42:	f8a0 2040 	strh.w	r2, [r0, #64]	@ 0x40
  pHandle->ComputationDelay = (uint8_t) (*ComputationDelay);
 8007a46:	881b      	ldrh	r3, [r3, #0]
 8007a48:	f880 30d2 	strb.w	r3, [r0, #210]	@ 0xd2
}
 8007a4c:	bc30      	pop	{r4, r5}
 8007a4e:	4770      	bx	lr

08007a50 <BADC_GetBemfSensorlessParam>:
  * @param  ComputationDelay: Selection of the period for zero crossing to step change delay computation  
  */
void BADC_GetBemfSensorlessParam(Bemf_ADC_Handle_t *pHandle, Bemf_Sensing_Params *BemfAdcConfig, uint16_t *ZcRising2CommDelay, uint16_t *ZcFalling2CommDelay,
                                   Bemf_Demag_Params *BemfAdcDemagConfig, uint16_t *OnSensingEnThres, uint16_t *OnSensingDisThres, uint16_t *ComputationDelay)        
{  
  BemfAdcConfig->AdcThresholdPwmPerc =   pHandle->Pwm_H_L.AdcThresholdPwmPerc;
 8007a50:	f8d0 c022 	ldr.w	ip, [r0, #34]	@ 0x22
{  
 8007a54:	b430      	push	{r4, r5}
  BemfAdcConfig->AdcThresholdPwmPerc =   pHandle->Pwm_H_L.AdcThresholdPwmPerc;
 8007a56:	f8c1 c000 	str.w	ip, [r1]
  BemfAdcConfig->AdcThresholdHighPerc = pHandle->Pwm_H_L.AdcThresholdHighPerc;
  BemfAdcConfig->AdcThresholdLowPerc = pHandle->Pwm_H_L.AdcThresholdLowPerc;
 8007a5a:	f8b0 c026 	ldrh.w	ip, [r0, #38]	@ 0x26
 8007a5e:	f8a1 c004 	strh.w	ip, [r1, #4]
  BemfAdcConfig->SamplingPointOff = pHandle->Pwm_H_L.SamplingPointOff;
 8007a62:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
 8007a64:	f8c1 500a 	str.w	r5, [r1, #10]
  BemfAdcConfig->SamplingPointOn = pHandle->Pwm_H_L.SamplingPointOn;
  BemfAdcConfig->AWDfiltering = pHandle->Pwm_H_L.AWDfiltering;
 8007a68:	f890 c030 	ldrb.w	ip, [r0, #48]	@ 0x30
 8007a6c:	f881 c00e 	strb.w	ip, [r1, #14]
  *ZcRising2CommDelay = pHandle->ZcRising2CommDelay;
 8007a70:	f8b0 1042 	ldrh.w	r1, [r0, #66]	@ 0x42
 8007a74:	8011      	strh	r1, [r2, #0]
  *ZcFalling2CommDelay = pHandle->ZcFalling2CommDelay;
 8007a76:	f8b0 2044 	ldrh.w	r2, [r0, #68]	@ 0x44
 8007a7a:	801a      	strh	r2, [r3, #0]
{  
 8007a7c:	9c02      	ldr	r4, [sp, #8]
  BemfAdcDemagConfig->DemagMinimumSpeedUnit = pHandle->DemagParams.DemagMinimumSpeedUnit;
 8007a7e:	f8b0 20ec 	ldrh.w	r2, [r0, #236]	@ 0xec
  BemfAdcDemagConfig->DemagMinimumThreshold = pHandle->DemagParams.DemagMinimumThreshold;
 8007a82:	f8d0 30f8 	ldr.w	r3, [r0, #248]	@ 0xf8
  *OnSensingEnThres = pHandle->OnSensingEnThres;
 8007a86:	8fc1      	ldrh	r1, [r0, #62]	@ 0x3e
  BemfAdcDemagConfig->DemagMinimumSpeedUnit = pHandle->DemagParams.DemagMinimumSpeedUnit;
 8007a88:	8022      	strh	r2, [r4, #0]
  BemfAdcDemagConfig->DemagMinimumThreshold = pHandle->DemagParams.DemagMinimumThreshold;
 8007a8a:	60e3      	str	r3, [r4, #12]
{  
 8007a8c:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
  *OnSensingEnThres = pHandle->OnSensingEnThres;
 8007a90:	8011      	strh	r1, [r2, #0]
  *OnSensingDisThres = pHandle->OnSensingDisThres;
 8007a92:	f8b0 2040 	ldrh.w	r2, [r0, #64]	@ 0x40
 8007a96:	801a      	strh	r2, [r3, #0]
{  
 8007a98:	9b05      	ldr	r3, [sp, #20]
  *ComputationDelay = (uint16_t) pHandle->ComputationDelay;
 8007a9a:	f890 20d2 	ldrb.w	r2, [r0, #210]	@ 0xd2
 8007a9e:	801a      	strh	r2, [r3, #0]
}
 8007aa0:	bc30      	pop	{r4, r5}
 8007aa2:	4770      	bx	lr

08007aa4 <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8007aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007aa6:	7fc3      	ldrb	r3, [r0, #31]
 8007aa8:	f890 2022 	ldrb.w	r2, [r0, #34]	@ 0x22
 8007aac:	429a      	cmp	r2, r3
{
 8007aae:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8007ab0:	d002      	beq.n	8007ab8 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8007ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8007ab8:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 8007abe:	b1a5      	cbz	r5, 8007aea <MCPA_dataLog+0x46>
 8007ac0:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007ac2:	8ba2      	ldrh	r2, [r4, #28]
 8007ac4:	42aa      	cmp	r2, r5
 8007ac6:	d24e      	bcs.n	8007b66 <MCPA_dataLog+0xc2>
 8007ac8:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8007acc:	2bfe      	cmp	r3, #254	@ 0xfe
 8007ace:	d066      	beq.n	8007b9e <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8007ad0:	f894 302a 	ldrb.w	r3, [r4, #42]	@ 0x2a
 8007ad4:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 8007ad6:	8b22      	ldrh	r2, [r4, #24]
 8007ad8:	6820      	ldr	r0, [r4, #0]
 8007ada:	3202      	adds	r2, #2
 8007adc:	2309      	movs	r3, #9
 8007ade:	6845      	ldr	r5, [r0, #4]
 8007ae0:	b292      	uxth	r2, r2
 8007ae2:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	8323      	strh	r3, [r4, #24]
}
 8007ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8007aea:	4601      	mov	r1, r0
 8007aec:	2209      	movs	r2, #9
 8007aee:	f851 0b14 	ldr.w	r0, [r1], #20
 8007af2:	6803      	ldr	r3, [r0, #0]
 8007af4:	4798      	blx	r3
 8007af6:	b390      	cbz	r0, 8007b5e <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8007af8:	4b49      	ldr	r3, [pc, #292]	@ (8007c20 <MCPA_dataLog+0x17c>)
 8007afa:	6961      	ldr	r1, [r4, #20]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007b00:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 8007b04:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8007b08:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8007b0c:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8007b0e:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8007b10:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8007b12:	d101      	bne.n	8007b18 <MCPA_dataLog+0x74>
 8007b14:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007b16:	e7d4      	b.n	8007ac2 <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007b18:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007b1c:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007b20:	f894 1025 	ldrb.w	r1, [r4, #37]	@ 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 8007b24:	f894 5021 	ldrb.w	r5, [r4, #33]	@ 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8007b28:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 8007b2c:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8007b30:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007b32:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 8007b34:	f884 002a 	strb.w	r0, [r4, #42]	@ 0x2a
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007b38:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff          = pHandle->MFRate;
 8007b3a:	f884 1026 	strb.w	r1, [r4, #38]	@ 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8007b3e:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007b40:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff          = pHandle->HFRate;
 8007b44:	f884 5022 	strb.w	r5, [r4, #34]	@ 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8007b48:	f000 ff9e 	bl	8008a88 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8007b4c:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8007b50:	f894 3027 	ldrb.w	r3, [r4, #39]	@ 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 8007b54:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8007b58:	441a      	add	r2, r3
 8007b5a:	f000 ff95 	bl	8008a88 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8007b5e:	8b25      	ldrh	r5, [r4, #24]
 8007b60:	2d00      	cmp	r5, #0
 8007b62:	d1ad      	bne.n	8007ac0 <MCPA_dataLog+0x1c>
}
 8007b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007b66:	f894 6024 	ldrb.w	r6, [r4, #36]	@ 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007b6a:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007b6c:	b36e      	cbz	r6, 8007bca <MCPA_dataLog+0x126>
 8007b6e:	68a2      	ldr	r2, [r4, #8]
 8007b70:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8007b74:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 8007b76:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8007b7a:	8800      	ldrh	r0, [r0, #0]
 8007b7c:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007b80:	8b25      	ldrh	r5, [r4, #24]
 8007b82:	3502      	adds	r5, #2
 8007b84:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007b86:	459c      	cmp	ip, r3
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8007b88:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8007b8a:	d1f4      	bne.n	8007b76 <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8007b8c:	f894 3026 	ldrb.w	r3, [r4, #38]	@ 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007b90:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 8007b92:	2bfd      	cmp	r3, #253	@ 0xfd
 8007b94:	4618      	mov	r0, r3
 8007b96:	d91d      	bls.n	8007bd4 <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007b98:	4295      	cmp	r5, r2
 8007b9a:	d897      	bhi.n	8007acc <MCPA_dataLog+0x28>
}
 8007b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007b9e:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8007ba2:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 8007ba6:	4418      	add	r0, r3
 8007ba8:	4298      	cmp	r0, r3
 8007baa:	dd91      	ble.n	8007ad0 <MCPA_dataLog+0x2c>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007bac:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007bae:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007bb0:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8007bb4:	6812      	ldr	r2, [r2, #0]
 8007bb6:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007bb8:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007bba:	5cf3      	ldrb	r3, [r6, r3]
 8007bbc:	442b      	add	r3, r5
 8007bbe:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007bc0:	b2d3      	uxtb	r3, r2
 8007bc2:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8007bc4:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007bc6:	dbf3      	blt.n	8007bb0 <MCPA_dataLog+0x10c>
 8007bc8:	e782      	b.n	8007ad0 <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 8007bca:	f894 0026 	ldrb.w	r0, [r4, #38]	@ 0x26
 8007bce:	28fd      	cmp	r0, #253	@ 0xfd
 8007bd0:	f63f af71 	bhi.w	8007ab6 <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8007bd4:	f894 3020 	ldrb.w	r3, [r4, #32]
 8007bd8:	4283      	cmp	r3, r0
 8007bda:	d006      	beq.n	8007bea <MCPA_dataLog+0x146>
            pHandle->MFIndex ++;
 8007bdc:	3301      	adds	r3, #1
 8007bde:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8007be2:	4295      	cmp	r5, r2
 8007be4:	f63f af74 	bhi.w	8007ad0 <MCPA_dataLog+0x2c>
}
 8007be8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007bea:	f894 7028 	ldrb.w	r7, [r4, #40]	@ 0x28
 8007bee:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8007bf0:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007bf2:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 8007bf4:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007bf8:	ddf3      	ble.n	8007be2 <MCPA_dataLog+0x13e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007bfa:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007bfe:	f8d4 c010 	ldr.w	ip, [r4, #16]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007c02:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c0a:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c0e:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c10:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c12:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c14:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c16:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c18:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c1a:	dbf2      	blt.n	8007c02 <MCPA_dataLog+0x15e>
 8007c1c:	e7e1      	b.n	8007be2 <MCPA_dataLog+0x13e>
 8007c1e:	bf00      	nop
 8007c20:	20001a78 	.word	0x20001a78

08007c24 <MCPA_flushDataLog>:
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 8007c24:	8b03      	ldrh	r3, [r0, #24]
 8007c26:	b19b      	cbz	r3, 8007c50 <MCPA_flushDataLog+0x2c>
{
 8007c28:	b570      	push	{r4, r5, r6, lr}
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8007c2a:	f890 2026 	ldrb.w	r2, [r0, #38]	@ 0x26
                                          proper decoding */
      {
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
        {
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007c2e:	6941      	ldr	r1, [r0, #20]
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8007c30:	2afe      	cmp	r2, #254	@ 0xfe
 8007c32:	4604      	mov	r4, r0
 8007c34:	d00d      	beq.n	8007c52 <MCPA_flushDataLog+0x2e>
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8007c36:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8007c3a:	52ca      	strh	r2, [r1, r3]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8007c3c:	8b22      	ldrh	r2, [r4, #24]
 8007c3e:	6820      	ldr	r0, [r4, #0]
 8007c40:	3202      	adds	r2, #2
 8007c42:	2309      	movs	r3, #9
 8007c44:	6845      	ldr	r5, [r0, #4]
 8007c46:	b292      	uxth	r2, r2
 8007c48:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8007c4e:	bd70      	pop	{r4, r5, r6, pc}
 8007c50:	4770      	bx	lr
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c52:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8007c56:	f890 c028 	ldrb.w	ip, [r0, #40]	@ 0x28
 8007c5a:	4494      	add	ip, r2
 8007c5c:	4562      	cmp	r2, ip
 8007c5e:	daea      	bge.n	8007c36 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007c60:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c62:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8007c64:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8007c68:	6800      	ldr	r0, [r0, #0]
 8007c6a:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c6c:	5ca8      	ldrb	r0, [r5, r2]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c6e:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c70:	4403      	add	r3, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c72:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c74:	b29b      	uxth	r3, r3
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c76:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8007c78:	8323      	strh	r3, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8007c7a:	dbf3      	blt.n	8007c64 <MCPA_flushDataLog+0x40>
 8007c7c:	e7db      	b.n	8007c36 <MCPA_flushDataLog+0x12>
 8007c7e:	bf00      	nop

08007c80 <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8007c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007c84:	880f      	ldrh	r7, [r1, #0]
{
 8007c86:	4604      	mov	r4, r0

    if (buffSize == 0U)
 8007c88:	2f00      	cmp	r7, #0
 8007c8a:	d046      	beq.n	8007d1a <MCPA_cfgLog+0x9a>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8007c8c:	6803      	ldr	r3, [r0, #0]
 8007c8e:	89db      	ldrh	r3, [r3, #14]
 8007c90:	42bb      	cmp	r3, r7
 8007c92:	d33f      	bcc.n	8007d14 <MCPA_cfgLog+0x94>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8007c94:	788b      	ldrb	r3, [r1, #2]
 8007c96:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8007c9a:	f891 8003 	ldrb.w	r8, [r1, #3]
 8007c9e:	f880 8023 	strb.w	r8, [r0, #35]	@ 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8007ca2:	790b      	ldrb	r3, [r1, #4]
 8007ca4:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8007ca8:	794b      	ldrb	r3, [r1, #5]
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8007caa:	7f82      	ldrb	r2, [r0, #30]
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8007cac:	f880 3027 	strb.w	r3, [r0, #39]	@ 0x27
      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8007cb0:	4443      	add	r3, r8
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	dc57      	bgt.n	8007d66 <MCPA_cfgLog+0xe6>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 8007cb6:	1d8e      	adds	r6, r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d057      	beq.n	8007d6c <MCPA_cfgLog+0xec>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8007cbc:	f04f 0800 	mov.w	r8, #0
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007cc0:	4645      	mov	r5, r8
 8007cc2:	e011      	b.n	8007ce8 <MCPA_cfgLog+0x68>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8007cc4:	68e3      	ldr	r3, [r4, #12]
 8007cc6:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 8007cc8:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007cca:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8007cce:	f894 1027 	ldrb.w	r1, [r4, #39]	@ 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8007cd2:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007cd4:	f105 0c01 	add.w	ip, r5, #1
 8007cd8:	fa5f f58c 	uxtb.w	r5, ip
 8007cdc:	440b      	add	r3, r1
          logSize = logSize+pHandle->dataSizeTable[i];
 8007cde:	4442      	add	r2, r8
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007ce0:	429d      	cmp	r5, r3
          logSize = logSize+pHandle->dataSizeTable[i];
 8007ce2:	fa1f f882 	uxth.w	r8, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007ce6:	da11      	bge.n	8007d0c <MCPA_cfgLog+0x8c>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8007ce8:	f836 9b02 	ldrh.w	r9, [r6], #2
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 8007cec:	6861      	ldr	r1, [r4, #4]
 8007cee:	4648      	mov	r0, r9
 8007cf0:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8007cf4:	f7fb f9de 	bl	80030b4 <RI_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8007cf8:	f894 3023 	ldrb.w	r3, [r4, #35]	@ 0x23
 8007cfc:	42ab      	cmp	r3, r5
 8007cfe:	f04f 0002 	mov.w	r0, #2
 8007d02:	d8df      	bhi.n	8007cc4 <MCPA_cfgLog+0x44>
 8007d04:	4648      	mov	r0, r9
 8007d06:	f7fb f9c9 	bl	800309c <RI_GetIDSize>
 8007d0a:	e7db      	b.n	8007cc4 <MCPA_cfgLog+0x44>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 8007d0c:	f108 0206 	add.w	r2, r8, #6
 8007d10:	4297      	cmp	r7, r2
 8007d12:	d210      	bcs.n	8007d36 <MCPA_cfgLog+0xb6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8007d14:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 8007d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8007d1a:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 8007d1c:	f880 7029 	strb.w	r7, [r0, #41]	@ 0x29
  if (pHandle->bufferIndex > 0U)
 8007d20:	b9ab      	cbnz	r3, 8007d4e <MCPA_cfgLog+0xce>
  pHandle->bufferIndex = 0U;
 8007d22:	2300      	movs	r3, #0
 8007d24:	8323      	strh	r3, [r4, #24]
  pHandle->MarkBuff    = 0U;
 8007d26:	f884 302a 	strb.w	r3, [r4, #42]	@ 0x2a
  pHandle->HFIndex     = 0U;
 8007d2a:	77e3      	strb	r3, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 8007d2c:	f884 3022 	strb.w	r3, [r4, #34]	@ 0x22
  uint8_t result = MCP_CMD_OK;
 8007d30:	2000      	movs	r0, #0
}
 8007d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 8007d36:	3f02      	subs	r7, #2
 8007d38:	eba7 0708 	sub.w	r7, r7, r8
 8007d3c:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8007d3e:	7833      	ldrb	r3, [r6, #0]
 8007d40:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
          if (0U == pHandle->Mark)
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d1f3      	bne.n	8007d30 <MCPA_cfgLog+0xb0>
  if (pHandle->bufferIndex > 0U)
 8007d48:	8b23      	ldrh	r3, [r4, #24]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d0e9      	beq.n	8007d22 <MCPA_cfgLog+0xa2>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8007d4e:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8007d50:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 8007d54:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8007d56:	8b22      	ldrh	r2, [r4, #24]
 8007d58:	6820      	ldr	r0, [r4, #0]
 8007d5a:	3202      	adds	r2, #2
 8007d5c:	6845      	ldr	r5, [r0, #4]
 8007d5e:	b292      	uxth	r2, r2
 8007d60:	2309      	movs	r3, #9
 8007d62:	47a8      	blx	r5
 8007d64:	e7dd      	b.n	8007d22 <MCPA_cfgLog+0xa2>
        result = MCP_ERROR_BAD_RAW_FORMAT;
 8007d66:	200a      	movs	r0, #10
}
 8007d68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8007d6c:	2206      	movs	r2, #6
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8007d6e:	4698      	mov	r8, r3
 8007d70:	e7ce      	b.n	8007d10 <MCPA_cfgLog+0x90>
 8007d72:	bf00      	nop

08007d74 <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 )
 8007d74:	f9b0 1010 	ldrsh.w	r1, [r0, #16]
    {
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8007d78:	8843      	ldrh	r3, [r0, #2]
 8007d7a:	8982      	ldrh	r2, [r0, #12]
    if (pHandle->hSensitivity > 0 )
 8007d7c:	2900      	cmp	r1, #0
 8007d7e:	dd08      	ble.n	8007d92 <NTC_SetFaultState+0x1e>
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d804      	bhi.n	8007d8e <NTC_SetFaultState+0x1a>
      {
        hFault = MC_OVER_TEMP;
      }
      else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8007d84:	89c2      	ldrh	r2, [r0, #14]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d908      	bls.n	8007d9c <NTC_SetFaultState+0x28>
      {
        hFault = MC_NO_ERROR;
 8007d8a:	2000      	movs	r0, #0
 8007d8c:	4770      	bx	lr
    }
    else
    {
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
      {
        hFault = MC_OVER_TEMP;
 8007d8e:	2008      	movs	r0, #8
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (hFault);
}
 8007d90:	4770      	bx	lr
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d3fb      	bcc.n	8007d8e <NTC_SetFaultState+0x1a>
      else if (pHandle->hAvTemp_d > pHandle->hOverTempDeactThreshold)
 8007d96:	89c2      	ldrh	r2, [r0, #14]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d3f6      	bcc.n	8007d8a <NTC_SetFaultState+0x16>
        hFault = pHandle->hFaultState;
 8007d9c:	8900      	ldrh	r0, [r0, #8]
 8007d9e:	4770      	bx	lr

08007da0 <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8007da0:	7803      	ldrb	r3, [r0, #0]
 8007da2:	b94b      	cbnz	r3, 8007db8 <NTC_Init+0x18>
    /* nothing to do */
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 ) 
 8007da4:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	bfcc      	ite	gt
 8007dac:	2300      	movgt	r3, #0
 8007dae:	2301      	movle	r3, #1
 8007db0:	425b      	negs	r3, r3
 8007db2:	b29b      	uxth	r3, r3
    {
      pHandle->hAvTemp_d = 0U;
    }
    else
    {
      pHandle->hAvTemp_d = 0xFFFFU;
 8007db4:	8043      	strh	r3, [r0, #2]
}
 8007db6:	4770      	bx	lr
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007db8:	8883      	ldrh	r3, [r0, #4]
      pHandle->hAvTemp_d = 0xFFFFU;
 8007dba:	8043      	strh	r3, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	8102      	strh	r2, [r0, #8]
}
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop

08007dc4 <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle, uint16_t rawValue)
{
 8007dc4:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8007dc6:	7803      	ldrb	r3, [r0, #0]
{
 8007dc8:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8007dca:	b983      	cbnz	r3, 8007dee <NTC_CalcAvTemp+0x2a>
    {
      uint16_t hAux;
      hAux = rawValue;

      if (0xFFFFU == hAux)
 8007dcc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007dd0:	4299      	cmp	r1, r3
 8007dd2:	d007      	beq.n	8007de4 <NTC_CalcAvTemp+0x20>
        /* Nothing to do */
      }
      else
      {
        uint32_t wtemp;
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8007dd4:	8943      	ldrh	r3, [r0, #10]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8007dd6:	8842      	ldrh	r2, [r0, #2]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8007dd8:	1e58      	subs	r0, r3, #1
        wtemp += hAux;
 8007dda:	fb00 1102 	mla	r1, r0, r2, r1
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8007dde:	fbb1 f1f3 	udiv	r1, r1, r3

        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8007de2:	8061      	strh	r1, [r4, #2]
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8007de4:	4620      	mov	r0, r4
 8007de6:	f7ff ffc5 	bl	8007d74 <NTC_SetFaultState>
 8007dea:	8120      	strh	r0, [r4, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007dec:	bd10      	pop	{r4, pc}
 8007dee:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8007df0:	8120      	strh	r0, [r4, #8]
}
 8007df2:	bd10      	pop	{r4, pc}

08007df4 <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8007df4:	7803      	ldrb	r3, [r0, #0]
 8007df6:	b95b      	cbnz	r3, 8007e10 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8007df8:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8007dfa:	6941      	ldr	r1, [r0, #20]
      wTemp *= pHandle->hSensitivity;
 8007dfc:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007e00:	8b00      	ldrh	r0, [r0, #24]
      wTemp -= ((int32_t)pHandle->wV0);
 8007e02:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8007e04:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8007e08:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8007e0c:	b200      	sxth	r0, r0
 8007e0e:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8007e10:	88c0      	ldrh	r0, [r0, #6]
}
 8007e12:	b200      	sxth	r0, r0
 8007e14:	4770      	bx	lr
 8007e16:	bf00      	nop

08007e18 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8007e18:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007e1a:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007e1c:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8007e1e:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8007e20:	8442      	strh	r2, [r0, #34]	@ 0x22
    pHandle->wIntegralTerm = 0;
 8007e22:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8007e24:	6283      	str	r3, [r0, #40]	@ 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007e26:	4770      	bx	lr

08007e28 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8007e28:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007e2a:	4770      	bx	lr

08007e2c <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8007e2c:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007e2e:	4770      	bx	lr

08007e30 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8007e30:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop

08007e38 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8007e38:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop

08007e40 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8007e40:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8007e42:	4770      	bx	lr

08007e44 <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8007e44:	8b80      	ldrh	r0, [r0, #28]
 8007e46:	4770      	bx	lr

08007e48 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8007e48:	2301      	movs	r3, #1
 8007e4a:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8007e4c:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8007e4e:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop

08007e54 <PID_GetKIDivisor>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisor);
#else
  return (pHandle->hKiDivisor);
#endif
}
 8007e54:	8b40      	ldrh	r0, [r0, #26]
 8007e56:	4770      	bx	lr

08007e58 <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8007e58:	8bc0      	ldrh	r0, [r0, #30]
 8007e5a:	4770      	bx	lr

08007e5c <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8007e5c:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007e5e:	4770      	bx	lr

08007e60 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8007e60:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007e62:	4770      	bx	lr

08007e64 <PID_SetKIDivisorPOW2>:
{
 8007e64:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007e66:	2301      	movs	r3, #1
{
 8007e68:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8007e6a:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007e6c:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8007e70:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8007e72:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8007e74:	8343      	strh	r3, [r0, #26]
{
 8007e76:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8007e78:	f7ff fff2 	bl	8007e60 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8007e7c:	4902      	ldr	r1, [pc, #8]	@ (8007e88 <PID_SetKIDivisorPOW2+0x24>)
 8007e7e:	4628      	mov	r0, r5
 8007e80:	40a1      	lsls	r1, r4
 8007e82:	f7ff ffeb 	bl	8007e5c <PID_SetLowerIntegralTermLimit>
}
 8007e86:	bd38      	pop	{r3, r4, r5, pc}
 8007e88:	ffff8001 	.word	0xffff8001

08007e8c <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8007e8c:	8441      	strh	r1, [r0, #34]	@ 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007e8e:	4770      	bx	lr

08007e90 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8007e90:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop

08007e98 <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8007e98:	8cc0      	ldrh	r0, [r0, #38]	@ 0x26
 8007e9a:	4770      	bx	lr

08007e9c <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8007ea0:	84c1      	strh	r1, [r0, #38]	@ 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8007ea2:	8483      	strh	r3, [r0, #36]	@ 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop

08007ea8 <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007ea8:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8007eac:	4603      	mov	r3, r0
 8007eae:	b530      	push	{r4, r5, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8007eb0:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8007eb4:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8007eb8:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007ebc:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8007ec0:	b17c      	cbz	r4, 8007ee2 <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8007ec2:	fb04 f101 	mul.w	r1, r4, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007ec6:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
      if (wIntegral_sum_temp < 0)
 8007eca:	eb15 0e01 	adds.w	lr, r5, r1
 8007ece:	d41d      	bmi.n	8007f0c <PI_Controller+0x64>
            wIntegral_sum_temp = -INT32_MAX;
 8007ed0:	420d      	tst	r5, r1
 8007ed2:	4914      	ldr	r1, [pc, #80]	@ (8007f24 <PI_Controller+0x7c>)
 8007ed4:	bf48      	it	mi
 8007ed6:	468e      	movmi	lr, r1
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007ed8:	45a6      	cmp	lr, r4
 8007eda:	dc02      	bgt.n	8007ee2 <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8007edc:	691c      	ldr	r4, [r3, #16]
 8007ede:	4574      	cmp	r4, lr
 8007ee0:	dd1d      	ble.n	8007f1e <PI_Controller+0x76>
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8007ee2:	8b99      	ldrh	r1, [r3, #28]
 8007ee4:	410a      	asrs	r2, r1
 8007ee6:	8bd9      	ldrh	r1, [r3, #30]
 8007ee8:	fa44 f101 	asr.w	r1, r4, r1
 8007eec:	440a      	add	r2, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8007eee:	4290      	cmp	r0, r2
 8007ef0:	da03      	bge.n	8007efa <PI_Controller+0x52>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8007ef2:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8007ef4:	4414      	add	r4, r2
 8007ef6:	609c      	str	r4, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8007ef8:	bd30      	pop	{r4, r5, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8007efa:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8007efc:	bfc5      	ittet	gt
 8007efe:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8007f02:	18a4      	addgt	r4, r4, r2
    returnValue = (int16_t)wOutput_32;
 8007f04:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8007f06:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8007f08:	609c      	str	r4, [r3, #8]
}
 8007f0a:	bd30      	pop	{r4, r5, pc}
        if (pHandle->wIntegralTerm > 0)
 8007f0c:	2d00      	cmp	r5, #0
 8007f0e:	dde3      	ble.n	8007ed8 <PI_Controller+0x30>
          if (wIntegral_Term > 0)
 8007f10:	2900      	cmp	r1, #0
 8007f12:	dde1      	ble.n	8007ed8 <PI_Controller+0x30>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8007f14:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007f18:	428c      	cmp	r4, r1
 8007f1a:	d1e2      	bne.n	8007ee2 <PI_Controller+0x3a>
 8007f1c:	46a6      	mov	lr, r4
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8007f1e:	4674      	mov	r4, lr
 8007f20:	e7df      	b.n	8007ee2 <PI_Controller+0x3a>
 8007f22:	bf00      	nop
 8007f24:	80000001 	.word	0x80000001

08007f28 <PWMC_Init>:
  * @retval none
  */
__weak void PWMC_Init( PWMC_Handle_t * pHandle )
{
  /* Clear TIMx break flag. */
  LL_TIM_ClearFlag_BRK( pHandle->pParams_str->TIMx );
 8007f28:	69c3      	ldr	r3, [r0, #28]
 8007f2a:	681b      	ldr	r3, [r3, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8007f2c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007f30:	611a      	str	r2, [r3, #16]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8007f32:	68da      	ldr	r2, [r3, #12]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007f34:	f06f 0101 	mvn.w	r1, #1
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8007f38:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f3c:	60da      	str	r2, [r3, #12]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007f3e:	6119      	str	r1, [r3, #16]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007f40:	685a      	ldr	r2, [r3, #4]
  pHandle->OverCurrentFlag = false;
  pHandle->driverProtectionFlag = false;

  pHandle->hElAngle = 0;
  LL_TIM_EnableCounter( pHandle->pParams_str->TIMx );
  pHandle->pCCMR1_cfg = &(pHandle->TimerCfg->CCMR1_Standard_cfg[0]);
 8007f42:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8007f44:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8007f48:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007f4c:	605a      	str	r2, [r3, #4]
  SET_BIT(TIMx->CCER, Channels);
 8007f4e:	6a1a      	ldr	r2, [r3, #32]
 8007f50:	f442 62aa 	orr.w	r2, r2, #1360	@ 0x550
 8007f54:	f042 0205 	orr.w	r2, r2, #5
 8007f58:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007f5a:	681a      	ldr	r2, [r3, #0]
  pHandle->OverCurrentFlag = false;
 8007f5c:	f04f 0c00 	mov.w	ip, #0
 8007f60:	f042 0201 	orr.w	r2, r2, #1
 8007f64:	f8a0 c014 	strh.w	ip, [r0, #20]
  pHandle->driverProtectionFlag = false;
 8007f68:	f880 c017 	strb.w	ip, [r0, #23]
  pHandle->hElAngle = 0;
 8007f6c:	f8a0 c012 	strh.w	ip, [r0, #18]
 8007f70:	601a      	str	r2, [r3, #0]
  pHandle->pCCMR1_cfg = &(pHandle->TimerCfg->CCMR1_Standard_cfg[0]);
 8007f72:	f101 037c 	add.w	r3, r1, #124	@ 0x7c
  pHandle->pCCMR2_cfg = &(pHandle->TimerCfg->CCMR2_Standard_cfg[0]);
 8007f76:	3194      	adds	r1, #148	@ 0x94
 8007f78:	e9c0 3109 	strd	r3, r1, [r0, #36]	@ 0x24
}
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop

08007f80 <PWMC_SetPhaseVoltage>:
* @retval none
*/
__weak void PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, uint16_t DutyCycle )
{
  pHandle->CntPh = DutyCycle;
  LL_TIM_WriteReg(TIM1, CCR1, (uint32_t) DutyCycle);
 8007f80:	4b02      	ldr	r3, [pc, #8]	@ (8007f8c <PWMC_SetPhaseVoltage+0xc>)
  pHandle->CntPh = DutyCycle;
 8007f82:	8001      	strh	r1, [r0, #0]
  LL_TIM_WriteReg(TIM1, CCR1, (uint32_t) DutyCycle);
 8007f84:	6359      	str	r1, [r3, #52]	@ 0x34
  LL_TIM_WriteReg(TIM1, CCR2, (uint32_t) DutyCycle);
 8007f86:	6399      	str	r1, [r3, #56]	@ 0x38
  LL_TIM_WriteReg(TIM1, CCR3, (uint32_t) DutyCycle);  
 8007f88:	63d9      	str	r1, [r3, #60]	@ 0x3c
}
 8007f8a:	4770      	bx	lr
 8007f8c:	40012c00 	.word	0x40012c00

08007f90 <PWMC_LoadNextStep>:
* @brief  It writes the duty cycle into timer shadow registers.
* @param  pHandle Pointer on the target component instance.
* @retval none
*/
__weak void PWMC_LoadNextStep( PWMC_Handle_t * pHandle )
{
 8007f90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
  if (pHandle->AlignFlag != 0)
 8007f94:	f9b0 2008 	ldrsh.w	r2, [r0, #8]
  else
  {
    if (pHandle->QuasiSynchDecay == true)
    {
      pHandle->pCCER_cfg = &(pHandle->TimerCfg->CCER_QuasiSynch_cfg[0]);
      LL_TIM_WriteReg(TIMx, CCER, *(pHandle->pCCER_cfg + pHandle->NextStep));
 8007f98:	f890 e00a 	ldrb.w	lr, [r0, #10]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007f9c:	69c4      	ldr	r4, [r0, #28]
    pHandle->pCCER_cfg = &(pHandle->TimerCfg->CCER_Align_cfg);
 8007f9e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007fa0:	6821      	ldr	r1, [r4, #0]
      LL_TIM_WriteReg(TIMx, CCER, *(pHandle->pCCER_cfg + pHandle->NextStep));
 8007fa2:	fa0f f58e 	sxth.w	r5, lr
  if (pHandle->AlignFlag != 0)
 8007fa6:	b332      	cbz	r2, 8007ff6 <PWMC_LoadNextStep+0x66>
    if (pHandle->AlignFlag == -1)
 8007fa8:	3201      	adds	r2, #1
    pHandle->pCCER_cfg = &(pHandle->TimerCfg->CCER_Align_cfg);
 8007faa:	f103 0618 	add.w	r6, r3, #24
 8007fae:	6206      	str	r6, [r0, #32]
      pHandle->pCCMR2_cfg = &(pHandle->TimerCfg->CCMR2_CCW_Align_cfg[0]);
 8007fb0:	bf07      	ittee	eq
 8007fb2:	f103 0264 	addeq.w	r2, r3, #100	@ 0x64
      pHandle->pCCMR1_cfg = &(pHandle->TimerCfg->CCMR1_CCW_Align_cfg[0]);
 8007fb6:	f103 064c 	addeq.w	r6, r3, #76	@ 0x4c
      pHandle->pCCMR1_cfg = &(pHandle->TimerCfg->CCMR1_CW_Align_cfg[0]);
 8007fba:	f103 061c 	addne.w	r6, r3, #28
      pHandle->pCCMR2_cfg = &(pHandle->TimerCfg->CCMR2_CW_Align_cfg[0]);
 8007fbe:	f103 0234 	addne.w	r2, r3, #52	@ 0x34
    LL_TIM_WriteReg(TIMx, CCER, *(pHandle->pCCER_cfg));
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	e9c0 6209 	strd	r6, r2, [r0, #36]	@ 0x24
 8007fc8:	620b      	str	r3, [r1, #32]
    if ((ES_GPIO == pHandle->LowSideOutputs))
 8007fca:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	d057      	beq.n	8008082 <PWMC_LoadNextStep+0xf2>
        break;
      }
    }
    LL_TIM_WriteReg(TIMx, CCER, *(pHandle->pCCER_cfg + pHandle->NextStep));
  }
  LL_TIM_WriteReg(TIMx, CCMR1, *(pHandle->pCCMR1_cfg + pHandle->NextStep));
 8007fd2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007fd6:	618b      	str	r3, [r1, #24]
  LL_TIM_WriteReg(TIMx, CCMR2, *(pHandle->pCCMR2_cfg + pHandle->NextStep));  
 8007fd8:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 8007fdc:	61cb      	str	r3, [r1, #28]
  pHandle->Step = pHandle->NextStep;
 8007fde:	f880 e00b 	strb.w	lr, [r0, #11]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 8007fe2:	694b      	ldr	r3, [r1, #20]
 8007fe4:	f043 0320 	orr.w	r3, r3, #32
 8007fe8:	614b      	str	r3, [r1, #20]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007fea:	694b      	ldr	r3, [r1, #20]
 8007fec:	f043 0301 	orr.w	r3, r3, #1
 8007ff0:	614b      	str	r3, [r1, #20]
  LL_TIM_GenerateEvent_COM( TIMx );
  LL_TIM_GenerateEvent_UPDATE( TIMx );
}
 8007ff2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (pHandle->QuasiSynchDecay == true)
 8007ff6:	7e42      	ldrb	r2, [r0, #25]
 8007ff8:	ea4f 0c8e 	mov.w	ip, lr, lsl #2
 8007ffc:	b9c2      	cbnz	r2, 8008030 <PWMC_LoadNextStep+0xa0>
      if (pHandle->LSModArray[pHandle->NextStep]==1)
 8007ffe:	eb00 020e 	add.w	r2, r0, lr
      pHandle->pCCER_cfg = &(pHandle->TimerCfg->CCER_cfg[0]);
 8008002:	6203      	str	r3, [r0, #32]
      if (pHandle->LSModArray[pHandle->NextStep]==1)
 8008004:	7b12      	ldrb	r2, [r2, #12]
 8008006:	2a01      	cmp	r2, #1
        pHandle->pCCMR1_cfg = &(pHandle->TimerCfg->CCMR1_LSMod_cfg[0]);
 8008008:	bf07      	ittee	eq
 800800a:	f103 06ac 	addeq.w	r6, r3, #172	@ 0xac
        pHandle->pCCMR2_cfg = &(pHandle->TimerCfg->CCMR2_LSMod_cfg[0]);
 800800e:	f103 02c4 	addeq.w	r2, r3, #196	@ 0xc4
        pHandle->pCCMR1_cfg = &(pHandle->TimerCfg->CCMR1_Standard_cfg[0]);
 8008012:	f103 067c 	addne.w	r6, r3, #124	@ 0x7c
        pHandle->pCCMR2_cfg = &(pHandle->TimerCfg->CCMR2_Standard_cfg[0]);
 8008016:	f103 0294 	addne.w	r2, r3, #148	@ 0x94
    LL_TIM_WriteReg(TIMx, CCER, *(pHandle->pCCER_cfg + pHandle->NextStep));
 800801a:	449c      	add	ip, r3
    if ((ES_GPIO == pHandle->LowSideOutputs))
 800801c:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8008020:	2b02      	cmp	r3, #2
        pHandle->pCCMR2_cfg = &(pHandle->TimerCfg->CCMR2_Standard_cfg[0]);
 8008022:	e9c0 6209 	strd	r6, r2, [r0, #36]	@ 0x24
    if ((ES_GPIO == pHandle->LowSideOutputs))
 8008026:	d00f      	beq.n	8008048 <PWMC_LoadNextStep+0xb8>
    LL_TIM_WriteReg(TIMx, CCER, *(pHandle->pCCER_cfg + pHandle->NextStep));
 8008028:	f8dc 3000 	ldr.w	r3, [ip]
 800802c:	620b      	str	r3, [r1, #32]
 800802e:	e7d0      	b.n	8007fd2 <PWMC_LoadNextStep+0x42>
      pHandle->pCCER_cfg = &(pHandle->TimerCfg->CCER_QuasiSynch_cfg[0]);
 8008030:	33dc      	adds	r3, #220	@ 0xdc
 8008032:	6203      	str	r3, [r0, #32]
      LL_TIM_WriteReg(TIMx, CCER, *(pHandle->pCCER_cfg + pHandle->NextStep));
 8008034:	449c      	add	ip, r3
 8008036:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800803a:	620b      	str	r3, [r1, #32]
    if ((ES_GPIO == pHandle->LowSideOutputs))
 800803c:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8008040:	2b02      	cmp	r3, #2
  LL_TIM_WriteReg(TIMx, CCMR2, *(pHandle->pCCMR2_cfg + pHandle->NextStep));  
 8008042:	e9d0 6209 	ldrd	r6, r2, [r0, #36]	@ 0x24
    if ((ES_GPIO == pHandle->LowSideOutputs))
 8008046:	d1ef      	bne.n	8008028 <PWMC_LoadNextStep+0x98>
      switch ( pHandle->NextStep )
 8008048:	f1be 0f05 	cmp.w	lr, #5
 800804c:	d8ec      	bhi.n	8008028 <PWMC_LoadNextStep+0x98>
 800804e:	2301      	movs	r3, #1
 8008050:	fa03 f30e 	lsl.w	r3, r3, lr
 8008054:	f013 0f24 	tst.w	r3, #36	@ 0x24
 8008058:	d12f      	bne.n	80080ba <PWMC_LoadNextStep+0x12a>
 800805a:	f013 0f12 	tst.w	r3, #18
 800805e:	d11e      	bne.n	800809e <PWMC_LoadNextStep+0x10e>
 8008060:	f013 0f09 	tst.w	r3, #9
 8008064:	d0e0      	beq.n	8008028 <PWMC_LoadNextStep+0x98>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8008066:	6967      	ldr	r7, [r4, #20]
          LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008068:	8b23      	ldrh	r3, [r4, #24]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 800806a:	f8d4 8004 	ldr.w	r8, [r4, #4]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800806e:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8008072:	62bb      	str	r3, [r7, #40]	@ 0x28
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008074:	8923      	ldrh	r3, [r4, #8]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008076:	f8c8 3018 	str.w	r3, [r8, #24]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800807a:	8a23      	ldrh	r3, [r4, #16]
 800807c:	f8c9 3018 	str.w	r3, [r9, #24]
}
 8008080:	e7d2      	b.n	8008028 <PWMC_LoadNextStep+0x98>
  WRITE_REG(GPIOx->BSRR, PinMask);
 8008082:	6967      	ldr	r7, [r4, #20]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008084:	8b23      	ldrh	r3, [r4, #24]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008086:	f8d4 c004 	ldr.w	ip, [r4, #4]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800808a:	f8d4 800c 	ldr.w	r8, [r4, #12]
 800808e:	61bb      	str	r3, [r7, #24]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008090:	8923      	ldrh	r3, [r4, #8]
 8008092:	f8cc 3018 	str.w	r3, [ip, #24]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008096:	8a23      	ldrh	r3, [r4, #16]
 8008098:	f8c8 3018 	str.w	r3, [r8, #24]
}
 800809c:	e799      	b.n	8007fd2 <PWMC_LoadNextStep+0x42>
  WRITE_REG(GPIOx->BRR, PinMask);
 800809e:	68e7      	ldr	r7, [r4, #12]
          LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80080a0:	8a23      	ldrh	r3, [r4, #16]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80080a2:	f8d4 8004 	ldr.w	r8, [r4, #4]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80080a6:	f8d4 9014 	ldr.w	r9, [r4, #20]
 80080aa:	62bb      	str	r3, [r7, #40]	@ 0x28
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80080ac:	8923      	ldrh	r3, [r4, #8]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80080ae:	f8c8 3018 	str.w	r3, [r8, #24]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80080b2:	8b23      	ldrh	r3, [r4, #24]
 80080b4:	f8c9 3018 	str.w	r3, [r9, #24]
}
 80080b8:	e7b6      	b.n	8008028 <PWMC_LoadNextStep+0x98>
  WRITE_REG(GPIOx->BRR, PinMask);
 80080ba:	6867      	ldr	r7, [r4, #4]
          LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80080bc:	8923      	ldrh	r3, [r4, #8]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80080be:	f8d4 800c 	ldr.w	r8, [r4, #12]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80080c2:	f8d4 9014 	ldr.w	r9, [r4, #20]
 80080c6:	62bb      	str	r3, [r7, #40]	@ 0x28
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80080c8:	8a23      	ldrh	r3, [r4, #16]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80080ca:	f8c8 3018 	str.w	r3, [r8, #24]
          LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80080ce:	8b23      	ldrh	r3, [r4, #24]
 80080d0:	f8c9 3018 	str.w	r3, [r9, #24]
}
 80080d4:	e7a8      	b.n	8008028 <PWMC_LoadNextStep+0x98>
 80080d6:	bf00      	nop

080080d8 <PWMC_TurnOnLowSides>:
  * @param  pHdl: handler of the current instance of the PWM component
  * @retval none
  */
__weak void PWMC_TurnOnLowSides( PWMC_Handle_t * pHandle, uint32_t ticks)
{
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80080d8:	69c2      	ldr	r2, [r0, #28]
{
 80080da:	b430      	push	{r4, r5}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80080dc:	6813      	ldr	r3, [r2, #0]
  LL_TIM_OC_SetCompareCH1(TIMx, 0u);
  LL_TIM_OC_SetCompareCH2(TIMx, 0u);
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);
  LL_TIM_WriteReg(TIMx, CCMR1, 0x4848);
  LL_TIM_WriteReg(TIMx, CCMR2, 0x6848);
  LL_TIM_WriteReg(TIMx, CCER, pHandle->TimerCfg->CCER_Align_cfg);
 80080de:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
  pHandle->TurnOnLowSidesAction = true;
 80080e0:	2501      	movs	r5, #1
 80080e2:	7605      	strb	r5, [r0, #24]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80080e4:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80080e6:	f06f 0501 	mvn.w	r5, #1
  LL_TIM_WriteReg(TIMx, CCER, pHandle->TimerCfg->CCER_Align_cfg);
 80080ea:	69a4      	ldr	r4, [r4, #24]
 80080ec:	611d      	str	r5, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80080ee:	6359      	str	r1, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80080f0:	6399      	str	r1, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80080f2:	63d9      	str	r1, [r3, #60]	@ 0x3c
  LL_TIM_WriteReg(TIMx, CCMR1, 0x4848);
 80080f4:	f644 0148 	movw	r1, #18504	@ 0x4848
 80080f8:	6199      	str	r1, [r3, #24]
  LL_TIM_WriteReg(TIMx, CCMR2, 0x6848);
 80080fa:	f646 0148 	movw	r1, #26696	@ 0x6848
 80080fe:	61d9      	str	r1, [r3, #28]
  LL_TIM_WriteReg(TIMx, CCER, pHandle->TimerCfg->CCER_Align_cfg);
 8008100:	621c      	str	r4, [r3, #32]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008102:	6959      	ldr	r1, [r3, #20]
 8008104:	f041 0101 	orr.w	r1, r1, #1
 8008108:	6159      	str	r1, [r3, #20]
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 800810a:	6959      	ldr	r1, [r3, #20]
 800810c:	f041 0120 	orr.w	r1, r1, #32
 8008110:	6159      	str	r1, [r3, #20]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008112:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8008114:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8008118:	6459      	str	r1, [r3, #68]	@ 0x44
  LL_TIM_GenerateEvent_UPDATE( TIMx );  
  LL_TIM_GenerateEvent_COM( TIMx );
  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->LowSideOutputs))
 800811a:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800811e:	2b02      	cmp	r3, #2
 8008120:	d108      	bne.n	8008134 <PWMC_TurnOnLowSides+0x5c>
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008122:	6850      	ldr	r0, [r2, #4]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008124:	68d1      	ldr	r1, [r2, #12]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );  
 8008126:	6953      	ldr	r3, [r2, #20]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008128:	8914      	ldrh	r4, [r2, #8]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800812a:	6184      	str	r4, [r0, #24]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800812c:	8a10      	ldrh	r0, [r2, #16]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );  
 800812e:	8b12      	ldrh	r2, [r2, #24]
 8008130:	6188      	str	r0, [r1, #24]
 8008132:	619a      	str	r2, [r3, #24]
  }
}
 8008134:	bc30      	pop	{r4, r5}
 8008136:	4770      	bx	lr

08008138 <PWMC_SwitchOnPWM>:
  * @param  pHandle: handler of the current instance of the PWM component
  * @retval none
  */
__weak void PWMC_SwitchOnPWM( PWMC_Handle_t * pHandle )
{
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8008138:	69c3      	ldr	r3, [r0, #28]

  pHandle->TurnOnLowSidesAction = false;
  pHandle->Step = STEP_INIT;
 800813a:	2106      	movs	r1, #6
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800813c:	681b      	ldr	r3, [r3, #0]
  pHandle->Step = STEP_INIT;
 800813e:	72c1      	strb	r1, [r0, #11]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008140:	68d9      	ldr	r1, [r3, #12]
  pHandle->TurnOnLowSidesAction = false;
 8008142:	2200      	movs	r2, #0
 8008144:	f041 0101 	orr.w	r1, r1, #1
 8008148:	7602      	strb	r2, [r0, #24]
 800814a:	60d9      	str	r1, [r3, #12]
  SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
 800814c:	6859      	ldr	r1, [r3, #4]
 800814e:	f041 0101 	orr.w	r1, r1, #1
 8008152:	6059      	str	r1, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
 8008154:	6859      	ldr	r1, [r3, #4]
 8008156:	f021 0104 	bic.w	r1, r1, #4
 800815a:	6059      	str	r1, [r3, #4]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800815c:	635a      	str	r2, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800815e:	639a      	str	r2, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008160:	63da      	str	r2, [r3, #60]	@ 0x3c
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 8008162:	695a      	ldr	r2, [r3, #20]
 8008164:	f042 0220 	orr.w	r2, r2, #32
 8008168:	615a      	str	r2, [r3, #20]
  LL_TIM_OC_SetCompareCH2(TIMx, 0u);
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);

  LL_TIM_GenerateEvent_COM( TIMx );
	/* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800816a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800816c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008170:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8008172:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008174:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008178:	645a      	str	r2, [r3, #68]	@ 0x44
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800817a:	685a      	ldr	r2, [r3, #4]
 800817c:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8008180:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8008184:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8008188:	605a      	str	r2, [r3, #4]
  LL_TIM_EnableAllOutputs(TIMx);

  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_OC4REF);	 
}
 800818a:	4770      	bx	lr

0800818c <PWMC_SetADCTriggerChannel>:
  * @param  SamplingPoint: trigger point
  * @retval none
  */
__weak void PWMC_SetADCTriggerChannel( PWMC_Handle_t * pHandle, uint16_t SamplingPoint )
{
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800818c:	69c3      	ldr	r3, [r0, #28]
 800818e:	681b      	ldr	r3, [r3, #0]

  pHandle->ADCTriggerCnt = SamplingPoint;
 8008190:	8081      	strh	r1, [r0, #4]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008192:	6419      	str	r1, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, pHandle->ADCTriggerCnt);
}
 8008194:	4770      	bx	lr
 8008196:	bf00      	nop

08008198 <PWMC_SwitchOffPWM>:
{
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;

  pHandle->TurnOnLowSidesAction = false;

  if ((ES_GPIO == pHandle->LowSideOutputs))
 8008198:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800819c:	69c2      	ldr	r2, [r0, #28]
  pHandle->TurnOnLowSidesAction = false;
 800819e:	f04f 0c00 	mov.w	ip, #0
  if ((ES_GPIO == pHandle->LowSideOutputs))
 80081a2:	2902      	cmp	r1, #2
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80081a4:	6813      	ldr	r3, [r2, #0]
  pHandle->TurnOnLowSidesAction = false;
 80081a6:	f880 c018 	strb.w	ip, [r0, #24]
{
 80081aa:	b410      	push	{r4}
  if ((ES_GPIO == pHandle->LowSideOutputs))
 80081ac:	d108      	bne.n	80081c0 <PWMC_SwitchOffPWM+0x28>
  {
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 80081ae:	6851      	ldr	r1, [r2, #4]
 80081b0:	8914      	ldrh	r4, [r2, #8]
  WRITE_REG(GPIOx->BRR, PinMask);
 80081b2:	628c      	str	r4, [r1, #40]	@ 0x28
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 80081b4:	68d1      	ldr	r1, [r2, #12]
 80081b6:	8a14      	ldrh	r4, [r2, #16]
 80081b8:	628c      	str	r4, [r1, #40]	@ 0x28
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 80081ba:	6951      	ldr	r1, [r2, #20]
 80081bc:	8b12      	ldrh	r2, [r2, #24]
 80081be:	628a      	str	r2, [r1, #40]	@ 0x28
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80081c0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
  LL_TIM_OC_SetCompareCH3(TIMx, 0u);
  pHandle->CntPh = 0;
  LL_TIM_DisableIT_UPDATE( pHandle->pParams_str->TIMx );
  LL_TIM_SetTriggerOutput(pHandle->pParams_str->TIMx, LL_TIM_TRGO_RESET);
  return;
}
 80081c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081c6:	2200      	movs	r2, #0
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80081c8:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 80081cc:	6459      	str	r1, [r3, #68]	@ 0x44
  WRITE_REG(TIMx->CCR1, CompareValue);
 80081ce:	635a      	str	r2, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80081d0:	639a      	str	r2, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80081d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80081d4:	68d9      	ldr	r1, [r3, #12]
  pHandle->CntPh = 0;
 80081d6:	8002      	strh	r2, [r0, #0]
 80081d8:	f021 0101 	bic.w	r1, r1, #1
 80081dc:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80081de:	685a      	ldr	r2, [r3, #4]
 80081e0:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80081e4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80081e8:	605a      	str	r2, [r3, #4]
}
 80081ea:	4770      	bx	lr

080081ec <PWMC_BRK_IRQHandler>:
 * @retval none
 */
__weak void * PWMC_BRK_IRQHandler( PWMC_Handle_t * pHandle )
{
  pHandle->OverCurrentFlag = true;
  LL_TIM_DisableIT_UPDATE( pHandle->pParams_str->TIMx );
 80081ec:	69c3      	ldr	r3, [r0, #28]
 80081ee:	681b      	ldr	r3, [r3, #0]
  pHandle->OverCurrentFlag = true;
 80081f0:	2201      	movs	r2, #1
 80081f2:	7502      	strb	r2, [r0, #20]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80081f4:	68da      	ldr	r2, [r3, #12]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80081f6:	f06f 0101 	mvn.w	r1, #1
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80081fa:	400a      	ands	r2, r1
 80081fc:	60da      	str	r2, [r3, #12]
  LL_TIM_ClearFlag_UPDATE( pHandle->pParams_str->TIMx );
  return MC_NULL;
}
 80081fe:	2000      	movs	r0, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8008200:	6119      	str	r1, [r3, #16]
 8008202:	4770      	bx	lr

08008204 <PWMC_DisableHighFreqTask>:
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008204:	4a02      	ldr	r2, [pc, #8]	@ (8008210 <PWMC_DisableHighFreqTask+0xc>)
 8008206:	68d3      	ldr	r3, [r2, #12]
 8008208:	f023 0301 	bic.w	r3, r3, #1
 800820c:	60d3      	str	r3, [r2, #12]
  * @retval none
  */
__weak void PWMC_DisableHighFreqTask( PWMC_Handle_t * pHandle )
{
  LL_TIM_DisableIT_UPDATE(TIM1);
}
 800820e:	4770      	bx	lr
 8008210:	40012c00 	.word	0x40012c00

08008214 <PWMC_SetAlignFlag>:
* @param  flag to be applied in uint8_t, 1: motor is in align stage, 2: motor is not in align stage
* @retval none
*/
void PWMC_SetAlignFlag(PWMC_Handle_t *pHandle, int16_t flag)
{
  pHandle->AlignFlag = flag;
 8008214:	8101      	strh	r1, [r0, #8]
}
 8008216:	4770      	bx	lr

08008218 <PWMC_ElAngleToStep>:
 * @retval calculated step
 */
bool  PWMC_ElAngleToStep( PWMC_Handle_t * pHandle )
{
  uint8_t Step;
  if ((pHandle->hElAngle >= (int16_t)( S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( S16_60_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2))) Step = STEP_1;
 8008218:	8a43      	ldrh	r3, [r0, #18]
 800821a:	f5a3 52aa 	sub.w	r2, r3, #5440	@ 0x1540
 800821e:	3a15      	subs	r2, #21
 8008220:	f642 21a9 	movw	r1, #10921	@ 0x2aa9
 8008224:	b292      	uxth	r2, r2
 8008226:	428a      	cmp	r2, r1
 8008228:	d909      	bls.n	800823e <PWMC_ElAngleToStep+0x26>
  else if ((pHandle->hElAngle >= (int16_t)( S16_60_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2))) Step = STEP_2;
 800822a:	f5a3 527f 	sub.w	r2, r3, #16320	@ 0x3fc0
 800822e:	3a3f      	subs	r2, #63	@ 0x3f
 8008230:	b292      	uxth	r2, r2
 8008232:	f642 2caa 	movw	ip, #10922	@ 0x2aaa
 8008236:	4562      	cmp	r2, ip
 8008238:	d808      	bhi.n	800824c <PWMC_ElAngleToStep+0x34>
 800823a:	2301      	movs	r3, #1
 800823c:	e000      	b.n	8008240 <PWMC_ElAngleToStep+0x28>
  if ((pHandle->hElAngle >= (int16_t)( S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( S16_60_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2))) Step = STEP_1;
 800823e:	2300      	movs	r3, #0
  else if ((pHandle->hElAngle >= (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_4;
  else if ((pHandle->hElAngle >= (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT / 2))) Step = STEP_5;
  else if ((pHandle->hElAngle >= (int16_t)( - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( S16_60_PHASE_SHIFT / 2))) Step = STEP_6;
  else {}
  pHandle->NextStep = Step;
  if (pHandle->NextStep != pHandle->Step ) return true;
 8008240:	7ac2      	ldrb	r2, [r0, #11]
  pHandle->NextStep = Step;
 8008242:	7283      	strb	r3, [r0, #10]
    else return false;
}
 8008244:	1ad0      	subs	r0, r2, r3
 8008246:	bf18      	it	ne
 8008248:	2001      	movne	r0, #1
 800824a:	4770      	bx	lr
  else if ((pHandle->hElAngle >= (int16_t)( S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2)) || (pHandle->hElAngle < (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_3;
 800824c:	f503 42d5 	add.w	r2, r3, #27264	@ 0x6a80
 8008250:	322a      	adds	r2, #42	@ 0x2a
{
 8008252:	b500      	push	{lr}
  else if ((pHandle->hElAngle >= (int16_t)( S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2)) || (pHandle->hElAngle < (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_3;
 8008254:	b292      	uxth	r2, r2
 8008256:	f24d 5e53 	movw	lr, #54611	@ 0xd553
 800825a:	4572      	cmp	r2, lr
 800825c:	d810      	bhi.n	8008280 <PWMC_ElAngleToStep+0x68>
  else if ((pHandle->hElAngle >= (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_4;
 800825e:	4562      	cmp	r2, ip
 8008260:	d910      	bls.n	8008284 <PWMC_ElAngleToStep+0x6c>
  else if ((pHandle->hElAngle >= (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT / 2))) Step = STEP_5;
 8008262:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8008266:	333f      	adds	r3, #63	@ 0x3f
 8008268:	b29b      	uxth	r3, r3
 800826a:	428b      	cmp	r3, r1
 800826c:	bf8c      	ite	hi
 800826e:	2305      	movhi	r3, #5
 8008270:	2304      	movls	r3, #4
  if (pHandle->NextStep != pHandle->Step ) return true;
 8008272:	7ac2      	ldrb	r2, [r0, #11]
  pHandle->NextStep = Step;
 8008274:	7283      	strb	r3, [r0, #10]
}
 8008276:	1ad0      	subs	r0, r2, r3
 8008278:	bf18      	it	ne
 800827a:	2001      	movne	r0, #1
 800827c:	f85d fb04 	ldr.w	pc, [sp], #4
  else if ((pHandle->hElAngle >= (int16_t)( S16_120_PHASE_SHIFT + S16_60_PHASE_SHIFT / 2)) || (pHandle->hElAngle < (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_3;
 8008280:	2302      	movs	r3, #2
 8008282:	e7f6      	b.n	8008272 <PWMC_ElAngleToStep+0x5a>
  else if ((pHandle->hElAngle >= (int16_t)( - S16_120_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2)) && (pHandle->hElAngle < (int16_t)( - S16_60_PHASE_SHIFT - S16_60_PHASE_SHIFT / 2))) Step = STEP_4;
 8008284:	2303      	movs	r3, #3
 8008286:	e7f4      	b.n	8008272 <PWMC_ElAngleToStep+0x5a>

08008288 <PWMC_ForceNextStep>:
* @param  Direction motor spinning direction.
* @retval none
 */
void  PWMC_ForceNextStep( PWMC_Handle_t * pHandle, int16_t Direction )
{
  if (Direction > 0)
 8008288:	2900      	cmp	r1, #0
  {
    pHandle->NextStep ++;
 800828a:	7a83      	ldrb	r3, [r0, #10]
  if (Direction > 0)
 800828c:	dd06      	ble.n	800829c <PWMC_ForceNextStep+0x14>
    pHandle->NextStep ++;
 800828e:	3301      	adds	r3, #1
 8008290:	b2db      	uxtb	r3, r3
    if (pHandle->NextStep == 6) pHandle->NextStep = 0;
 8008292:	2b06      	cmp	r3, #6
 8008294:	bf08      	it	eq
 8008296:	2300      	moveq	r3, #0
 8008298:	7283      	strb	r3, [r0, #10]
  else
  {
    if (pHandle->NextStep == 0) pHandle->NextStep = 6;
    pHandle->NextStep--;
  }
}
 800829a:	4770      	bx	lr
    if (pHandle->NextStep == 0) pHandle->NextStep = 6;
 800829c:	b11b      	cbz	r3, 80082a6 <PWMC_ForceNextStep+0x1e>
    pHandle->NextStep--;
 800829e:	3b01      	subs	r3, #1
 80082a0:	b2db      	uxtb	r3, r3
    if (pHandle->NextStep == 6) pHandle->NextStep = 0;
 80082a2:	7283      	strb	r3, [r0, #10]
}
 80082a4:	4770      	bx	lr
 80082a6:	2305      	movs	r3, #5
    if (pHandle->NextStep == 6) pHandle->NextStep = 0;
 80082a8:	7283      	strb	r3, [r0, #10]
}
 80082aa:	4770      	bx	lr

080082ac <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 80082ac:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 80082ae:	7d40      	ldrb	r0, [r0, #21]
 80082b0:	b180      	cbz	r0, 80082d4 <PWMC_IsFaultOccurred+0x28>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 80082b2:	2200      	movs	r2, #0
 80082b4:	755a      	strb	r2, [r3, #21]
 80082b6:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 80082b8:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 80082ba:	7d1a      	ldrb	r2, [r3, #20]
 80082bc:	b112      	cbz	r2, 80082c4 <PWMC_IsFaultOccurred+0x18>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 80082be:	2200      	movs	r2, #0
 80082c0:	751a      	strb	r2, [r3, #20]
    retVal |= MC_OVER_CURR;
 80082c2:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 80082c4:	7dda      	ldrb	r2, [r3, #23]
 80082c6:	b122      	cbz	r2, 80082d2 <PWMC_IsFaultOccurred+0x26>
  {
    retVal |= MC_DP_FAULT;
 80082c8:	f440 6080 	orr.w	r0, r0, #1024	@ 0x400
    pHandle->driverProtectionFlag = false;
 80082cc:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 80082ce:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 80082d0:	75da      	strb	r2, [r3, #23]
  {
    /* Nothing to do */
  }

  return (retVal);
}
 80082d2:	4770      	bx	lr
 80082d4:	2140      	movs	r1, #64	@ 0x40
 80082d6:	e7f0      	b.n	80082ba <PWMC_IsFaultOccurred+0xe>

080082d8 <PWMC_GetLSModConfig>:
uint8_t PWMC_GetLSModConfig(PWMC_Handle_t *pHandle)
{
  uint8_t retVal=0;
  for (uint8_t i=0; i<6; i++)
  {
    retVal |= pHandle->LSModArray[i] <<i;
 80082d8:	7b83      	ldrb	r3, [r0, #14]
 80082da:	7b41      	ldrb	r1, [r0, #13]
 80082dc:	7b02      	ldrb	r2, [r0, #12]
 80082de:	f890 c00f 	ldrb.w	ip, [r0, #15]
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80082e8:	4313      	orrs	r3, r2
 80082ea:	7c01      	ldrb	r1, [r0, #16]
 80082ec:	7c42      	ldrb	r2, [r0, #17]
 80082ee:	ea43 00cc 	orr.w	r0, r3, ip, lsl #3
 80082f2:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
 80082f6:	ea40 1042 	orr.w	r0, r0, r2, lsl #5
  }
  return (retVal);
}
 80082fa:	b2c0      	uxtb	r0, r0
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop

08008300 <PWMC_SetLSModConfig>:
void PWMC_SetLSModConfig(PWMC_Handle_t *pHandle, uint8_t newConfig)
{
  uint8_t temp=0;  
  for (int8_t i=5; i>=0; i--)
  {
    temp = (uint8_t) ((newConfig >> i) & 0x01);
 8008300:	2300      	movs	r3, #0
 8008302:	104a      	asrs	r2, r1, #1
 8008304:	f361 0307 	bfi	r3, r1, #0, #8
 8008308:	f362 230f 	bfi	r3, r2, #8, #8
 800830c:	108a      	asrs	r2, r1, #2
 800830e:	f362 4317 	bfi	r3, r2, #16, #8
 8008312:	10ca      	asrs	r2, r1, #3
 8008314:	f362 631f 	bfi	r3, r2, #24, #8
 8008318:	f003 3301 	and.w	r3, r3, #16843009	@ 0x1010101
 800831c:	f3c1 1240 	ubfx	r2, r1, #5, #1
 8008320:	f3c1 1100 	ubfx	r1, r1, #4, #1
 8008324:	7442      	strb	r2, [r0, #17]
    if (temp == 1) pHandle->LSModArray[i] = 1;
 8008326:	7401      	strb	r1, [r0, #16]
 8008328:	60c3      	str	r3, [r0, #12]
    else pHandle->LSModArray[i] = 0;
  }
}
 800832a:	4770      	bx	lr

0800832c <PWMC_GetQuasiSynchState>:
  * @retval uint8_t: 0=disabled, 1=enabled
  */
uint8_t PWMC_GetQuasiSynchState(PWMC_Handle_t * pHandle )
{
  return ((pHandle->QuasiSynchDecay) ? ((uint8_t) pHandle->QuasiSynchDecay ) : 0);
}
 800832c:	7e40      	ldrb	r0, [r0, #25]
 800832e:	4770      	bx	lr

08008330 <PWMC_SetQuasiSynchState>:
  * @param  uint8_t: 0=disable, 1=enable
  * @retval none
  */
void PWMC_SetQuasiSynchState(PWMC_Handle_t * pHandle, uint8_t State )
{
  if (State == 1)
 8008330:	f1a1 0101 	sub.w	r1, r1, #1
 8008334:	fab1 f181 	clz	r1, r1
 8008338:	0949      	lsrs	r1, r1, #5
 800833a:	7641      	strb	r1, [r0, #25]
  }
  else
  {
    pHandle->QuasiSynchDecay = false;
  }    
}
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop

08008340 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8008340:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8008344:	8a42      	ldrh	r2, [r0, #18]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008346:	8943      	ldrh	r3, [r0, #10]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 8008348:	4494      	add	ip, r2
 800834a:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 800834e:	b430      	push	{r4, r5}
 8008350:	2500      	movs	r5, #0
 8008352:	f36c 050f 	bfi	r5, ip, #0, #16
 8008356:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800835a:	b14b      	cbz	r3, 8008370 <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 800835c:	6944      	ldr	r4, [r0, #20]
 800835e:	2300      	movs	r3, #0
 8008360:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008362:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 8008364:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 8008368:	8941      	ldrh	r1, [r0, #10]
 800836a:	b29a      	uxth	r2, r3
 800836c:	4291      	cmp	r1, r2
 800836e:	d8f7      	bhi.n	8008360 <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 8008370:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 8008372:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 8008374:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 8008376:	bc30      	pop	{r4, r5}
 8008378:	4770      	bx	lr
 800837a:	bf00      	nop

0800837c <RVBS_Init>:
{
 800837c:	b508      	push	{r3, lr}
    RVBS_Clear(pHandle);
 800837e:	f7ff ffdf 	bl	8008340 <RVBS_Clear>
}
 8008382:	bd08      	pop	{r3, pc}

08008384 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 8008384:	8982      	ldrh	r2, [r0, #12]
 8008386:	89c1      	ldrh	r1, [r0, #14]
	{
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8008388:	88c3      	ldrh	r3, [r0, #6]
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 800838a:	428a      	cmp	r2, r1
 800838c:	d010      	beq.n	80083b0 <RVBS_CheckFaultState+0x2c>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800838e:	f8b0 c012 	ldrh.w	ip, [r0, #18]
 8008392:	459c      	cmp	ip, r3
 8008394:	d80a      	bhi.n	80083ac <RVBS_CheckFaultState+0x28>
{
 8008396:	b410      	push	{r4}
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8008398:	7c04      	ldrb	r4, [r0, #16]
 800839a:	b994      	cbnz	r4, 80083c2 <RVBS_CheckFaultState+0x3e>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 800839c:	4299      	cmp	r1, r3
 800839e:	d914      	bls.n	80083ca <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 80083a0:	2301      	movs	r3, #1
 80083a2:	7403      	strb	r3, [r0, #16]
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 80083a4:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 80083a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80083aa:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 80083ac:	2004      	movs	r0, #4
 80083ae:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80083b0:	429a      	cmp	r2, r3
 80083b2:	d30c      	bcc.n	80083ce <RVBS_CheckFaultState+0x4a>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80083b4:	8a40      	ldrh	r0, [r0, #18]
 80083b6:	4298      	cmp	r0, r3
 80083b8:	bf94      	ite	ls
 80083ba:	2000      	movls	r0, #0
 80083bc:	2001      	movhi	r0, #1
 80083be:	0080      	lsls	r0, r0, #2
 80083c0:	4770      	bx	lr
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d2ee      	bcs.n	80083a4 <RVBS_CheckFaultState+0x20>
          pHandle->OverVoltageHysteresisUpDir = false;
 80083c6:	2300      	movs	r3, #0
 80083c8:	7403      	strb	r3, [r0, #16]
          fault = MC_OVER_VOLT;
 80083ca:	2002      	movs	r0, #2
 80083cc:	e7eb      	b.n	80083a6 <RVBS_CheckFaultState+0x22>
 80083ce:	2002      	movs	r0, #2
}
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop

080083d4 <RVBS_CalcAvVbus>:
{
 80083d4:	b538      	push	{r3, r4, r5, lr}
    if (0xFFFFU == hAux)
 80083d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80083da:	4299      	cmp	r1, r3
{
 80083dc:	4604      	mov	r4, r0
    if (0xFFFFU == hAux)
 80083de:	d021      	beq.n	8008424 <RVBS_CalcAvVbus+0x50>
      pHandle->aBuffer[pHandle->index] = hAux;
 80083e0:	6943      	ldr	r3, [r0, #20]
 80083e2:	7e45      	ldrb	r5, [r0, #25]
 80083e4:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 80083e8:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
 80083ec:	f01e 02ff 	ands.w	r2, lr, #255	@ 0xff
 80083f0:	d00d      	beq.n	800840e <RVBS_CalcAvVbus+0x3a>
 80083f2:	3a01      	subs	r2, #1
 80083f4:	b2d2      	uxtb	r2, r2
 80083f6:	eb03 0042 	add.w	r0, r3, r2, lsl #1
 80083fa:	3b02      	subs	r3, #2
      wtemp = 0u;
 80083fc:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 80083fe:	f833 cf02 	ldrh.w	ip, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008402:	4298      	cmp	r0, r3
        wtemp += pHandle->aBuffer[i];
 8008404:	4462      	add	r2, ip
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8008406:	d1fa      	bne.n	80083fe <RVBS_CalcAvVbus+0x2a>
      wtemp /= pHandle->LowPassFilterBW;
 8008408:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800840c:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 800840e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008412:	4575      	cmp	r5, lr
        pHandle->index++;
 8008414:	bf34      	ite	cc
 8008416:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 8008418:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800841a:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 800841c:	80a1      	strh	r1, [r4, #4]
        pHandle->index++;
 800841e:	bf34      	ite	cc
 8008420:	7665      	strbcc	r5, [r4, #25]
        pHandle->index = 0U;
 8008422:	7663      	strbcs	r3, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8008424:	4620      	mov	r0, r4
 8008426:	f7ff ffad 	bl	8008384 <RVBS_CheckFaultState>
 800842a:	8120      	strh	r0, [r4, #8]
}
 800842c:	bd38      	pop	{r3, r4, r5, pc}
 800842e:	bf00      	nop

08008430 <RUC_Init>:
  */
__weak void RUC_Init(	RevUpCtrl_Handle_t *pHandle,
						SpeednTorqCtrl_Handle_t *pSTC,
						VirtualSpeedSensor_Handle_t *pVSS)
{
  if (MC_NULL == pHandle)
 8008430:	b1b0      	cbz	r0, 8008460 <RUC_Init+0x30>
    pHandle->pVSS = pVSS;

    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
    {
      /* Dump HF data for now HF data are forced to 16 bits*/
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t * )pRUCPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8008432:	6943      	ldr	r3, [r0, #20]
    pHandle->pVSS = pVSS;
 8008434:	e9c0 1214 	strd	r1, r2, [r0, #80]	@ 0x50
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008438:	b19b      	cbz	r3, 8008462 <RUC_Init+0x32>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t * )pRUCPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 800843a:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800843c:	b1a3      	cbz	r3, 8008468 <RUC_Init+0x38>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t * )pRUCPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 800843e:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008440:	b1a3      	cbz	r3, 800846c <RUC_Init+0x3c>
      pRUCPhaseParams = (RevUpCtrl_PhaseParams_t * )pRUCPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8008442:	689b      	ldr	r3, [r3, #8]
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 8008444:	b1a3      	cbz	r3, 8008470 <RUC_Init+0x40>
 8008446:	689b      	ldr	r3, [r3, #8]
      bPhase++;
 8008448:	2205      	movs	r2, #5
    while ((pRUCPhaseParams != MC_NULL) && (bPhase < RUC_MAX_PHASE_NUMBER))
 800844a:	b15b      	cbz	r3, 8008464 <RUC_Init+0x34>
 800844c:	2304      	movs	r3, #4
 800844e:	2205      	movs	r2, #5
    {
      /* nothing to do error */
    }
    else
    {
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008450:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008454:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008458:	2100      	movs	r1, #0
 800845a:	6159      	str	r1, [r3, #20]

      pHandle->bPhaseNbr = bPhase;
 800845c:	f880 204a 	strb.w	r2, [r0, #74]	@ 0x4a

    }
  }
}
 8008460:	4770      	bx	lr
      bPhase++;
 8008462:	2201      	movs	r2, #1
      pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008464:	1e53      	subs	r3, r2, #1
 8008466:	e7f3      	b.n	8008450 <RUC_Init+0x20>
      bPhase++;
 8008468:	2202      	movs	r2, #2
 800846a:	e7fb      	b.n	8008464 <RUC_Init+0x34>
 800846c:	2203      	movs	r2, #3
 800846e:	e7f9      	b.n	8008464 <RUC_Init+0x34>
 8008470:	2204      	movs	r2, #4
 8008472:	e7f7      	b.n	8008464 <RUC_Init+0x34>

08008474 <RUC_Clear>:
  *         This parameter must be -1 or +1.
  */

__weak void RUC_Clear(RevUpCtrl_Handle_t *pHandle, int16_t hMotorDirection)
{
  if (MC_NULL == pHandle)
 8008474:	2800      	cmp	r0, #0
 8008476:	d044      	beq.n	8008502 <RUC_Clear+0x8e>
{
 8008478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    /* Nothing to do */
  }
  else
  {
    VirtualSpeedSensor_Handle_t *pVSS = pHandle->pVSS;
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pSTC;
 800847c:	e9d0 7814 	ldrd	r7, r8, [r0, #80]	@ 0x50
    RevUpCtrl_PhaseParams_t *pPhaseParams = pHandle->ParamsData;

    pHandle->hDirection = hMotorDirection;

    /*Initializes the rev up stages counter.*/
    pHandle->bStageCnt = 0U;
 8008480:	2600      	movs	r6, #0
 8008482:	4604      	mov	r4, r0
    pHandle->hDirection = hMotorDirection;
 8008484:	80c1      	strh	r1, [r0, #6]
    pHandle->bStageCnt = 0U;
 8008486:	f880 604f 	strb.w	r6, [r0, #79]	@ 0x4f

    /* Calls the clear method of VSS.*/
    VSS_Clear(pVSS);
 800848a:	4640      	mov	r0, r8

    /* Sets the STC in torque mode.*/
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);

    /* Sets the mechanical starting angle of VSS.*/
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 800848c:	b28d      	uxth	r5, r1
    VSS_Clear(pVSS);
 800848e:	f000 f9cb 	bl	8008828 <VSS_Clear>
    STC_SetControlMode(pSTC, MCM_TORQUE_MODE);
 8008492:	2104      	movs	r1, #4
 8008494:	4638      	mov	r0, r7
 8008496:	f000 f8dd 	bl	8008654 <STC_SetControlMode>
    VSS_SetMecAngle(pVSS, pHandle->hStartingMecAngle * hMotorDirection);
 800849a:	8863      	ldrh	r3, [r4, #2]
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800849c:	f898 2001 	ldrb.w	r2, [r8, #1]
 80084a0:	fb13 f305 	smulbb	r3, r3, r5
 80084a4:	b21b      	sxth	r3, r3
    pHandle->hElAngleAccu = hMecAngle;
 80084a6:	f8a8 3030 	strh.w	r3, [r8, #48]	@ 0x30
    pHandle->_Super.hElAngle = hMecAngle;
 80084aa:	f8a8 3004 	strh.w	r3, [r8, #4]

    /* Sets to zero the starting torque of STC */
    (void)STC_ExecRamp(pSTC, STC_GetDutyCycleRef(pSTC), 0U);
 80084ae:	4638      	mov	r0, r7
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 80084b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80084b4:	f8a8 3006 	strh.w	r3, [r8, #6]
 80084b8:	f000 f8c8 	bl	800864c <STC_GetDutyCycleRef>
 80084bc:	4632      	mov	r2, r6
 80084be:	b201      	sxth	r1, r0
 80084c0:	4638      	mov	r0, r7
 80084c2:	f000 f8cd 	bl	8008660 <STC_ExecRamp>

    /* Gives the first command to STC and VSS.*/
    (void)STC_ExecRamp(pSTC, pPhaseParams->hFinalPulse, (uint32_t)(pPhaseParams->hDurationms));
 80084c6:	89a2      	ldrh	r2, [r4, #12]
 80084c8:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 80084cc:	4638      	mov	r0, r7
 80084ce:	f000 f8c7 	bl	8008660 <STC_ExecRamp>

    VSS_SetMecAcceleration(pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection, pPhaseParams->hDurationms );
 80084d2:	89e1      	ldrh	r1, [r4, #14]
 80084d4:	89a2      	ldrh	r2, [r4, #12]
 80084d6:	fb11 f105 	smulbb	r1, r1, r5
 80084da:	b209      	sxth	r1, r1
 80084dc:	4640      	mov	r0, r8
 80084de:	f000 fa59 	bl	8008994 <VSS_SetMecAcceleration>

    /* Compute hPhaseRemainingTicks.*/
    pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pPhaseParams->hDurationms)
 80084e2:	89a3      	ldrh	r3, [r4, #12]
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 80084e4:	8821      	ldrh	r1, [r4, #0]
                                              / 1000U );
 80084e6:	4a07      	ldr	r2, [pc, #28]	@ (8008504 <RUC_Clear+0x90>)

    pHandle->hPhaseRemainingTicks++;

    /*Set the next phases parameter pointer.*/
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t * )pPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
    pHandle->EnteredZone1 = false;
 80084e8:	f884 604e 	strb.w	r6, [r4, #78]	@ 0x4e
                                              * ((uint32_t)pHandle->hRUCFrequencyHz))
 80084ec:	fb01 f303 	mul.w	r3, r1, r3
                                              / 1000U );
 80084f0:	fba2 2303 	umull	r2, r3, r2, r3
 80084f4:	099b      	lsrs	r3, r3, #6
    pHandle->pCurrentPhaseParams = (RevUpCtrl_PhaseParams_t * )pPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 80084f6:	6962      	ldr	r2, [r4, #20]
 80084f8:	60a2      	str	r2, [r4, #8]
    pHandle->hPhaseRemainingTicks++;
 80084fa:	3301      	adds	r3, #1
 80084fc:	80a3      	strh	r3, [r4, #4]
  }
}
 80084fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008502:	4770      	bx	lr
 8008504:	10624dd3 	.word	0x10624dd3

08008508 <RUC_UpdatePulse>:
  * @brief  Update rev-up duty cycle relative to actual Vbus value to be applied
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  * @param  BusVHandle: pointer to the bus voltage sensor
  */
__weak void RUC_UpdatePulse(RevUpCtrl_Handle_t *pHandle, BusVoltageSensor_Handle_t *BusVHandle)
{
 8008508:	b510      	push	{r4, lr}
 800850a:	4604      	mov	r4, r0
  if (MC_NULL == pHandle)
 800850c:	b138      	cbz	r0, 800851e <RUC_UpdatePulse+0x16>
  {
    /* Nothing to do */
  }
  else
  {
    uint16_t tPulseUpdateFactor = 10 * NOMINAL_BUS_VOLTAGE_V 
 800850e:	4608      	mov	r0, r1
                                  / VBS_GetAvBusVoltage_V(BusVHandle);
 8008510:	f7fe fe18 	bl	8007144 <VBS_GetAvBusVoltage_V>
 8008514:	2378      	movs	r3, #120	@ 0x78
 8008516:	fbb3 f3f0 	udiv	r3, r3, r0
    uint16_t tPulseUpdateFactor = 10 * NOMINAL_BUS_VOLTAGE_V 
 800851a:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
    pHandle->PulseUpdateFactor = tPulseUpdateFactor;						
  }
}
 800851e:	bd10      	pop	{r4, pc}

08008520 <RUC_Exec>:
  */
__weak bool RUC_Exec(RevUpCtrl_Handle_t *pHandle)
{
  bool retVal = true;

  if (MC_NULL == pHandle)
 8008520:	2800      	cmp	r0, #0
 8008522:	d038      	beq.n	8008596 <RUC_Exec+0x76>
  {
    retVal = false;
  }
  else
  {
    if (pHandle->hPhaseRemainingTicks > 0U)
 8008524:	8883      	ldrh	r3, [r0, #4]
{
 8008526:	b510      	push	{r4, lr}
 8008528:	4604      	mov	r4, r0
    if (pHandle->hPhaseRemainingTicks > 0U)
 800852a:	b12b      	cbz	r3, 8008538 <RUC_Exec+0x18>
    {
      /* Decrease the hPhaseRemainingTicks.*/
      pHandle->hPhaseRemainingTicks--;
 800852c:	3b01      	subs	r3, #1
 800852e:	b29b      	uxth	r3, r3
 8008530:	8083      	strh	r3, [r0, #4]

    } /* hPhaseRemainingTicks > 0 */

    if (0U == pHandle->hPhaseRemainingTicks)
 8008532:	b10b      	cbz	r3, 8008538 <RUC_Exec+0x18>
  bool retVal = true;
 8008534:	2001      	movs	r0, #1
        retVal = false;
      }
    }
  }
  return (retVal);
}
 8008536:	bd10      	pop	{r4, pc}
      if (pHandle->pCurrentPhaseParams != MC_NULL)
 8008538:	68a3      	ldr	r3, [r4, #8]
 800853a:	b353      	cbz	r3, 8008592 <RUC_Exec+0x72>
        uint16_t hPulse = pHandle->pCurrentPhaseParams->hFinalPulse * pHandle->PulseUpdateFactor / 10;
 800853c:	8899      	ldrh	r1, [r3, #4]
 800853e:	f8b4 0048 	ldrh.w	r0, [r4, #72]	@ 0x48
 8008542:	4a16      	ldr	r2, [pc, #88]	@ (800859c <RUC_Exec+0x7c>)
 8008544:	fb00 f101 	mul.w	r1, r0, r1
 8008548:	fba2 2101 	umull	r2, r1, r2, r1
        (void)STC_ExecRamp(pHandle->pSTC, hPulse,
 800854c:	f341 01cf 	sbfx	r1, r1, #3, #16
 8008550:	881a      	ldrh	r2, [r3, #0]
 8008552:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8008554:	f000 f884 	bl	8008660 <STC_ExecRamp>
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8008558:	68a3      	ldr	r3, [r4, #8]
 800855a:	88e0      	ldrh	r0, [r4, #6]
 800855c:	8859      	ldrh	r1, [r3, #2]
        VSS_SetMecAcceleration(pHandle->pVSS,
 800855e:	881a      	ldrh	r2, [r3, #0]
                               pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8008560:	fb11 f100 	smulbb	r1, r1, r0
        VSS_SetMecAcceleration(pHandle->pVSS,
 8008564:	b209      	sxth	r1, r1
 8008566:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8008568:	f000 fa14 	bl	8008994 <VSS_SetMecAcceleration>
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 800856c:	68a1      	ldr	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 800856e:	8820      	ldrh	r0, [r4, #0]
        pHandle->hPhaseRemainingTicks = (uint16_t)((((uint32_t)pHandle->pCurrentPhaseParams->hDurationms)
 8008570:	880b      	ldrh	r3, [r1, #0]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008572:	4a0b      	ldr	r2, [pc, #44]	@ (80085a0 <RUC_Exec+0x80>)
        pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext; //cstat !MISRAC2012-Rule-11.5
 8008574:	6889      	ldr	r1, [r1, #8]
 8008576:	60a1      	str	r1, [r4, #8]
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008578:	fb00 f303 	mul.w	r3, r0, r3
 800857c:	fba2 2303 	umull	r2, r3, r2, r3
        pHandle->bStageCnt++;
 8008580:	f894 204f 	ldrb.w	r2, [r4, #79]	@ 0x4f
                                                  * ((uint32_t)pHandle->hRUCFrequencyHz)) / 1000U );
 8008584:	099b      	lsrs	r3, r3, #6
        pHandle->hPhaseRemainingTicks++;
 8008586:	3301      	adds	r3, #1
        pHandle->bStageCnt++;
 8008588:	3201      	adds	r2, #1
        pHandle->hPhaseRemainingTicks++;
 800858a:	80a3      	strh	r3, [r4, #4]
        pHandle->bStageCnt++;
 800858c:	f884 204f 	strb.w	r2, [r4, #79]	@ 0x4f
 8008590:	e7d0      	b.n	8008534 <RUC_Exec+0x14>
    retVal = false;
 8008592:	2000      	movs	r0, #0
}
 8008594:	bd10      	pop	{r4, pc}
    retVal = false;
 8008596:	2000      	movs	r0, #0
}
 8008598:	4770      	bx	lr
 800859a:	bf00      	nop
 800859c:	cccccccd 	.word	0xcccccccd
 80085a0:	10624dd3 	.word	0x10624dd3

080085a4 <RUC_IsAlignStageNow>:
  */
uint8_t RUC_IsAlignStageNow(RevUpCtrl_Handle_t *pHandle)
{
  uint8_t align_flag = 0;

  if (MC_NULL == pHandle)
 80085a4:	b150      	cbz	r0, 80085bc <RUC_IsAlignStageNow+0x18>
    hRetVal = pHandle->ParamsData[bPhase].hFinalMecSpeedUnit;
 80085a6:	f890 304f 	ldrb.w	r3, [r0, #79]	@ 0x4f
 80085aa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80085ae:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  }
  else
  {
    int16_t speed;
    speed = RUC_GetPhaseFinalMecSpeed01Hz(pHandle, pHandle->bStageCnt);
    if (0 == speed)
 80085b2:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 80085b6:	fab0 f080 	clz	r0, r0
 80085ba:	0940      	lsrs	r0, r0, #5
    {
      align_flag = 1;
    }
  }
  return (align_flag);
}
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop

080085c0 <RUC_FirstAccelerationStageReached>:
  */
__weak bool RUC_FirstAccelerationStageReached( RevUpCtrl_Handle_t * pHandle)
{
  bool retVal = false;

  if (MC_NULL == pHandle)
 80085c0:	b138      	cbz	r0, 80085d2 <RUC_FirstAccelerationStageReached+0x12>
  {
    /* Nothing to do */
  }
  else
  {
    if (pHandle->bStageCnt >= pHandle->bFirstAccelerationStage)
 80085c2:	f890 304f 	ldrb.w	r3, [r0, #79]	@ 0x4f
 80085c6:	f890 004b 	ldrb.w	r0, [r0, #75]	@ 0x4b
 80085ca:	4283      	cmp	r3, r0
 80085cc:	bf34      	ite	cc
 80085ce:	2000      	movcc	r0, #0
 80085d0:	2001      	movcs	r0, #1
    {
      retVal = true;
    }
  }
  return (retVal);
}
 80085d2:	4770      	bx	lr

080085d4 <RUC_GetDirection>:
  * @param  pHandle: Pointer on Handle structure of RevUp controller.
  *  @retval Returns direction of the motor.
  */
__weak int16_t RUC_GetDirection(RevUpCtrl_Handle_t *pHandle)
{
  return ((MC_NULL == pHandle) ? 0U : (int16_t)pHandle->hDirection);
 80085d4:	b108      	cbz	r0, 80085da <RUC_GetDirection+0x6>
 80085d6:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
}
 80085da:	4770      	bx	lr

080085dc <STC_Init>:
  * @retval none.
  */
__weak void STC_Init( SpeednTorqCtrl_Handle_t * pHandle, PID_Handle_t * pPI, SpeednPosFdbk_Handle_t * SPD_Handle )
{

  if (MC_NULL == pHandle)
 80085dc:	b190      	cbz	r0, 8008604 <STC_Init+0x28>
{
 80085de:	b430      	push	{r4, r5}
  else
  {
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 80085e0:	f9b0 502a 	ldrsh.w	r5, [r0, #42]	@ 0x2a
    pHandle->DutyCycleRef = ((uint32_t)pHandle->DutyCycleRefDefault) * 65536;
 80085e4:	8d84      	ldrh	r4, [r0, #44]	@ 0x2c
    pHandle->Mode = pHandle->ModeDefault;
 80085e6:	f890 3028 	ldrb.w	r3, [r0, #40]	@ 0x28
 80085ea:	7003      	strb	r3, [r0, #0]
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 80085ec:	042d      	lsls	r5, r5, #16
    pHandle->TargetFinal = 0;
 80085ee:	2300      	movs	r3, #0
    pHandle->DutyCycleRef = ((uint32_t)pHandle->DutyCycleRefDefault) * 65536;
 80085f0:	0424      	lsls	r4, r4, #16
 80085f2:	e9c0 5401 	strd	r5, r4, [r0, #4]
    pHandle->PISpeed = pPI;
 80085f6:	6101      	str	r1, [r0, #16]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
  }
}
 80085f8:	bc30      	pop	{r4, r5}
    pHandle->SPD = SPD_Handle;
 80085fa:	6142      	str	r2, [r0, #20]
    pHandle->TargetFinal = 0;
 80085fc:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 80085fe:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8008600:	6183      	str	r3, [r0, #24]
}
 8008602:	4770      	bx	lr
 8008604:	4770      	bx	lr
 8008606:	bf00      	nop

08008608 <STC_SetSpeedSensor>:
  * @param SPD_Handle Speed sensor component to be set.
  * @retval none
  */
__weak void STC_SetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle, SpeednPosFdbk_Handle_t * SPD_Handle )
{
  if (MC_NULL == pHandle)
 8008608:	b100      	cbz	r0, 800860c <STC_SetSpeedSensor+0x4>
  {
    /* Nothing to do */
  }
  else
  {
    pHandle->SPD = SPD_Handle;
 800860a:	6141      	str	r1, [r0, #20]
  }
}
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop

08008610 <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if (MC_NULL == pHandle)
 8008610:	b140      	cbz	r0, 8008624 <STC_Clear+0x14>
{
 8008612:	b510      	push	{r4, lr}
  {
    /* Nothing to do */
  }
  else
  {
    if (MCM_SPEED_MODE == pHandle->Mode)
 8008614:	7803      	ldrb	r3, [r0, #0]
 8008616:	2b03      	cmp	r3, #3
 8008618:	4604      	mov	r4, r0
 800861a:	d004      	beq.n	8008626 <STC_Clear+0x16>
    {
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
    pHandle->DutyCycleRef = ((uint32_t)pHandle->DutyCycleRefDefault) * 65536;	
 800861c:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
 800861e:	041b      	lsls	r3, r3, #16
 8008620:	60a3      	str	r3, [r4, #8]
  }
}
 8008622:	bd10      	pop	{r4, pc}
 8008624:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8008626:	6900      	ldr	r0, [r0, #16]
 8008628:	2100      	movs	r1, #0
 800862a:	f7ff fc09 	bl	8007e40 <PID_SetIntegralTerm>
    pHandle->DutyCycleRef = ((uint32_t)pHandle->DutyCycleRefDefault) * 65536;	
 800862e:	8da3      	ldrh	r3, [r4, #44]	@ 0x2c
 8008630:	041b      	lsls	r3, r3, #16
 8008632:	60a3      	str	r3, [r4, #8]
}
 8008634:	bd10      	pop	{r4, pc}
 8008636:	bf00      	nop

08008638 <STC_GetMecSpeedRefUnit>:
{
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt >> 16));
#else
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
 8008638:	b130      	cbz	r0, 8008648 <STC_GetMecSpeedRefUnit+0x10>
 800863a:	6840      	ldr	r0, [r0, #4]
 800863c:	2800      	cmp	r0, #0
 800863e:	bfbc      	itt	lt
 8008640:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 8008644:	30ff      	addlt	r0, #255	@ 0xff
 8008646:	1400      	asrs	r0, r0, #16
#endif
}
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop

0800864c <STC_GetDutyCycleRef>:
{
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  return ((MC_NULL == pHandle) ? 0 : (uint16_t)(pHandle->DutyCycleRef >> 16));
#else
  return ((MC_NULL == pHandle) ? 0 : (uint16_t)(pHandle->DutyCycleRef / 65536));
 800864c:	b100      	cbz	r0, 8008650 <STC_GetDutyCycleRef+0x4>
 800864e:	8940      	ldrh	r0, [r0, #10]
#endif
}
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop

08008654 <STC_SetControlMode>:
  *         enable the Speed mode.
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, MC_ControlMode_t bMode )
{
  if (MC_NULL == pHandle)
 8008654:	b110      	cbz	r0, 800865c <STC_SetControlMode+0x8>
    /* Nothing to do */
  }
  else
  {
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8008656:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8008658:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800865a:	60c3      	str	r3, [r0, #12]
  }
}
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop

08008660 <STC_ExecRamp>:
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
  bool allowedRange = true;

  if (MC_NULL == pHandle)
 8008660:	b350      	cbz	r0, 80086b8 <STC_ExecRamp+0x58>
{
 8008662:	b570      	push	{r4, r5, r6, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application. */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8008664:	7803      	ldrb	r3, [r0, #0]
 8008666:	2b04      	cmp	r3, #4
 8008668:	460d      	mov	r5, r1
 800866a:	4616      	mov	r6, r2
 800866c:	4604      	mov	r4, r0
 800866e:	d025      	beq.n	80086bc <STC_ExecRamp+0x5c>
    {
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
 8008670:	6840      	ldr	r0, [r0, #4]
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8008672:	8be3      	ldrh	r3, [r4, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
 8008674:	2800      	cmp	r0, #0
 8008676:	bfbc      	itt	lt
 8008678:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 800867c:	30ff      	addlt	r0, #255	@ 0xff
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800867e:	428b      	cmp	r3, r1
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
 8008680:	ea4f 4020 	mov.w	r0, r0, asr #16
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8008684:	da01      	bge.n	800868a <STC_ExecRamp+0x2a>
    allowedRange = false;
 8008686:	2000      	movs	r0, #0
        pHandle->IncDecAmount = wAux1;
      }
    }
  }
  return (allowedRange);
}
 8008688:	bd70      	pop	{r4, r5, r6, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 800868a:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	@ 0x24
 800868e:	428b      	cmp	r3, r1
 8008690:	dcf9      	bgt.n	8008686 <STC_ExecRamp+0x26>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8008692:	8c23      	ldrh	r3, [r4, #32]
 8008694:	428b      	cmp	r3, r1
 8008696:	dd03      	ble.n	80086a0 <STC_ExecRamp+0x40>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8008698:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	@ 0x22
 800869c:	428b      	cmp	r3, r1
 800869e:	dbf2      	blt.n	8008686 <STC_ExecRamp+0x26>
      if (0U == hDurationms)
 80086a0:	b99e      	cbnz	r6, 80086ca <STC_ExecRamp+0x6a>
        if (MCM_SPEED_MODE == pHandle->Mode)
 80086a2:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 80086a4:	042d      	lsls	r5, r5, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 80086a6:	2b03      	cmp	r3, #3
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 80086a8:	bf0c      	ite	eq
 80086aa:	6065      	streq	r5, [r4, #4]
          pHandle->DutyCycleRef = ((int32_t)hTargetFinal) * 65536;
 80086ac:	60a5      	strne	r5, [r4, #8]
        pHandle->IncDecAmount = 0;
 80086ae:	2000      	movs	r0, #0
        pHandle->IncDecAmount = wAux1;
 80086b0:	61a0      	str	r0, [r4, #24]
        pHandle->RampRemainingStep++;
 80086b2:	60e6      	str	r6, [r4, #12]
        pHandle->IncDecAmount = wAux1;
 80086b4:	2001      	movs	r0, #1
}
 80086b6:	bd70      	pop	{r4, r5, r6, pc}
    allowedRange = false;
 80086b8:	2000      	movs	r0, #0
}
 80086ba:	4770      	bx	lr
      hCurrentReference = STC_GetDutyCycleRef(pHandle);
 80086bc:	f7ff ffc6 	bl	800864c <STC_GetDutyCycleRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveDutyCycle)
 80086c0:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80086c2:	42ab      	cmp	r3, r5
 80086c4:	dbdf      	blt.n	8008686 <STC_ExecRamp+0x26>
      hCurrentReference = STC_GetDutyCycleRef(pHandle);
 80086c6:	b200      	sxth	r0, r0
 80086c8:	e7ea      	b.n	80086a0 <STC_ExecRamp+0x40>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 80086ca:	8ba3      	ldrh	r3, [r4, #28]
        wAux /= 1000U;
 80086cc:	4a06      	ldr	r2, [pc, #24]	@ (80086e8 <STC_ExecRamp+0x88>)
        pHandle->TargetFinal = hTargetFinal;
 80086ce:	8065      	strh	r5, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 80086d0:	fb06 f303 	mul.w	r3, r6, r3
        wAux /= 1000U;
 80086d4:	fba2 2303 	umull	r2, r3, r2, r3
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 80086d8:	1a28      	subs	r0, r5, r0
        wAux /= 1000U;
 80086da:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 80086dc:	1c5e      	adds	r6, r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 80086de:	0400      	lsls	r0, r0, #16
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 80086e0:	fb90 f0f6 	sdiv	r0, r0, r6
        pHandle->IncDecAmount = wAux1;
 80086e4:	e7e4      	b.n	80086b0 <STC_ExecRamp+0x50>
 80086e6:	bf00      	nop
 80086e8:	10624dd3 	.word	0x10624dd3

080086ec <STC_CalcSpeedReference>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval int16_t motor dutycycle reference. This value represents actually the
  *         dutycycle expressed in digit.
  */
__weak uint16_t STC_CalcSpeedReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 80086ec:	b570      	push	{r4, r5, r6, lr}
  uint16_t hDutyCycleReference;

  if (MC_NULL == pHandle)
 80086ee:	4604      	mov	r4, r0
 80086f0:	b190      	cbz	r0, 8008718 <STC_CalcSpeedReference+0x2c>
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 80086f2:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 80086f4:	68c3      	ldr	r3, [r0, #12]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 80086f6:	2a04      	cmp	r2, #4
 80086f8:	d00f      	beq.n	800871a <STC_CalcSpeedReference+0x2e>
    if (pHandle->RampRemainingStep > 1U)
 80086fa:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->SpeedRefUnitExt;
 80086fc:	6846      	ldr	r6, [r0, #4]
    if (pHandle->RampRemainingStep > 1U)
 80086fe:	d918      	bls.n	8008732 <STC_CalcSpeedReference+0x46>
    {
      /* Increment/decrement the reference value. */
      wCurrentReference += pHandle->IncDecAmount;
 8008700:	6981      	ldr	r1, [r0, #24]
 8008702:	440e      	add	r6, r1

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8008704:	3b01      	subs	r3, #1
      /* Compute speed error */
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTargetSpeed = (int16_t)(wCurrentReference >> 16);
#else
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
 8008706:	2e00      	cmp	r6, #0
      pHandle->RampRemainingStep--;
 8008708:	60c3      	str	r3, [r0, #12]
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
 800870a:	4630      	mov	r0, r6
 800870c:	db15      	blt.n	800873a <STC_CalcSpeedReference+0x4e>
 800870e:	1403      	asrs	r3, r0, #16
    if (MCM_SPEED_MODE == pHandle->Mode)
 8008710:	2a03      	cmp	r2, #3
 8008712:	d01e      	beq.n	8008752 <STC_CalcSpeedReference+0x66>
      pHandle->SpeedRefUnitExt = wCurrentReference;
      pHandle->DutyCycleRef = ((int32_t)hDutyCycleReference) * 65536;
    }
    else
    {
      pHandle->DutyCycleRef = wCurrentReference;
 8008714:	60a6      	str	r6, [r4, #8]
#ifdef NO_FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hDutyCycleReference = (int16_t)(wCurrentReference >> 16);
#else
      hDutyCycleReference = (int16_t)(wCurrentReference / 65536);
 8008716:	b298      	uxth	r0, r3
#endif
    }
  }
  return (hDutyCycleReference);
}
 8008718:	bd70      	pop	{r4, r5, r6, pc}
    if (pHandle->RampRemainingStep > 1U)
 800871a:	2b01      	cmp	r3, #1
      wCurrentReference = pHandle->DutyCycleRef;
 800871c:	6886      	ldr	r6, [r0, #8]
    if (pHandle->RampRemainingStep > 1U)
 800871e:	d910      	bls.n	8008742 <STC_CalcSpeedReference+0x56>
      wCurrentReference += pHandle->IncDecAmount;
 8008720:	6982      	ldr	r2, [r0, #24]
 8008722:	4416      	add	r6, r2
      pHandle->RampRemainingStep--;
 8008724:	3b01      	subs	r3, #1
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
 8008726:	2e00      	cmp	r6, #0
      pHandle->RampRemainingStep--;
 8008728:	60c3      	str	r3, [r0, #12]
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
 800872a:	4630      	mov	r0, r6
 800872c:	db0d      	blt.n	800874a <STC_CalcSpeedReference+0x5e>
      hDutyCycleReference = (int16_t)(wCurrentReference / 65536);
 800872e:	1403      	asrs	r3, r0, #16
 8008730:	e7f0      	b.n	8008714 <STC_CalcSpeedReference+0x28>
    else if (1U == pHandle->RampRemainingStep)
 8008732:	d021      	beq.n	8008778 <STC_CalcSpeedReference+0x8c>
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
 8008734:	2e00      	cmp	r6, #0
 8008736:	4630      	mov	r0, r6
 8008738:	dae9      	bge.n	800870e <STC_CalcSpeedReference+0x22>
 800873a:	f506 407f 	add.w	r0, r6, #65280	@ 0xff00
 800873e:	30ff      	adds	r0, #255	@ 0xff
 8008740:	e7e5      	b.n	800870e <STC_CalcSpeedReference+0x22>
    else if (1U == pHandle->RampRemainingStep)
 8008742:	d01f      	beq.n	8008784 <STC_CalcSpeedReference+0x98>
      hDutyCycleReference = (int16_t)(wCurrentReference / 65536);
 8008744:	2e00      	cmp	r6, #0
 8008746:	4630      	mov	r0, r6
 8008748:	daf1      	bge.n	800872e <STC_CalcSpeedReference+0x42>
 800874a:	f506 407f 	add.w	r0, r6, #65280	@ 0xff00
 800874e:	30ff      	adds	r0, #255	@ 0xff
 8008750:	e7ed      	b.n	800872e <STC_CalcSpeedReference+0x42>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8008752:	6960      	ldr	r0, [r4, #20]
      if (hTargetSpeed < 0) hError = hMeasuredSpeed - hTargetSpeed;
 8008754:	b29d      	uxth	r5, r3
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8008756:	f000 f829 	bl	80087ac <SPD_GetAvrgMecSpeedUnit>
      if (hTargetSpeed < 0) hError = hMeasuredSpeed - hTargetSpeed;
 800875a:	f516 3f80 	cmn.w	r6, #65536	@ 0x10000
      else hError = hTargetSpeed - hMeasuredSpeed;
 800875e:	bfcd      	iteet	gt
 8008760:	1a2b      	subgt	r3, r5, r0
      if (hTargetSpeed < 0) hError = hMeasuredSpeed - hTargetSpeed;
 8008762:	1b40      	suble	r0, r0, r5
 8008764:	b201      	sxthle	r1, r0
      else hError = hTargetSpeed - hMeasuredSpeed;
 8008766:	b219      	sxthgt	r1, r3
      hDutyCycleReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8008768:	6920      	ldr	r0, [r4, #16]
 800876a:	f7ff fb9d 	bl	8007ea8 <PI_Controller>
      pHandle->DutyCycleRef = ((int32_t)hDutyCycleReference) * 65536;
 800876e:	0403      	lsls	r3, r0, #16
 8008770:	e9c4 6301 	strd	r6, r3, [r4, #4]
      hDutyCycleReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8008774:	b280      	uxth	r0, r0
}
 8008776:	bd70      	pop	{r4, r5, r6, pc}
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008778:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800877c:	2100      	movs	r1, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800877e:	041e      	lsls	r6, r3, #16
      pHandle->RampRemainingStep = 0U;
 8008780:	60c1      	str	r1, [r0, #12]
 8008782:	e7c5      	b.n	8008710 <STC_CalcSpeedReference+0x24>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8008784:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 8008788:	2200      	movs	r2, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800878a:	041e      	lsls	r6, r3, #16
      pHandle->RampRemainingStep = 0U;
 800878c:	60c2      	str	r2, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 800878e:	e7c1      	b.n	8008714 <STC_CalcSpeedReference+0x28>

08008790 <STC_GetMecSpeedRefUnitDefault>:
  * @retval int16_t It returns the Default mechanical rotor speed. 
  *         Expressed in the unit defined by #SPEED_UNIT
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault(SpeednTorqCtrl_Handle_t *pHandle)
{
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
 8008790:	b108      	cbz	r0, 8008796 <STC_GetMecSpeedRefUnitDefault+0x6>
 8008792:	f9b0 002a 	ldrsh.w	r0, [r0, #42]	@ 0x2a
}
 8008796:	4770      	bx	lr

08008798 <STC_ForceSpeedReferenceToCurrentSpeed>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
  if (MC_NULL == pHandle)
 8008798:	b138      	cbz	r0, 80087aa <STC_ForceSpeedReferenceToCurrentSpeed+0x12>
{
 800879a:	b510      	push	{r4, lr}
 800879c:	4604      	mov	r4, r0
  {
    /* Nothing to do */
  }
  else
  {
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 800879e:	6940      	ldr	r0, [r0, #20]
 80087a0:	f000 f804 	bl	80087ac <SPD_GetAvrgMecSpeedUnit>
 80087a4:	0400      	lsls	r0, r0, #16
 80087a6:	6060      	str	r0, [r4, #4]
  }
}
 80087a8:	bd10      	pop	{r4, pc}
 80087aa:	4770      	bx	lr

080087ac <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 80087ac:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 80087b0:	4770      	bx	lr
 80087b2:	bf00      	nop

080087b4 <SPD_GetElSpeedDpp>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElSpeedDpp);
#else
  return (pHandle->hElSpeedDpp);
#endif
}
 80087b4:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 80087b8:	4770      	bx	lr
 80087ba:	bf00      	nop

080087bc <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 80087bc:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 80087c0:	4603      	mov	r3, r0
 80087c2:	b510      	push	{r4, lr}
    {
      hAux = -(*pMecSpeedUnit);
 80087c4:	fa1f f18c 	uxth.w	r1, ip
    if (*pMecSpeedUnit < 0)
 80087c8:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(*pMecSpeedUnit);
 80087cc:	bfb8      	it	lt
 80087ce:	4249      	neglt	r1, r1
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 80087d0:	f8b3 e016 	ldrh.w	lr, [r3, #22]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 80087d4:	78c0      	ldrb	r0, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 80087d6:	781a      	ldrb	r2, [r3, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 80087d8:	8a9c      	ldrh	r4, [r3, #20]
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 80087da:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
      hAux = -(*pMecSpeedUnit);
 80087de:	bfb8      	it	lt
 80087e0:	b289      	uxthlt	r1, r1
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 80087e2:	458e      	cmp	lr, r1
 80087e4:	d816      	bhi.n	8008814 <SPD_IsMecSpeedReliable+0x58>
    {
      hAux = -(pHandle->hMecAccelUnitP);
 80087e6:	fa1f fe8c 	uxth.w	lr, ip
    if (pHandle->hMecAccelUnitP < 0)
 80087ea:	f1bc 0f00 	cmp.w	ip, #0
      hAux = -(pHandle->hMecAccelUnitP);
 80087ee:	bfb8      	it	lt
 80087f0:	f1ce 0e00 	rsblt	lr, lr, #0
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 80087f4:	f8b3 c018 	ldrh.w	ip, [r3, #24]
      hAux = -(pHandle->hMecAccelUnitP);
 80087f8:	bfb8      	it	lt
 80087fa:	fa1f fe8e 	uxthlt.w	lr, lr
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 80087fe:	45f4      	cmp	ip, lr
 8008800:	d308      	bcc.n	8008814 <SPD_IsMecSpeedReliable+0x58>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8008802:	428c      	cmp	r4, r1
 8008804:	d306      	bcc.n	8008814 <SPD_IsMecSpeedReliable+0x58>
        /* Nothing to do */
      }
    }
    else
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8008806:	4290      	cmp	r0, r2
 8008808:	d809      	bhi.n	800881e <SPD_IsMecSpeedReliable+0x62>
      {
        /* Nothing to do */
      }
    }

    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 800880a:	1a10      	subs	r0, r2, r0
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800880c:	701a      	strb	r2, [r3, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 800880e:	bf18      	it	ne
 8008810:	2001      	movne	r0, #1
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 8008812:	bd10      	pop	{r4, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8008814:	4290      	cmp	r0, r2
 8008816:	d9f8      	bls.n	800880a <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber++;
 8008818:	3201      	adds	r2, #1
 800881a:	b2d2      	uxtb	r2, r2
 800881c:	e7f5      	b.n	800880a <SPD_IsMecSpeedReliable+0x4e>
        bSpeedErrorNumber = 0u;
 800881e:	2200      	movs	r2, #0
    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008820:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 8008822:	2001      	movs	r0, #1
}
 8008824:	bd10      	pop	{r4, pc}
 8008826:	bf00      	nop

08008828 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8008828:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800882a:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800882c:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 800882e:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 8008832:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 8008834:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 8008836:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 8008838:	8503      	strh	r3, [r0, #40]	@ 0x28
    pHandle->bTransitionStarted = false;
 800883a:	8583      	strh	r3, [r0, #44]	@ 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800883c:	85c2      	strh	r2, [r0, #46]	@ 0x2e
    pHandle->hElAngleAccu = 0;
 800883e:	6303      	str	r3, [r0, #48]	@ 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop

08008844 <VSS_Init>:
{
 8008844:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 8008846:	f7ff ffef 	bl	8008828 <VSS_Clear>
}
 800884a:	bd08      	pop	{r3, pc}

0800884c <VSS_CalcElAngle>:
    int16_t hAngleDiff;
    int32_t wAux;
    int16_t hAngleCorr;
    int16_t hSignCorr = 1;

    if (true == pHandle->bCopyObserver)
 800884c:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 8008850:	4603      	mov	r3, r0
    if (true == pHandle->bCopyObserver)
 8008852:	b11a      	cbz	r2, 800885c <VSS_CalcElAngle+0x10>
    {
      hRetAngle = *(int16_t *)pInputVars_str;
 8008854:	f9b1 0000 	ldrsh.w	r0, [r1]
      {
        hRetAngle = pHandle->hElAngleAccu;
      }
    }

    pHandle->_Super.hElAngle = hRetAngle;
 8008858:	8098      	strh	r0, [r3, #4]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (hRetAngle);
}
 800885a:	4770      	bx	lr
{
 800885c:	b530      	push	{r4, r5, lr}
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800885e:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 8008862:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8008864:	88dd      	ldrh	r5, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 8008866:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800886a:	785a      	ldrb	r2, [r3, #1]
 800886c:	fb9c f2f2 	sdiv	r2, ip, r2
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8008870:	4460      	add	r0, ip
 8008872:	fa1f fe80 	uxth.w	lr, r0
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 8008876:	442a      	add	r2, r5
      pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8008878:	b200      	sxth	r0, r0
 800887a:	8618      	strh	r0, [r3, #48]	@ 0x30
      pHandle->_Super.hMecAngle += (pHandle->_Super.hElSpeedDpp / (int16_t)pHandle->_Super.bElToMecRatio);
 800887c:	80da      	strh	r2, [r3, #6]
      if (true == pHandle->bTransitionStarted)
 800887e:	b1fc      	cbz	r4, 80088c0 <VSS_CalcElAngle+0x74>
        if (0 == pHandle->hTransitionRemainingSteps)
 8008880:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 8008884:	b1f2      	cbz	r2, 80088c4 <VSS_CalcElAngle+0x78>
          pHandle->hTransitionRemainingSteps--;
 8008886:	3a01      	subs	r2, #1
 8008888:	b212      	sxth	r2, r2
 800888a:	85da      	strh	r2, [r3, #46]	@ 0x2e
          if (pHandle->_Super.hElSpeedDpp >= 0)
 800888c:	f1bc 0f00 	cmp.w	ip, #0
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8008890:	8809      	ldrh	r1, [r1, #0]
          if (pHandle->_Super.hElSpeedDpp >= 0)
 8008892:	db26      	blt.n	80088e2 <VSS_CalcElAngle+0x96>
            hAngleDiff = *(int16_t *)pInputVars_str - pHandle->hElAngleAccu;
 8008894:	eba1 0e0e 	sub.w	lr, r1, lr
 8008898:	fa0f fe8e 	sxth.w	lr, lr
 800889c:	2501      	movs	r5, #1
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 800889e:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
          wAux = (int32_t)hAngleDiff * pHandle->hTransitionRemainingSteps;
 80088a2:	fb0e f202 	mul.w	r2, lr, r2
          if (hAngleDiff >= 0)
 80088a6:	f1be 0f00 	cmp.w	lr, #0
          hAngleCorr = (int16_t)(wAux / pHandle->hTransitionSteps);
 80088aa:	fb92 f2f4 	sdiv	r2, r2, r4
          hAngleCorr *= hSignCorr;
 80088ae:	fb12 f205 	smulbb	r2, r2, r5
 80088b2:	b292      	uxth	r2, r2
          if (hAngleDiff >= 0)
 80088b4:	db0e      	blt.n	80088d4 <VSS_CalcElAngle+0x88>
            pHandle->bTransitionLocked = true;
 80088b6:	2001      	movs	r0, #1
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80088b8:	1a8a      	subs	r2, r1, r2
            pHandle->bTransitionLocked = true;
 80088ba:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
            hRetAngle = *(int16_t *)pInputVars_str - hAngleCorr;
 80088be:	b210      	sxth	r0, r2
    pHandle->_Super.hElAngle = hRetAngle;
 80088c0:	8098      	strh	r0, [r3, #4]
}
 80088c2:	bd30      	pop	{r4, r5, pc}
          hRetAngle = *(int16_t *)pInputVars_str;
 80088c4:	f9b1 0000 	ldrsh.w	r0, [r1]
          pHandle->_Super.bSpeedErrorNumber = 0U;
 80088c8:	701a      	strb	r2, [r3, #0]
          pHandle->bTransitionEnded = true;
 80088ca:	2401      	movs	r4, #1
 80088cc:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
    pHandle->_Super.hElAngle = hRetAngle;
 80088d0:	8098      	strh	r0, [r3, #4]
}
 80088d2:	bd30      	pop	{r4, r5, pc}
            if (false == pHandle->bTransitionLocked)
 80088d4:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 80088d8:	2c00      	cmp	r4, #0
 80088da:	d0f1      	beq.n	80088c0 <VSS_CalcElAngle+0x74>
              hRetAngle = *(int16_t *)pInputVars_str + hAngleCorr;
 80088dc:	440a      	add	r2, r1
 80088de:	b210      	sxth	r0, r2
 80088e0:	e7ee      	b.n	80088c0 <VSS_CalcElAngle+0x74>
            hAngleDiff = pHandle->hElAngleAccu - *(int16_t *)pInputVars_str;
 80088e2:	ebae 0e01 	sub.w	lr, lr, r1
 80088e6:	fa0f fe8e 	sxth.w	lr, lr
 80088ea:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 80088ee:	e7d6      	b.n	800889e <VSS_CalcElAngle+0x52>

080088f0 <VSS_CalcAvrgMecSpeedUnit>:
    SpeedSensorReliability = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingStep > 1u)
 80088f0:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 80088f2:	2a01      	cmp	r2, #1
{
 80088f4:	4603      	mov	r3, r0
    if (pHandle->hRemainingStep > 1u)
 80088f6:	d922      	bls.n	800893e <VSS_CalcAvrgMecSpeedUnit+0x4e>
{
 80088f8:	b410      	push	{r4}
    {
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 80088fa:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80088fc:	6a1c      	ldr	r4, [r3, #32]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 / 65536);
#endif

      /* Convert dpp into MecUnit */
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 80088fe:	8b5a      	ldrh	r2, [r3, #26]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8008900:	4420      	add	r0, r4
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8008902:	ea4f 4c20 	mov.w	ip, r0, asr #16
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8008906:	69dc      	ldr	r4, [r3, #28]
      pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 8008908:	6258      	str	r0, [r3, #36]	@ 0x24
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800890a:	fb0c f202 	mul.w	r2, ip, r2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800890e:	7858      	ldrb	r0, [r3, #1]
      pHandle->_Super.hElSpeedDpp = (int16_t)(pHandle->wElSpeedDpp32 >> 16);
 8008910:	f8a3 c00e 	strh.w	ip, [r3, #14]
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 8008914:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 8008918:	fb04 f000 	mul.w	r0, r4, r0
                               * ((int32_t )pHandle->_Super.hMeasurementFrequency) * SPEED_UNIT)
 800891c:	0052      	lsls	r2, r2, #1
                               / (((int32_t)pHandle->_Super.DPPConvFactor) * ((int32_t)pHandle->_Super.bElToMecRatio)));
 800891e:	fb92 f2f0 	sdiv	r2, r2, r0
      *hMecSpeedUnit = (int16_t)((((int32_t)pHandle->_Super.hElSpeedDpp)
 8008922:	b212      	sxth	r2, r2
 8008924:	800a      	strh	r2, [r1, #0]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
      pHandle->hRemainingStep--;
 8008926:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8008928:	819a      	strh	r2, [r3, #12]
      pHandle->hRemainingStep--;
 800892a:	1e42      	subs	r2, r0, #1
    else
    {
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
    }
    /* If the transition is not done yet, we already know that speed is not reliable */
    if (false == pHandle->bTransitionEnded)
 800892c:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->hRemainingStep--;
 8008930:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 8008932:	b970      	cbnz	r0, 8008952 <VSS_CalcAvrgMecSpeedUnit+0x62>
    {
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8008934:	78da      	ldrb	r2, [r3, #3]
 8008936:	701a      	strb	r2, [r3, #0]
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (SpeedSensorReliability);
}
 8008938:	f85d 4b04 	ldr.w	r4, [sp], #4
 800893c:	4770      	bx	lr
    else if (1U == pHandle->hRemainingStep)
 800893e:	d00d      	beq.n	800895c <VSS_CalcAvrgMecSpeedUnit+0x6c>
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8008940:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
    if (false == pHandle->bTransitionEnded)
 8008944:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8008948:	800a      	strh	r2, [r1, #0]
    if (false == pHandle->bTransitionEnded)
 800894a:	bb00      	cbnz	r0, 800898e <VSS_CalcAvrgMecSpeedUnit+0x9e>
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800894c:	78da      	ldrb	r2, [r3, #3]
 800894e:	701a      	strb	r2, [r3, #0]
}
 8008950:	4770      	bx	lr
 8008952:	f85d 4b04 	ldr.w	r4, [sp], #4
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 8008956:	4618      	mov	r0, r3
 8008958:	f7ff bf30 	b.w	80087bc <SPD_IsMecSpeedReliable>
      *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 800895c:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 8008960:	f8a1 c000 	strh.w	ip, [r1]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8008964:	8b42      	ldrh	r2, [r0, #26]
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8008966:	69c0      	ldr	r0, [r0, #28]
      pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8008968:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800896c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008970:	0052      	lsls	r2, r2, #1
      pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)*hMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 8008972:	fb00 f00c 	mul.w	r0, r0, ip
                                          / (((int32_t)SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8008976:	fb90 f0f2 	sdiv	r0, r0, r2
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800897a:	785a      	ldrb	r2, [r3, #1]
 800897c:	fb12 f200 	smulbb	r2, r2, r0
      pHandle->hRemainingStep = 0U;
 8008980:	2000      	movs	r0, #0
 8008982:	8518      	strh	r0, [r3, #40]	@ 0x28
    if (false == pHandle->bTransitionEnded)
 8008984:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
      pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8008988:	81da      	strh	r2, [r3, #14]
    if (false == pHandle->bTransitionEnded)
 800898a:	2800      	cmp	r0, #0
 800898c:	d0de      	beq.n	800894c <VSS_CalcAvrgMecSpeedUnit+0x5c>
      SpeedSensorReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, hMecSpeedUnit);
 800898e:	4618      	mov	r0, r3
 8008990:	f7ff bf14 	b.w	80087bc <SPD_IsMecSpeedReliable>

08008994 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 8008994:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8008998:	b9a3      	cbnz	r3, 80089c4 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800899a:	8b43      	ldrh	r3, [r0, #26]
{
 800899c:	b510      	push	{r4, lr}
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800899e:	69c4      	ldr	r4, [r0, #28]

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80089a0:	f890 e001 	ldrb.w	lr, [r0, #1]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80089a4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 80089a8:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 80089ac:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 80089ae:	fb9c fcf3 	sdiv	ip, ip, r3
      if (0U == hDurationms)
 80089b2:	b942      	cbnz	r2, 80089c6 <VSS_SetMecAcceleration+0x32>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80089b4:	fb1c fc0e 	smulbb	ip, ip, lr
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 80089b8:	8181      	strh	r1, [r0, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 80089ba:	f8a0 c00e 	strh.w	ip, [r0, #14]

        pHandle->hRemainingStep = 0U;
 80089be:	8502      	strh	r2, [r0, #40]	@ 0x28

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80089c0:	8541      	strh	r1, [r0, #42]	@ 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 80089c2:	bd10      	pop	{r4, pc}
 80089c4:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 80089c6:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 80089c8:	fb02 f303 	mul.w	r3, r2, r3
 80089cc:	4a0e      	ldr	r2, [pc, #56]	@ (8008a08 <VSS_SetMecAcceleration+0x74>)
 80089ce:	fba2 2303 	umull	r2, r3, r2, r3
 80089d2:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 80089d6:	3301      	adds	r3, #1
 80089d8:	b29b      	uxth	r3, r3
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 80089da:	f9b0 200e 	ldrsh.w	r2, [r0, #14]
        pHandle->hRemainingStep = hNbrStep;
 80089de:	8503      	strh	r3, [r0, #40]	@ 0x28
        if (0U == hNbrStep)
 80089e0:	b91b      	cbnz	r3, 80089ea <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80089e2:	0412      	lsls	r2, r2, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80089e4:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80089e6:	6242      	str	r2, [r0, #36]	@ 0x24
}
 80089e8:	bd10      	pop	{r4, pc}
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 80089ea:	fb92 f4fe 	sdiv	r4, r2, lr
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 80089ee:	ebac 0c04 	sub.w	ip, ip, r4
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 80089f2:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 80089f6:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 80089f8:	fb9c f3f3 	sdiv	r3, ip, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 80089fc:	fb0e f303 	mul.w	r3, lr, r3
 8008a00:	6203      	str	r3, [r0, #32]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8008a02:	8541      	strh	r1, [r0, #42]	@ 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8008a04:	6242      	str	r2, [r0, #36]	@ 0x24
    }
 8008a06:	e7ef      	b.n	80089e8 <VSS_SetMecAcceleration+0x54>
 8008a08:	10624dd3 	.word	0x10624dd3

08008a0c <VSS_SetStartTransition>:
    /* nothing to do */
  }
  else
  {
#endif
    if (true == bCommand)
 8008a0c:	b151      	cbz	r1, 8008a24 <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionStarted = true;

      if (0 == pHandle->hTransitionSteps)
 8008a0e:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
      pHandle->bTransitionStarted = true;
 8008a12:	2201      	movs	r2, #1
 8008a14:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
      if (0 == pHandle->hTransitionSteps)
 8008a18:	b923      	cbnz	r3, 8008a24 <VSS_SetStartTransition+0x18>
      {
        pHandle->bTransitionEnded = true;
 8008a1a:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
        pHandle->_Super.bSpeedErrorNumber = 0U;
 8008a1e:	7003      	strb	r3, [r0, #0]
        bAux = false;
 8008a20:	4618      	mov	r0, r3
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
  return (bAux);
}
 8008a22:	4770      	bx	lr
  bool bAux = true;
 8008a24:	2001      	movs	r0, #1
 8008a26:	4770      	bx	lr

08008a28 <VSS_TransitionEnded>:
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  return ((MC_NULL == pHandle) ? false : pHandle->bTransitionEnded);
#else
  return (pHandle->bTransitionEnded);
#endif
}
 8008a28:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop

08008a30 <memset>:
 8008a30:	4402      	add	r2, r0
 8008a32:	4603      	mov	r3, r0
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d100      	bne.n	8008a3a <memset+0xa>
 8008a38:	4770      	bx	lr
 8008a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8008a3e:	e7f9      	b.n	8008a34 <memset+0x4>

08008a40 <__libc_init_array>:
 8008a40:	b570      	push	{r4, r5, r6, lr}
 8008a42:	4d0d      	ldr	r5, [pc, #52]	@ (8008a78 <__libc_init_array+0x38>)
 8008a44:	4c0d      	ldr	r4, [pc, #52]	@ (8008a7c <__libc_init_array+0x3c>)
 8008a46:	1b64      	subs	r4, r4, r5
 8008a48:	10a4      	asrs	r4, r4, #2
 8008a4a:	2600      	movs	r6, #0
 8008a4c:	42a6      	cmp	r6, r4
 8008a4e:	d109      	bne.n	8008a64 <__libc_init_array+0x24>
 8008a50:	4d0b      	ldr	r5, [pc, #44]	@ (8008a80 <__libc_init_array+0x40>)
 8008a52:	4c0c      	ldr	r4, [pc, #48]	@ (8008a84 <__libc_init_array+0x44>)
 8008a54:	f000 f826 	bl	8008aa4 <_init>
 8008a58:	1b64      	subs	r4, r4, r5
 8008a5a:	10a4      	asrs	r4, r4, #2
 8008a5c:	2600      	movs	r6, #0
 8008a5e:	42a6      	cmp	r6, r4
 8008a60:	d105      	bne.n	8008a6e <__libc_init_array+0x2e>
 8008a62:	bd70      	pop	{r4, r5, r6, pc}
 8008a64:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a68:	4798      	blx	r3
 8008a6a:	3601      	adds	r6, #1
 8008a6c:	e7ee      	b.n	8008a4c <__libc_init_array+0xc>
 8008a6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a72:	4798      	blx	r3
 8008a74:	3601      	adds	r6, #1
 8008a76:	e7f2      	b.n	8008a5e <__libc_init_array+0x1e>
 8008a78:	08008d2c 	.word	0x08008d2c
 8008a7c:	08008d2c 	.word	0x08008d2c
 8008a80:	08008d2c 	.word	0x08008d2c
 8008a84:	08008d30 	.word	0x08008d30

08008a88 <memcpy>:
 8008a88:	440a      	add	r2, r1
 8008a8a:	4291      	cmp	r1, r2
 8008a8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a90:	d100      	bne.n	8008a94 <memcpy+0xc>
 8008a92:	4770      	bx	lr
 8008a94:	b510      	push	{r4, lr}
 8008a96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a9e:	4291      	cmp	r1, r2
 8008aa0:	d1f9      	bne.n	8008a96 <memcpy+0xe>
 8008aa2:	bd10      	pop	{r4, pc}

08008aa4 <_init>:
 8008aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa6:	bf00      	nop
 8008aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aaa:	bc08      	pop	{r3}
 8008aac:	469e      	mov	lr, r3
 8008aae:	4770      	bx	lr

08008ab0 <_fini>:
 8008ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab2:	bf00      	nop
 8008ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ab6:	bc08      	pop	{r3}
 8008ab8:	469e      	mov	lr, r3
 8008aba:	4770      	bx	lr
