INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/new/2to1Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_one_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/sources_1/imports/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/new/Edge_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_dect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/Desktop/p2_5/p2_5.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/Desktop/p3_12/p3_12.srcs/sources_1/imports/new/Ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/Desktop/p2_5/p2_5.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/Desktop/p2_5/p2_5.srcs/sources_1/new/adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/new/control_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/Desktop/p3_12/p3_12.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/new/rand_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/new/score_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/imports/Desktop/p3_12/p3_12.srcs/sources_1/imports/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/new/target_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_num
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sources_1/new/toplvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplvl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kho29/Desktop/p4_19/p4_19.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
