.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* UartDebug_RXInternalInterrupt */
.set UartDebug_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UartDebug_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UartDebug_RXInternalInterrupt__INTC_MASK, 0x40000
.set UartDebug_RXInternalInterrupt__INTC_NUMBER, 18
.set UartDebug_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UartDebug_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set UartDebug_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UartDebug_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UartDebug_TXInternalInterrupt */
.set UartDebug_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UartDebug_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UartDebug_TXInternalInterrupt__INTC_MASK, 0x80000
.set UartDebug_TXInternalInterrupt__INTC_NUMBER, 19
.set UartDebug_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UartDebug_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set UartDebug_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UartDebug_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UartXbee_RXInternalInterrupt */
.set UartXbee_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UartXbee_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UartXbee_RXInternalInterrupt__INTC_MASK, 0x1000000
.set UartXbee_RXInternalInterrupt__INTC_NUMBER, 24
.set UartXbee_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UartXbee_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set UartXbee_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UartXbee_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UartXbee_TXInternalInterrupt */
.set UartXbee_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UartXbee_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UartXbee_TXInternalInterrupt__INTC_MASK, 0x2000000
.set UartXbee_TXInternalInterrupt__INTC_NUMBER, 25
.set UartXbee_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UartXbee_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set UartXbee_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UartXbee_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TimerMainTick_TimerUDB */
.set TimerMainTick_TimerUDB_nrstSts_stsreg__0__MASK, 0x01
.set TimerMainTick_TimerUDB_nrstSts_stsreg__0__POS, 0
.set TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set TimerMainTick_TimerUDB_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set TimerMainTick_TimerUDB_nrstSts_stsreg__2__MASK, 0x04
.set TimerMainTick_TimerUDB_nrstSts_stsreg__2__POS, 2
.set TimerMainTick_TimerUDB_nrstSts_stsreg__3__MASK, 0x08
.set TimerMainTick_TimerUDB_nrstSts_stsreg__3__POS, 3
.set TimerMainTick_TimerUDB_nrstSts_stsreg__MASK, 0x0D
.set TimerMainTick_TimerUDB_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set TimerMainTick_TimerUDB_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set TimerMainTick_TimerUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set TimerMainTick_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB08_F1

/* UartDebug_IntClock */
.set UartDebug_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UartDebug_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UartDebug_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UartDebug_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UartDebug_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UartDebug_IntClock__PM_ACT_MSK, 0x02
.set UartDebug_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UartDebug_IntClock__PM_STBY_MSK, 0x02

/* UartXbee_IntClock */
.set UartXbee_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UartXbee_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UartXbee_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UartXbee_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UartXbee_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UartXbee_IntClock__PM_ACT_MSK, 0x04
.set UartXbee_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UartXbee_IntClock__PM_STBY_MSK, 0x04

/* PinLightSkirting */
.set PinLightSkirting__0__MASK, 0x40
.set PinLightSkirting__0__PC, CYREG_PRT0_PC6
.set PinLightSkirting__0__PORT, 0
.set PinLightSkirting__0__SHIFT, 6
.set PinLightSkirting__AG, CYREG_PRT0_AG
.set PinLightSkirting__AMUX, CYREG_PRT0_AMUX
.set PinLightSkirting__BIE, CYREG_PRT0_BIE
.set PinLightSkirting__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PinLightSkirting__BYP, CYREG_PRT0_BYP
.set PinLightSkirting__CTL, CYREG_PRT0_CTL
.set PinLightSkirting__DM0, CYREG_PRT0_DM0
.set PinLightSkirting__DM1, CYREG_PRT0_DM1
.set PinLightSkirting__DM2, CYREG_PRT0_DM2
.set PinLightSkirting__DR, CYREG_PRT0_DR
.set PinLightSkirting__INP_DIS, CYREG_PRT0_INP_DIS
.set PinLightSkirting__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PinLightSkirting__LCD_EN, CYREG_PRT0_LCD_EN
.set PinLightSkirting__MASK, 0x40
.set PinLightSkirting__PORT, 0
.set PinLightSkirting__PRT, CYREG_PRT0_PRT
.set PinLightSkirting__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PinLightSkirting__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PinLightSkirting__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PinLightSkirting__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PinLightSkirting__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PinLightSkirting__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PinLightSkirting__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PinLightSkirting__PS, CYREG_PRT0_PS
.set PinLightSkirting__SHIFT, 6
.set PinLightSkirting__SLW, CYREG_PRT0_SLW

/* IsrMotionSensor */
.set IsrMotionSensor__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IsrMotionSensor__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IsrMotionSensor__INTC_MASK, 0x400
.set IsrMotionSensor__INTC_NUMBER, 10
.set IsrMotionSensor__INTC_PRIOR_NUM, 7
.set IsrMotionSensor__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set IsrMotionSensor__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IsrMotionSensor__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PinMotionSensor */
.set PinMotionSensor__0__MASK, 0x02
.set PinMotionSensor__0__PC, CYREG_PRT6_PC1
.set PinMotionSensor__0__PORT, 6
.set PinMotionSensor__0__SHIFT, 1
.set PinMotionSensor__AG, CYREG_PRT6_AG
.set PinMotionSensor__AMUX, CYREG_PRT6_AMUX
.set PinMotionSensor__BIE, CYREG_PRT6_BIE
.set PinMotionSensor__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PinMotionSensor__BYP, CYREG_PRT6_BYP
.set PinMotionSensor__CTL, CYREG_PRT6_CTL
.set PinMotionSensor__DM0, CYREG_PRT6_DM0
.set PinMotionSensor__DM1, CYREG_PRT6_DM1
.set PinMotionSensor__DM2, CYREG_PRT6_DM2
.set PinMotionSensor__DR, CYREG_PRT6_DR
.set PinMotionSensor__INP_DIS, CYREG_PRT6_INP_DIS
.set PinMotionSensor__INTSTAT, CYREG_PICU6_INTSTAT
.set PinMotionSensor__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PinMotionSensor__LCD_EN, CYREG_PRT6_LCD_EN
.set PinMotionSensor__MASK, 0x02
.set PinMotionSensor__PORT, 6
.set PinMotionSensor__PRT, CYREG_PRT6_PRT
.set PinMotionSensor__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PinMotionSensor__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PinMotionSensor__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PinMotionSensor__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PinMotionSensor__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PinMotionSensor__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PinMotionSensor__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PinMotionSensor__PS, CYREG_PRT6_PS
.set PinMotionSensor__SHIFT, 1
.set PinMotionSensor__SLW, CYREG_PRT6_SLW
.set PinMotionSensor__SNAP, CYREG_PICU6_SNAP

/* PwmMotor_PWMUDB */
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PwmMotor_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PwmMotor_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PwmMotor_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PwmMotor_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* PwmPiezo_PWMUDB */
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set PwmPiezo_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB14_A0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB14_A1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB14_D0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB14_D1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB14_F0
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB14_F1
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PwmPiezo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set PwmPiezo_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB14_ST

/* UartDebug_BUART */
.set UartDebug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UartDebug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UartDebug_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set UartDebug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UartDebug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set UartDebug_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UartDebug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UartDebug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UartDebug_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set UartDebug_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UartDebug_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set UartDebug_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UartDebug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UartDebug_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set UartDebug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UartDebug_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UartDebug_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UartDebug_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UartDebug_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UartDebug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UartDebug_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UartDebug_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UartDebug_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UartDebug_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set UartDebug_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set UartDebug_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UartDebug_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set UartDebug_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set UartDebug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UartDebug_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UartDebug_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set UartDebug_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set UartDebug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UartDebug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UartDebug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UartDebug_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UartDebug_BUART_sRX_RxSts__3__MASK, 0x08
.set UartDebug_BUART_sRX_RxSts__3__POS, 3
.set UartDebug_BUART_sRX_RxSts__4__MASK, 0x10
.set UartDebug_BUART_sRX_RxSts__4__POS, 4
.set UartDebug_BUART_sRX_RxSts__5__MASK, 0x20
.set UartDebug_BUART_sRX_RxSts__5__POS, 5
.set UartDebug_BUART_sRX_RxSts__MASK, 0x38
.set UartDebug_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UartDebug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UartDebug_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UartDebug_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UartDebug_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UartDebug_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UartDebug_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UartDebug_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UartDebug_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UartDebug_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UartDebug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UartDebug_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UartDebug_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UartDebug_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UartDebug_BUART_sTX_TxSts__0__MASK, 0x01
.set UartDebug_BUART_sTX_TxSts__0__POS, 0
.set UartDebug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UartDebug_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UartDebug_BUART_sTX_TxSts__1__MASK, 0x02
.set UartDebug_BUART_sTX_TxSts__1__POS, 1
.set UartDebug_BUART_sTX_TxSts__2__MASK, 0x04
.set UartDebug_BUART_sTX_TxSts__2__POS, 2
.set UartDebug_BUART_sTX_TxSts__3__MASK, 0x08
.set UartDebug_BUART_sTX_TxSts__3__POS, 3
.set UartDebug_BUART_sTX_TxSts__MASK, 0x0F
.set UartDebug_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UartDebug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UartDebug_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB07_A0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB07_A1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB07_D0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB07_D1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB07_F0
.set UartDebug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB07_F1

/* AdcSar_ADC_SAR */
.set AdcSar_ADC_SAR__CLK, CYREG_SAR0_CLK
.set AdcSar_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set AdcSar_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set AdcSar_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set AdcSar_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set AdcSar_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set AdcSar_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set AdcSar_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set AdcSar_ADC_SAR__CSR7, CYREG_SAR0_CSR7
.set AdcSar_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set AdcSar_ADC_SAR__PM_ACT_MSK, 0x01
.set AdcSar_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set AdcSar_ADC_SAR__PM_STBY_MSK, 0x01
.set AdcSar_ADC_SAR__SW0, CYREG_SAR0_SW0
.set AdcSar_ADC_SAR__SW2, CYREG_SAR0_SW2
.set AdcSar_ADC_SAR__SW3, CYREG_SAR0_SW3
.set AdcSar_ADC_SAR__SW4, CYREG_SAR0_SW4
.set AdcSar_ADC_SAR__SW6, CYREG_SAR0_SW6
.set AdcSar_ADC_SAR__TR0, CYREG_SAR0_TR0
.set AdcSar_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR0_TR0
.set AdcSar_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR0_TR1
.set AdcSar_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set AdcSar_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* AdcSar_theACLK */
.set AdcSar_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set AdcSar_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set AdcSar_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set AdcSar_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set AdcSar_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set AdcSar_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set AdcSar_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set AdcSar_theACLK__PM_ACT_MSK, 0x01
.set AdcSar_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set AdcSar_theACLK__PM_STBY_MSK, 0x01

/* PinUartDebugRx */
.set PinUartDebugRx__0__MASK, 0x20
.set PinUartDebugRx__0__PC, CYREG_PRT6_PC5
.set PinUartDebugRx__0__PORT, 6
.set PinUartDebugRx__0__SHIFT, 5
.set PinUartDebugRx__AG, CYREG_PRT6_AG
.set PinUartDebugRx__AMUX, CYREG_PRT6_AMUX
.set PinUartDebugRx__BIE, CYREG_PRT6_BIE
.set PinUartDebugRx__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PinUartDebugRx__BYP, CYREG_PRT6_BYP
.set PinUartDebugRx__CTL, CYREG_PRT6_CTL
.set PinUartDebugRx__DM0, CYREG_PRT6_DM0
.set PinUartDebugRx__DM1, CYREG_PRT6_DM1
.set PinUartDebugRx__DM2, CYREG_PRT6_DM2
.set PinUartDebugRx__DR, CYREG_PRT6_DR
.set PinUartDebugRx__INP_DIS, CYREG_PRT6_INP_DIS
.set PinUartDebugRx__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PinUartDebugRx__LCD_EN, CYREG_PRT6_LCD_EN
.set PinUartDebugRx__MASK, 0x20
.set PinUartDebugRx__PORT, 6
.set PinUartDebugRx__PRT, CYREG_PRT6_PRT
.set PinUartDebugRx__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PinUartDebugRx__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PinUartDebugRx__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PinUartDebugRx__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PinUartDebugRx__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PinUartDebugRx__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PinUartDebugRx__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PinUartDebugRx__PS, CYREG_PRT6_PS
.set PinUartDebugRx__SHIFT, 5
.set PinUartDebugRx__SLW, CYREG_PRT6_SLW

/* PinUartDebugTx */
.set PinUartDebugTx__0__MASK, 0x10
.set PinUartDebugTx__0__PC, CYREG_PRT6_PC4
.set PinUartDebugTx__0__PORT, 6
.set PinUartDebugTx__0__SHIFT, 4
.set PinUartDebugTx__AG, CYREG_PRT6_AG
.set PinUartDebugTx__AMUX, CYREG_PRT6_AMUX
.set PinUartDebugTx__BIE, CYREG_PRT6_BIE
.set PinUartDebugTx__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PinUartDebugTx__BYP, CYREG_PRT6_BYP
.set PinUartDebugTx__CTL, CYREG_PRT6_CTL
.set PinUartDebugTx__DM0, CYREG_PRT6_DM0
.set PinUartDebugTx__DM1, CYREG_PRT6_DM1
.set PinUartDebugTx__DM2, CYREG_PRT6_DM2
.set PinUartDebugTx__DR, CYREG_PRT6_DR
.set PinUartDebugTx__INP_DIS, CYREG_PRT6_INP_DIS
.set PinUartDebugTx__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PinUartDebugTx__LCD_EN, CYREG_PRT6_LCD_EN
.set PinUartDebugTx__MASK, 0x10
.set PinUartDebugTx__PORT, 6
.set PinUartDebugTx__PRT, CYREG_PRT6_PRT
.set PinUartDebugTx__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PinUartDebugTx__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PinUartDebugTx__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PinUartDebugTx__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PinUartDebugTx__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PinUartDebugTx__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PinUartDebugTx__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PinUartDebugTx__PS, CYREG_PRT6_PS
.set PinUartDebugTx__SHIFT, 4
.set PinUartDebugTx__SLW, CYREG_PRT6_SLW

/* UartXbee_BUART */
.set UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UartXbee_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UartXbee_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UartXbee_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UartXbee_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UartXbee_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UartXbee_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UartXbee_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UartXbee_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UartXbee_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UartXbee_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UartXbee_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UartXbee_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UartXbee_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UartXbee_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UartXbee_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UartXbee_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UartXbee_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UartXbee_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UartXbee_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UartXbee_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UartXbee_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UartXbee_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UartXbee_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UartXbee_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UartXbee_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UartXbee_BUART_sRX_RxSts__3__MASK, 0x08
.set UartXbee_BUART_sRX_RxSts__3__POS, 3
.set UartXbee_BUART_sRX_RxSts__4__MASK, 0x10
.set UartXbee_BUART_sRX_RxSts__4__POS, 4
.set UartXbee_BUART_sRX_RxSts__5__MASK, 0x20
.set UartXbee_BUART_sRX_RxSts__5__POS, 5
.set UartXbee_BUART_sRX_RxSts__MASK, 0x38
.set UartXbee_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UartXbee_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UartXbee_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UartXbee_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UartXbee_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UartXbee_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UartXbee_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UartXbee_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UartXbee_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UartXbee_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UartXbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UartXbee_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UartXbee_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UartXbee_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UartXbee_BUART_sTX_TxSts__0__MASK, 0x01
.set UartXbee_BUART_sTX_TxSts__0__POS, 0
.set UartXbee_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UartXbee_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UartXbee_BUART_sTX_TxSts__1__MASK, 0x02
.set UartXbee_BUART_sTX_TxSts__1__POS, 1
.set UartXbee_BUART_sTX_TxSts__2__MASK, 0x04
.set UartXbee_BUART_sTX_TxSts__2__POS, 2
.set UartXbee_BUART_sTX_TxSts__3__MASK, 0x08
.set UartXbee_BUART_sTX_TxSts__3__POS, 3
.set UartXbee_BUART_sTX_TxSts__MASK, 0x0F
.set UartXbee_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UartXbee_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UartXbee_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UartXbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UartXbee_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set UartXbee_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set UartXbee_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UartXbee_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* ClockPwmPiezo */
.set ClockPwmPiezo__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ClockPwmPiezo__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ClockPwmPiezo__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ClockPwmPiezo__CFG2_SRC_SEL_MASK, 0x07
.set ClockPwmPiezo__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ClockPwmPiezo__PM_ACT_MSK, 0x01
.set ClockPwmPiezo__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ClockPwmPiezo__PM_STBY_MSK, 0x01

/* PinLightFront */
.set PinLightFront__0__MASK, 0x10
.set PinLightFront__0__PC, CYREG_PRT0_PC4
.set PinLightFront__0__PORT, 0
.set PinLightFront__0__SHIFT, 4
.set PinLightFront__AG, CYREG_PRT0_AG
.set PinLightFront__AMUX, CYREG_PRT0_AMUX
.set PinLightFront__BIE, CYREG_PRT0_BIE
.set PinLightFront__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PinLightFront__BYP, CYREG_PRT0_BYP
.set PinLightFront__CTL, CYREG_PRT0_CTL
.set PinLightFront__DM0, CYREG_PRT0_DM0
.set PinLightFront__DM1, CYREG_PRT0_DM1
.set PinLightFront__DM2, CYREG_PRT0_DM2
.set PinLightFront__DR, CYREG_PRT0_DR
.set PinLightFront__INP_DIS, CYREG_PRT0_INP_DIS
.set PinLightFront__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PinLightFront__LCD_EN, CYREG_PRT0_LCD_EN
.set PinLightFront__MASK, 0x10
.set PinLightFront__PORT, 0
.set PinLightFront__PRT, CYREG_PRT0_PRT
.set PinLightFront__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PinLightFront__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PinLightFront__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PinLightFront__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PinLightFront__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PinLightFront__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PinLightFront__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PinLightFront__PS, CYREG_PRT0_PS
.set PinLightFront__SHIFT, 4
.set PinLightFront__SLW, CYREG_PRT0_SLW

/* PinUartXbeeRx */
.set PinUartXbeeRx__0__MASK, 0x04
.set PinUartXbeeRx__0__PC, CYREG_PRT2_PC2
.set PinUartXbeeRx__0__PORT, 2
.set PinUartXbeeRx__0__SHIFT, 2
.set PinUartXbeeRx__AG, CYREG_PRT2_AG
.set PinUartXbeeRx__AMUX, CYREG_PRT2_AMUX
.set PinUartXbeeRx__BIE, CYREG_PRT2_BIE
.set PinUartXbeeRx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PinUartXbeeRx__BYP, CYREG_PRT2_BYP
.set PinUartXbeeRx__CTL, CYREG_PRT2_CTL
.set PinUartXbeeRx__DM0, CYREG_PRT2_DM0
.set PinUartXbeeRx__DM1, CYREG_PRT2_DM1
.set PinUartXbeeRx__DM2, CYREG_PRT2_DM2
.set PinUartXbeeRx__DR, CYREG_PRT2_DR
.set PinUartXbeeRx__INP_DIS, CYREG_PRT2_INP_DIS
.set PinUartXbeeRx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PinUartXbeeRx__LCD_EN, CYREG_PRT2_LCD_EN
.set PinUartXbeeRx__MASK, 0x04
.set PinUartXbeeRx__PORT, 2
.set PinUartXbeeRx__PRT, CYREG_PRT2_PRT
.set PinUartXbeeRx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PinUartXbeeRx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PinUartXbeeRx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PinUartXbeeRx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PinUartXbeeRx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PinUartXbeeRx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PinUartXbeeRx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PinUartXbeeRx__PS, CYREG_PRT2_PS
.set PinUartXbeeRx__SHIFT, 2
.set PinUartXbeeRx__SLW, CYREG_PRT2_SLW

/* PinUartXbeeTx */
.set PinUartXbeeTx__0__MASK, 0x02
.set PinUartXbeeTx__0__PC, CYREG_PRT2_PC1
.set PinUartXbeeTx__0__PORT, 2
.set PinUartXbeeTx__0__SHIFT, 1
.set PinUartXbeeTx__AG, CYREG_PRT2_AG
.set PinUartXbeeTx__AMUX, CYREG_PRT2_AMUX
.set PinUartXbeeTx__BIE, CYREG_PRT2_BIE
.set PinUartXbeeTx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PinUartXbeeTx__BYP, CYREG_PRT2_BYP
.set PinUartXbeeTx__CTL, CYREG_PRT2_CTL
.set PinUartXbeeTx__DM0, CYREG_PRT2_DM0
.set PinUartXbeeTx__DM1, CYREG_PRT2_DM1
.set PinUartXbeeTx__DM2, CYREG_PRT2_DM2
.set PinUartXbeeTx__DR, CYREG_PRT2_DR
.set PinUartXbeeTx__INP_DIS, CYREG_PRT2_INP_DIS
.set PinUartXbeeTx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PinUartXbeeTx__LCD_EN, CYREG_PRT2_LCD_EN
.set PinUartXbeeTx__MASK, 0x02
.set PinUartXbeeTx__PORT, 2
.set PinUartXbeeTx__PRT, CYREG_PRT2_PRT
.set PinUartXbeeTx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PinUartXbeeTx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PinUartXbeeTx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PinUartXbeeTx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PinUartXbeeTx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PinUartXbeeTx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PinUartXbeeTx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PinUartXbeeTx__PS, CYREG_PRT2_PS
.set PinUartXbeeTx__SHIFT, 1
.set PinUartXbeeTx__SLW, CYREG_PRT2_SLW

/* PinLedOrange */
.set PinLedOrange__0__MASK, 0x40
.set PinLedOrange__0__PC, CYREG_PRT2_PC6
.set PinLedOrange__0__PORT, 2
.set PinLedOrange__0__SHIFT, 6
.set PinLedOrange__AG, CYREG_PRT2_AG
.set PinLedOrange__AMUX, CYREG_PRT2_AMUX
.set PinLedOrange__BIE, CYREG_PRT2_BIE
.set PinLedOrange__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PinLedOrange__BYP, CYREG_PRT2_BYP
.set PinLedOrange__CTL, CYREG_PRT2_CTL
.set PinLedOrange__DM0, CYREG_PRT2_DM0
.set PinLedOrange__DM1, CYREG_PRT2_DM1
.set PinLedOrange__DM2, CYREG_PRT2_DM2
.set PinLedOrange__DR, CYREG_PRT2_DR
.set PinLedOrange__INP_DIS, CYREG_PRT2_INP_DIS
.set PinLedOrange__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PinLedOrange__LCD_EN, CYREG_PRT2_LCD_EN
.set PinLedOrange__MASK, 0x40
.set PinLedOrange__PORT, 2
.set PinLedOrange__PRT, CYREG_PRT2_PRT
.set PinLedOrange__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PinLedOrange__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PinLedOrange__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PinLedOrange__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PinLedOrange__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PinLedOrange__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PinLedOrange__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PinLedOrange__PS, CYREG_PRT2_PS
.set PinLedOrange__SHIFT, 6
.set PinLedOrange__SLW, CYREG_PRT2_SLW

/* PinLightRear */
.set PinLightRear__0__MASK, 0x20
.set PinLightRear__0__PC, CYREG_PRT0_PC5
.set PinLightRear__0__PORT, 0
.set PinLightRear__0__SHIFT, 5
.set PinLightRear__AG, CYREG_PRT0_AG
.set PinLightRear__AMUX, CYREG_PRT0_AMUX
.set PinLightRear__BIE, CYREG_PRT0_BIE
.set PinLightRear__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PinLightRear__BYP, CYREG_PRT0_BYP
.set PinLightRear__CTL, CYREG_PRT0_CTL
.set PinLightRear__DM0, CYREG_PRT0_DM0
.set PinLightRear__DM1, CYREG_PRT0_DM1
.set PinLightRear__DM2, CYREG_PRT0_DM2
.set PinLightRear__DR, CYREG_PRT0_DR
.set PinLightRear__INP_DIS, CYREG_PRT0_INP_DIS
.set PinLightRear__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PinLightRear__LCD_EN, CYREG_PRT0_LCD_EN
.set PinLightRear__MASK, 0x20
.set PinLightRear__PORT, 0
.set PinLightRear__PRT, CYREG_PRT0_PRT
.set PinLightRear__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PinLightRear__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PinLightRear__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PinLightRear__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PinLightRear__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PinLightRear__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PinLightRear__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PinLightRear__PS, CYREG_PRT0_PS
.set PinLightRear__SHIFT, 5
.set PinLightRear__SLW, CYREG_PRT0_SLW

/* PinXbeeSleep */
.set PinXbeeSleep__0__MASK, 0x01
.set PinXbeeSleep__0__PC, CYREG_PRT2_PC0
.set PinXbeeSleep__0__PORT, 2
.set PinXbeeSleep__0__SHIFT, 0
.set PinXbeeSleep__AG, CYREG_PRT2_AG
.set PinXbeeSleep__AMUX, CYREG_PRT2_AMUX
.set PinXbeeSleep__BIE, CYREG_PRT2_BIE
.set PinXbeeSleep__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PinXbeeSleep__BYP, CYREG_PRT2_BYP
.set PinXbeeSleep__CTL, CYREG_PRT2_CTL
.set PinXbeeSleep__DM0, CYREG_PRT2_DM0
.set PinXbeeSleep__DM1, CYREG_PRT2_DM1
.set PinXbeeSleep__DM2, CYREG_PRT2_DM2
.set PinXbeeSleep__DR, CYREG_PRT2_DR
.set PinXbeeSleep__INP_DIS, CYREG_PRT2_INP_DIS
.set PinXbeeSleep__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PinXbeeSleep__LCD_EN, CYREG_PRT2_LCD_EN
.set PinXbeeSleep__MASK, 0x01
.set PinXbeeSleep__PORT, 2
.set PinXbeeSleep__PRT, CYREG_PRT2_PRT
.set PinXbeeSleep__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PinXbeeSleep__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PinXbeeSleep__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PinXbeeSleep__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PinXbeeSleep__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PinXbeeSleep__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PinXbeeSleep__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PinXbeeSleep__PS, CYREG_PRT2_PS
.set PinXbeeSleep__SHIFT, 0
.set PinXbeeSleep__SLW, CYREG_PRT2_SLW

/* IsrMainTick */
.set IsrMainTick__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set IsrMainTick__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set IsrMainTick__INTC_MASK, 0x200000
.set IsrMainTick__INTC_NUMBER, 21
.set IsrMainTick__INTC_PRIOR_NUM, 7
.set IsrMainTick__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set IsrMainTick__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set IsrMainTick__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PinBattVolt */
.set PinBattVolt__0__MASK, 0x04
.set PinBattVolt__0__PC, CYREG_PRT0_PC2
.set PinBattVolt__0__PORT, 0
.set PinBattVolt__0__SHIFT, 2
.set PinBattVolt__AG, CYREG_PRT0_AG
.set PinBattVolt__AMUX, CYREG_PRT0_AMUX
.set PinBattVolt__BIE, CYREG_PRT0_BIE
.set PinBattVolt__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PinBattVolt__BYP, CYREG_PRT0_BYP
.set PinBattVolt__CTL, CYREG_PRT0_CTL
.set PinBattVolt__DM0, CYREG_PRT0_DM0
.set PinBattVolt__DM1, CYREG_PRT0_DM1
.set PinBattVolt__DM2, CYREG_PRT0_DM2
.set PinBattVolt__DR, CYREG_PRT0_DR
.set PinBattVolt__INP_DIS, CYREG_PRT0_INP_DIS
.set PinBattVolt__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PinBattVolt__LCD_EN, CYREG_PRT0_LCD_EN
.set PinBattVolt__MASK, 0x04
.set PinBattVolt__PORT, 0
.set PinBattVolt__PRT, CYREG_PRT0_PRT
.set PinBattVolt__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PinBattVolt__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PinBattVolt__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PinBattVolt__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PinBattVolt__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PinBattVolt__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PinBattVolt__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PinBattVolt__PS, CYREG_PRT0_PS
.set PinBattVolt__SHIFT, 2
.set PinBattVolt__SLW, CYREG_PRT0_SLW

/* PinLedGreen */
.set PinLedGreen__0__MASK, 0x80
.set PinLedGreen__0__PC, CYREG_PRT2_PC7
.set PinLedGreen__0__PORT, 2
.set PinLedGreen__0__SHIFT, 7
.set PinLedGreen__AG, CYREG_PRT2_AG
.set PinLedGreen__AMUX, CYREG_PRT2_AMUX
.set PinLedGreen__BIE, CYREG_PRT2_BIE
.set PinLedGreen__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PinLedGreen__BYP, CYREG_PRT2_BYP
.set PinLedGreen__CTL, CYREG_PRT2_CTL
.set PinLedGreen__DM0, CYREG_PRT2_DM0
.set PinLedGreen__DM1, CYREG_PRT2_DM1
.set PinLedGreen__DM2, CYREG_PRT2_DM2
.set PinLedGreen__DR, CYREG_PRT2_DR
.set PinLedGreen__INP_DIS, CYREG_PRT2_INP_DIS
.set PinLedGreen__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PinLedGreen__LCD_EN, CYREG_PRT2_LCD_EN
.set PinLedGreen__MASK, 0x80
.set PinLedGreen__PORT, 2
.set PinLedGreen__PRT, CYREG_PRT2_PRT
.set PinLedGreen__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PinLedGreen__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PinLedGreen__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PinLedGreen__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PinLedGreen__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PinLedGreen__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PinLedGreen__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PinLedGreen__PS, CYREG_PRT2_PS
.set PinLedGreen__SHIFT, 7
.set PinLedGreen__SLW, CYREG_PRT2_SLW

/* PinPwmMotor */
.set PinPwmMotor__0__MASK, 0x40
.set PinPwmMotor__0__PC, CYREG_PRT12_PC6
.set PinPwmMotor__0__PORT, 12
.set PinPwmMotor__0__SHIFT, 6
.set PinPwmMotor__AG, CYREG_PRT12_AG
.set PinPwmMotor__BIE, CYREG_PRT12_BIE
.set PinPwmMotor__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PinPwmMotor__BYP, CYREG_PRT12_BYP
.set PinPwmMotor__DM0, CYREG_PRT12_DM0
.set PinPwmMotor__DM1, CYREG_PRT12_DM1
.set PinPwmMotor__DM2, CYREG_PRT12_DM2
.set PinPwmMotor__DR, CYREG_PRT12_DR
.set PinPwmMotor__INP_DIS, CYREG_PRT12_INP_DIS
.set PinPwmMotor__MASK, 0x40
.set PinPwmMotor__PORT, 12
.set PinPwmMotor__PRT, CYREG_PRT12_PRT
.set PinPwmMotor__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PinPwmMotor__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PinPwmMotor__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PinPwmMotor__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PinPwmMotor__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PinPwmMotor__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PinPwmMotor__PS, CYREG_PRT12_PS
.set PinPwmMotor__SHIFT, 6
.set PinPwmMotor__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PinPwmMotor__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PinPwmMotor__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PinPwmMotor__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PinPwmMotor__SLW, CYREG_PRT12_SLW

/* PinPwmPiezo */
.set PinPwmPiezo__0__MASK, 0x10
.set PinPwmPiezo__0__PC, CYREG_PRT4_PC4
.set PinPwmPiezo__0__PORT, 4
.set PinPwmPiezo__0__SHIFT, 4
.set PinPwmPiezo__AG, CYREG_PRT4_AG
.set PinPwmPiezo__AMUX, CYREG_PRT4_AMUX
.set PinPwmPiezo__BIE, CYREG_PRT4_BIE
.set PinPwmPiezo__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PinPwmPiezo__BYP, CYREG_PRT4_BYP
.set PinPwmPiezo__CTL, CYREG_PRT4_CTL
.set PinPwmPiezo__DM0, CYREG_PRT4_DM0
.set PinPwmPiezo__DM1, CYREG_PRT4_DM1
.set PinPwmPiezo__DM2, CYREG_PRT4_DM2
.set PinPwmPiezo__DR, CYREG_PRT4_DR
.set PinPwmPiezo__INP_DIS, CYREG_PRT4_INP_DIS
.set PinPwmPiezo__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PinPwmPiezo__LCD_EN, CYREG_PRT4_LCD_EN
.set PinPwmPiezo__MASK, 0x10
.set PinPwmPiezo__PORT, 4
.set PinPwmPiezo__PRT, CYREG_PRT4_PRT
.set PinPwmPiezo__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PinPwmPiezo__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PinPwmPiezo__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PinPwmPiezo__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PinPwmPiezo__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PinPwmPiezo__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PinPwmPiezo__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PinPwmPiezo__PS, CYREG_PRT4_PS
.set PinPwmPiezo__SHIFT, 4
.set PinPwmPiezo__SLW, CYREG_PRT4_SLW

/* AdcSar_IRQ */
.set AdcSar_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set AdcSar_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set AdcSar_IRQ__INTC_MASK, 0x1000
.set AdcSar_IRQ__INTC_NUMBER, 12
.set AdcSar_IRQ__INTC_PRIOR_NUM, 7
.set AdcSar_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set AdcSar_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set AdcSar_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PinLedRed */
.set PinLedRed__0__MASK, 0x20
.set PinLedRed__0__PC, CYREG_PRT2_PC5
.set PinLedRed__0__PORT, 2
.set PinLedRed__0__SHIFT, 5
.set PinLedRed__AG, CYREG_PRT2_AG
.set PinLedRed__AMUX, CYREG_PRT2_AMUX
.set PinLedRed__BIE, CYREG_PRT2_BIE
.set PinLedRed__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PinLedRed__BYP, CYREG_PRT2_BYP
.set PinLedRed__CTL, CYREG_PRT2_CTL
.set PinLedRed__DM0, CYREG_PRT2_DM0
.set PinLedRed__DM1, CYREG_PRT2_DM1
.set PinLedRed__DM2, CYREG_PRT2_DM2
.set PinLedRed__DR, CYREG_PRT2_DR
.set PinLedRed__INP_DIS, CYREG_PRT2_INP_DIS
.set PinLedRed__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PinLedRed__LCD_EN, CYREG_PRT2_LCD_EN
.set PinLedRed__MASK, 0x20
.set PinLedRed__PORT, 2
.set PinLedRed__PRT, CYREG_PRT2_PRT
.set PinLedRed__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PinLedRed__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PinLedRed__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PinLedRed__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PinLedRed__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PinLedRed__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PinLedRed__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PinLedRed__PS, CYREG_PRT2_PS
.set PinLedRed__SHIFT, 5
.set PinLedRed__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set CYDEV_BOOTLOADER_CHECKSUM_BASIC, 0
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_APPLICATION_ID, 0x0000
.set CYDEV_APPLICATION_VERSION, 0x0000
.set CYDEV_BOOTLOADER_CHECKSUM, CYDEV_BOOTLOADER_CHECKSUM_BASIC
.set CYDEV_BOOTLOADER_CHECKSUM_CRC, 1
.set CYDEV_BOOTLOADER_FAST_VERIFY, 0
.set CYDEV_BOOTLOADER_VERSION, 0x0000
.set CYDEV_BOOTLOADER_WAIT_COMMAND, 1
.set CYDEV_BOOTLOADER_WAIT_TIME, 200
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E136069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CUSTOM_ID, 0x00000000
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x0400
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x1000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CyBtldr_Custom_Interface, CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
