/*!
 * \file
 *
 * Copyright (c) 2010 Johann A. Briffa
 *
 * This file is part of SimCommSys.
 *
 * SimCommSys is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * SimCommSys is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with SimCommSys.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "dvbcrsc.h"
#include <iostream>
#include <sstream>

namespace libcomm
{

using libbase::vector;

const libbase::serializer dvbcrsc::shelper("fsm", "dvbcrsc", dvbcrsc::create);

const int dvbcrsc::csct[7][8] = {{0, 1, 2, 3, 4, 5, 6, 7},
                                 {0, 6, 4, 2, 7, 1, 3, 5},
                                 {0, 3, 7, 4, 5, 6, 2, 1},
                                 {0, 5, 3, 6, 2, 7, 1, 4},
                                 {0, 4, 1, 5, 6, 2, 7, 3},
                                 {0, 2, 5, 7, 1, 3, 4, 6},
                                 {0, 7, 6, 1, 3, 4, 5, 2}};

const int dvbcrsc::k = 2;
const int dvbcrsc::n = 4;
const int dvbcrsc::nu = 3;

// initialization

dvbcrsc::dvbcrsc() : reg(0, nu) {}

// finite state machine functions - resetting

void dvbcrsc::reset()
{
    fsm::reset();
    reg = 0;
}

void dvbcrsc::reset(const vector<int>& state)
{
    fsm::reset(state);
    reg = fsm::convert(state, 2);
}

void dvbcrsc::resetcircular(const vector<int>& zerostate, int n)
{
    // TODO: check input state is valid
    // circulation state is obtainable only if the sequence length is not
    // a multiple of the period
    assert(n % 7 != 0);
    // lookup the circulation state and set accordingly
    reset(fsm::convert(csct[n % 7][fsm::convert(zerostate, 2)], nu, 2));
}

// finite state machine functions - state advance etc.

void dvbcrsc::advance(vector<int>& input)
{
    fsm::advance(input);
    // ref: ETSI EN 301 790 V1.4.1 (2005-04)
    // ip[0] = A, ip[1] = B
    assert(input(0) != fsm::tail && input(1) != fsm::tail);
    // process input
    libbase::bitfield ip = libbase::bitfield(vector<bool>(input));
    // compute the shift-register left input
    libbase::bitfield lsi =
        ((ip.extract(0) ^ ip.extract(1)) + reg) * libbase::bitfield("1101");
    // do the shift
    reg = lsi >> reg;
    // apply the second input
    reg ^= (libbase::bitfield("0") + ip.extract(1) + ip.extract(1));
}

vector<int> dvbcrsc::output(const vector<int>& input) const
{
    // ref: ETSI EN 301 790 V1.4.1 (2005-04)
    // ip[0] = A, ip[1] = B
    assert(input(0) != fsm::tail && input(1) != fsm::tail);
    // process input
    libbase::bitfield ip = libbase::bitfield(vector<bool>(input));
    // compute the shift-register left input
    libbase::bitfield lsi =
        ((ip.extract(0) ^ ip.extract(1)) + reg) * libbase::bitfield("1101");
    // determine output
    // since the code is systematic, the first (low-order) op is the input
    libbase::bitfield op = ip;
    // low-order parity is Y
    op = (lsi + reg) * libbase::bitfield("1011") + op;
    // next is W
    op = (lsi + reg) * libbase::bitfield("1001") + op;
    return vector<int>(op.asvector());
}

vector<int> dvbcrsc::state() const { return vector<int>(reg.asvector()); }

// description output

std::string dvbcrsc::description() const
{
    std::ostringstream sout;
    sout << "DVB-Standard Circular RSC Code";
    return sout.str();
}

// object serialization - saving

std::ostream& dvbcrsc::serialize(std::ostream& sout) const { return sout; }

// object serialization - loading

std::istream& dvbcrsc::serialize(std::istream& sin) { return sin; }

} // namespace libcomm
