$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Wed Nov 16 13:59:16 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module alu_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ NZVC [3] $end
$var wire 1 % NZVC [2] $end
$var wire 1 & NZVC [1] $end
$var wire 1 ' NZVC [0] $end
$var wire 1 ( Result [7] $end
$var wire 1 ) Result [6] $end
$var wire 1 * Result [5] $end
$var wire 1 + Result [4] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [2] $end
$var wire 1 . Result [1] $end
$var wire 1 / Result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 Result[0]~output_o $end
$var wire 1 8 Result[1]~output_o $end
$var wire 1 9 Result[2]~output_o $end
$var wire 1 : Result[3]~output_o $end
$var wire 1 ; Result[4]~output_o $end
$var wire 1 < Result[5]~output_o $end
$var wire 1 = Result[6]~output_o $end
$var wire 1 > Result[7]~output_o $end
$var wire 1 ? NZVC[0]~output_o $end
$var wire 1 @ NZVC[1]~output_o $end
$var wire 1 A NZVC[2]~output_o $end
$var wire 1 B NZVC[3]~output_o $end
$var wire 1 C B[0]~input_o $end
$var wire 1 D ALU_Sel[0]~input_o $end
$var wire 1 E ALU_Sel[2]~input_o $end
$var wire 1 F ALU_Sel[1]~input_o $end
$var wire 1 G Add0|auto_generated|_~0_combout $end
$var wire 1 H A[0]~input_o $end
$var wire 1 I Equal0~0_combout $end
$var wire 1 J Add0|auto_generated|result_int[0]~1_cout $end
$var wire 1 K Add0|auto_generated|result_int[1]~2_combout $end
$var wire 1 L Equal0~1_combout $end
$var wire 1 M Equal0~1clkctrl_outclk $end
$var wire 1 N Result[0]$latch~combout $end
$var wire 1 O A[1]~input_o $end
$var wire 1 P B[1]~input_o $end
$var wire 1 Q Add0|auto_generated|_~1_combout $end
$var wire 1 R Add0|auto_generated|result_int[1]~3 $end
$var wire 1 S Add0|auto_generated|result_int[2]~4_combout $end
$var wire 1 T Result[1]$latch~combout $end
$var wire 1 U A[2]~input_o $end
$var wire 1 V B[2]~input_o $end
$var wire 1 W Add0|auto_generated|_~2_combout $end
$var wire 1 X Add0|auto_generated|result_int[2]~5 $end
$var wire 1 Y Add0|auto_generated|result_int[3]~6_combout $end
$var wire 1 Z Result[2]$latch~combout $end
$var wire 1 [ A[3]~input_o $end
$var wire 1 \ B[3]~input_o $end
$var wire 1 ] Add0|auto_generated|_~3_combout $end
$var wire 1 ^ Add0|auto_generated|result_int[3]~7 $end
$var wire 1 _ Add0|auto_generated|result_int[4]~8_combout $end
$var wire 1 ` Result[3]$latch~combout $end
$var wire 1 a A[4]~input_o $end
$var wire 1 b B[4]~input_o $end
$var wire 1 c Add0|auto_generated|_~4_combout $end
$var wire 1 d Add0|auto_generated|result_int[4]~9 $end
$var wire 1 e Add0|auto_generated|result_int[5]~10_combout $end
$var wire 1 f Result[4]$latch~combout $end
$var wire 1 g A[5]~input_o $end
$var wire 1 h B[5]~input_o $end
$var wire 1 i Add0|auto_generated|_~5_combout $end
$var wire 1 j Add0|auto_generated|result_int[5]~11 $end
$var wire 1 k Add0|auto_generated|result_int[6]~12_combout $end
$var wire 1 l Result[5]$latch~combout $end
$var wire 1 m A[6]~input_o $end
$var wire 1 n B[6]~input_o $end
$var wire 1 o Add0|auto_generated|_~6_combout $end
$var wire 1 p Add0|auto_generated|result_int[6]~13 $end
$var wire 1 q Add0|auto_generated|result_int[7]~14_combout $end
$var wire 1 r Result[6]$latch~combout $end
$var wire 1 s A[7]~input_o $end
$var wire 1 t B[7]~input_o $end
$var wire 1 u Add0|auto_generated|_~7_combout $end
$var wire 1 v Add0|auto_generated|result_int[7]~15 $end
$var wire 1 w Add0|auto_generated|result_int[8]~16_combout $end
$var wire 1 x Result[7]$latch~combout $end
$var wire 1 y Add0|auto_generated|result_int[8]~17 $end
$var wire 1 z Add0|auto_generated|result_int[9]~18_combout $end
$var wire 1 { NZVC[0]$latch~combout $end
$var wire 1 | LessThan0~1_cout $end
$var wire 1 } LessThan0~3_cout $end
$var wire 1 ~ LessThan0~5_cout $end
$var wire 1 !! LessThan0~7_cout $end
$var wire 1 "! LessThan0~9_cout $end
$var wire 1 #! LessThan0~11_cout $end
$var wire 1 $! LessThan0~13_cout $end
$var wire 1 %! LessThan0~14_combout $end
$var wire 1 &! Add1~1 $end
$var wire 1 '! Add1~3 $end
$var wire 1 (! Add1~5 $end
$var wire 1 )! Add1~7 $end
$var wire 1 *! Add1~9 $end
$var wire 1 +! Add1~11 $end
$var wire 1 ,! Add1~13 $end
$var wire 1 -! Add1~14_combout $end
$var wire 1 .! NZVC[1]~1_combout $end
$var wire 1 /! NZVC[1]~2_combout $end
$var wire 1 0! Add0~1 $end
$var wire 1 1! Add0~3 $end
$var wire 1 2! Add0~5 $end
$var wire 1 3! Add0~7 $end
$var wire 1 4! Add0~9 $end
$var wire 1 5! Add0~11 $end
$var wire 1 6! Add0~13 $end
$var wire 1 7! Add0~14_combout $end
$var wire 1 8! NZVC[1]~0_combout $end
$var wire 1 9! NZVC[1]$latch~combout $end
$var wire 1 :! Add1~6_combout $end
$var wire 1 ;! Add1~8_combout $end
$var wire 1 <! Add1~4_combout $end
$var wire 1 =! Add1~10_combout $end
$var wire 1 >! NZVC[2]~7_combout $end
$var wire 1 ?! Add1~0_combout $end
$var wire 1 @! Add1~2_combout $end
$var wire 1 A! NZVC[2]~6_combout $end
$var wire 1 B! Add1~12_combout $end
$var wire 1 C! Add0~12_combout $end
$var wire 1 D! Add0~2_combout $end
$var wire 1 E! Add0~0_combout $end
$var wire 1 F! NZVC[2]~3_combout $end
$var wire 1 G! Add0~6_combout $end
$var wire 1 H! Add0~8_combout $end
$var wire 1 I! Add0~10_combout $end
$var wire 1 J! Add0~4_combout $end
$var wire 1 K! NZVC[2]~4_combout $end
$var wire 1 L! NZVC[2]~5_combout $end
$var wire 1 M! NZVC[2]~8_combout $end
$var wire 1 N! NZVC[2]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111 !
b0 "
b1111111 #
0'
1&
0%
1$
0/
1.
1-
1,
1+
1*
1)
1(
x0
01
12
x3
14
15
16
07
18
19
1:
1;
1<
1=
1>
0?
1@
0A
1B
1C
0D
0E
0F
0G
1H
1I
0J
0K
1L
1M
0N
1O
1P
0Q
0R
1S
1T
1U
1V
0W
1X
1Y
1Z
1[
1\
0]
0^
1_
1`
1a
1b
0c
1d
1e
1f
1g
1h
0i
0j
1k
1l
1m
1n
0o
1p
1q
1r
0s
0t
1u
0v
1w
1x
0y
0z
0{
0|
1}
0~
1!!
0"!
1#!
0$!
0%!
1&!
0'!
1(!
0)!
1*!
0+!
1,!
0-!
1.!
1/!
10!
01!
12!
03!
14!
05!
16!
17!
08!
19!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
1C!
1D!
0E!
0F!
1G!
1H!
1I!
1J!
0K!
0L!
0M!
0N!
$end
#1000000
