$date
	Tue Nov 10 22:57:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RegisterFileTest_v $end
$var wire 64 ! BusB [63:0] $end
$var wire 64 " BusA [63:0] $end
$var reg 64 # BusW [63:0] $end
$var reg 1 $ Clk $end
$var reg 5 % RA [4:0] $end
$var reg 5 & RB [4:0] $end
$var reg 5 ' RW [4:0] $end
$var reg 1 ( RegWr $end
$var reg 8 ) passed [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
b0 '
b0 &
b0 %
1$
b0 #
bx "
bx !
$end
#10000
b0 "
b0 !
b11111 %
b11111 &
b11111 '
#20000
b10 )
#30000
0$
#40000
b100 )
b10010001101000101011001111000 #
1(
1$
#50000
0$
#60000
bx "
bx !
b0 %
b0 &
b0 '
b0 #
b110 )
1$
#70000
b0 "
b0 !
0$
#80000
b1 '
b1 #
1$
#90000
0$
#100000
b10 '
b10 #
1$
#110000
0$
#120000
b11 '
b11 #
1$
#130000
0$
#140000
b100 '
b100 #
1$
#150000
0$
#160000
b101 '
b101 #
1$
#170000
0$
#180000
b110 '
b110 #
1$
#190000
0$
#200000
b111 '
b111 #
1$
#210000
0$
#220000
b1000 '
b1000 #
1$
#230000
0$
#240000
b1001 '
b1001 #
1$
#250000
0$
#260000
b1010 '
b1010 #
1$
#270000
0$
#280000
b1011 '
b1011 #
1$
#290000
0$
#300000
b1100 '
b1100 #
1$
#310000
0$
#320000
b1101 '
b1101 #
1$
#330000
0$
#340000
b1110 '
b1110 #
1$
#350000
0$
#360000
b1111 '
b1111 #
1$
#370000
0$
#380000
b10000 '
b10000 #
1$
#390000
0$
#400000
b10001 '
b10001 #
1$
#410000
0$
#420000
b10010 '
b10010 #
1$
#430000
0$
#440000
b10011 '
b10011 #
1$
#450000
0$
#460000
b10100 '
b10100 #
1$
#470000
0$
#480000
b10101 '
b10101 #
1$
#490000
0$
#500000
b10110 '
b10110 #
1$
#510000
0$
#520000
b10111 '
b10111 #
1$
#530000
0$
#540000
b11000 '
b11000 #
1$
#550000
0$
#560000
b11001 '
b11001 #
1$
#570000
0$
#580000
b11010 '
b11010 #
1$
#590000
0$
#600000
b11011 '
b11011 #
1$
#610000
0$
#620000
b11100 '
b11100 #
1$
#630000
0$
#640000
b11101 '
b11101 #
1$
#650000
0$
#660000
b11110 '
b11110 #
1$
#670000
0$
#680000
b11111 '
b11111 #
1$
#690000
0$
#700000
b1 "
b10 !
b1 %
b10 &
b1 '
b10010001101000101011001111000 #
1$
#704000
b1000 )
#710000
b10010001101000101011001111000 "
0$
#720000
b11 "
b100 !
b11 %
b100 &
b11 '
0(
b1010 )
1$
#724000
b1100 )
#730000
0$
#740000
b101 "
b110 !
b101 %
b110 &
b1110 )
1$
#744000
b10000 )
#750000
0$
#760000
b111 "
b1000 !
b111 %
b1000 &
b10010 )
1$
#764000
b10100 )
#770000
0$
#780000
b1001 "
b1010 !
b1001 %
b1010 &
b10110 )
1$
#784000
b11000 )
#790000
0$
#800000
b1011 "
b1100 !
b1011 %
b1100 &
b11010 )
1$
#804000
b11100 )
#810000
0$
#820000
b1101 "
b1110 !
b1101 %
b1110 &
b11110 )
1$
#824000
b100000 )
#830000
0$
#840000
b1111 "
b10000 !
b1111 %
b10000 &
b100010 )
1$
#844000
b100100 )
#850000
0$
#860000
b10001 "
b10010 !
b10001 %
b10010 &
b100110 )
1$
#864000
b101000 )
#870000
0$
#880000
b10011 "
b10100 !
b10011 %
b10100 &
b101010 )
1$
#884000
b101100 )
#890000
0$
#900000
b10101 "
b10110 !
b10101 %
b10110 &
b101110 )
1$
#904000
b110000 )
#910000
0$
#920000
b10111 "
b11000 !
b10111 %
b11000 &
b110010 )
1$
#924000
b110100 )
#930000
0$
#940000
b11001 "
b11010 !
b11001 %
b11010 &
b110110 )
1$
#944000
b111000 )
#950000
0$
#960000
b11011 "
b11100 !
b11011 %
b11100 &
b111010 )
1$
#964000
b111100 )
#970000
0$
#980000
b11101 "
b11110 !
b11101 %
b11110 &
b111110 )
1$
#984000
b1000000 )
#990000
0$
#1000000
b0 "
b0 !
b11111 %
b11111 &
b1000010 )
1$
#1004000
b1000011 )
#1010000
0$
#1020000
b1000100 )
1$
