Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 16:21:39 2019
| Host         : DESKTOP-6RNCOV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_HDMI_wrapper_timing_summary_routed.rpt -pb Testing_HDMI_wrapper_timing_summary_routed.pb -rpx Testing_HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_HDMI_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 631 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.144        0.000                      0                 1147        0.051        0.000                      0                 1147        1.500        0.000                       0                   643  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
sys_clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0    {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                            {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.000         
  clk_out3_Testing_HDMI_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out4_Testing_HDMI_clk_wiz_0_0_1  {0.000 30.000}       60.000          16.667          
  clkfbout_Testing_HDMI_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0         29.574        0.000                      0                  146        0.186        0.000                      0                  146       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0          1.477        0.000                      0                   39        0.208        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0          3.909        0.000                      0                  765        0.123        0.000                      0                  765        4.500        0.000                       0                   441  
  clk_out4_Testing_HDMI_clk_wiz_0_0         54.919        0.000                      0                  196        0.273        0.000                      0                  196       29.500        0.000                       0                    70  
  clkfbout_Testing_HDMI_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0_1       29.576        0.000                      0                  146        0.186        0.000                      0                  146       19.500        0.000                       0                    91  
  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.477        0.000                      0                   39        0.208        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out3_Testing_HDMI_clk_wiz_0_0_1        3.910        0.000                      0                  765        0.123        0.000                      0                  765        4.500        0.000                       0                   441  
  clk_out4_Testing_HDMI_clk_wiz_0_0_1       54.921        0.000                      0                  196        0.273        0.000                      0                  196       29.500        0.000                       0                    70  
  clkfbout_Testing_HDMI_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0          2.702        0.000                      0                   24        0.384        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0         29.574        0.000                      0                  146        0.096        0.000                      0                  146  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0          2.702        0.000                      0                   24        0.384        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0          1.144        0.000                      0                   30        0.119        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.146        0.000                      0                   30        0.121        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.477        0.000                      0                   39        0.145        0.000                      0                   39  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0          4.334        0.000                      0                   79        0.274        0.000                      0                   79  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          3.909        0.000                      0                  765        0.051        0.000                      0                  765  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0          4.336        0.000                      0                   79        0.276        0.000                      0                   79  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out4_Testing_HDMI_clk_wiz_0_0         54.919        0.000                      0                  196        0.177        0.000                      0                  196  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1       29.574        0.000                      0                  146        0.096        0.000                      0                  146  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1        2.704        0.000                      0                   24        0.386        0.000                      0                   24  
clk_out3_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0_1        2.704        0.000                      0                   24        0.386        0.000                      0                   24  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.144        0.000                      0                   30        0.119        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.477        0.000                      0                   39        0.145        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.146        0.000                      0                   30        0.121        0.000                      0                   30  
clk_out3_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        3.909        0.000                      0                  765        0.051        0.000                      0                  765  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.334        0.000                      0                   79        0.274        0.000                      0                   79  
clk_out4_Testing_HDMI_clk_wiz_0_0_1  clk_out3_Testing_HDMI_clk_wiz_0_0_1        4.336        0.000                      0                   79        0.276        0.000                      0                   79  
clk_out4_Testing_HDMI_clk_wiz_0_0    clk_out4_Testing_HDMI_clk_wiz_0_0_1       54.919        0.000                      0                  196        0.177        0.000                      0                  196  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.574ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 2.156ns (21.048%)  route 8.087ns (78.952%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.778     8.783    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.481     9.388    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[2]_i_1__0_n_0
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X106Y88        FDSE (Setup_fdse_C_D)       -0.067    38.962    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 29.574    

Slack (MET) :             29.954ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 2.278ns (23.029%)  route 7.614ns (76.971%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.345     4.565    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.897 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.656     5.553    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I0_O)        0.124     5.677 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.836     6.513    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           1.035     7.671    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I2_O)        0.152     7.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.887     8.710    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y88        LUT3 (Prop_lut3_I0_O)        0.326     9.036 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.036    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.077    38.991    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 29.954    

Slack (MET) :             29.969ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 2.304ns (23.231%)  route 7.614ns (76.769%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.345     4.565    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.897 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.656     5.553    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I0_O)        0.124     5.677 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.836     6.513    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           1.035     7.671    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I2_O)        0.152     7.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.887     8.710    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.352     9.062 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.062    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.118    39.032    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 29.969    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 1.940ns (19.487%)  route 8.015ns (80.513%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/Q
                         net (fo=13, routed)          1.780     1.382    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[1]
    SLICE_X111Y88        LUT3 (Prop_lut3_I2_O)        0.124     1.506 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.642     2.148    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.272 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.941     3.212    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X108Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.362 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           0.870     4.233    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I2_O)        0.328     4.561 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.880     5.441    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I2_O)        0.124     5.565 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.832     6.397    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X107Y87        LUT3 (Prop_lut3_I1_O)        0.124     6.521 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.799     7.319    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X108Y86        LUT3 (Prop_lut3_I1_O)        0.153     7.472 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           1.272     8.744    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X108Y87        LUT4 (Prop_lut4_I0_O)        0.357     9.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.101    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.090    38.987    
    SLICE_X108Y87        FDRE (Setup_fdre_C_D)        0.118    39.105    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.119ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 2.570ns (26.234%)  route 7.227ns (73.766%))
  Logic Levels:           8  (LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.862     8.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT3 (Prop_lut3_I2_O)        0.326     8.942 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.942    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.031    39.062    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                 30.119    

Slack (MET) :             30.135ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.825ns  (logic 2.598ns (26.444%)  route 7.227ns (73.556%))
  Logic Levels:           8  (LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.862     8.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.354     8.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.970    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.075    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 30.135    

Slack (MET) :             30.156ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 2.182ns (23.101%)  route 7.263ns (76.899%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.052     8.058    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.150     8.208 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.382     8.590    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X106Y88        FDRE (Setup_fdre_C_D)       -0.283    38.746    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 30.156    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 2.280ns (23.742%)  route 7.323ns (76.258%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.846     7.852    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y88        LUT3 (Prop_lut3_I1_O)        0.124     7.976 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_2__0/O
                         net (fo=1, routed)           0.648     8.624    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_2__0_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I0_O)        0.124     8.748 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.748    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X103Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X103Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X103Y88        FDRE (Setup_fdre_C_D)        0.031    38.945    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.274ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.570ns (26.655%)  route 7.072ns (73.345%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.707     8.461    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I2_O)        0.326     8.787 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.787    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.031    39.062    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 30.274    

Slack (MET) :             30.344ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.156ns (22.525%)  route 7.416ns (77.475%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.587     8.592    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.124     8.716 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.000     8.716    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.090    39.030    
    SLICE_X107Y89        FDSE (Setup_fdse_C_D)        0.031    39.061    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.061    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 30.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=10, routed)          0.133    -0.322    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X112Y95        LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.277    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.249    -0.582    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.120    -0.462    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.199%)  route 0.185ns (49.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.185    -0.271    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.440    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.545%)  route 0.154ns (40.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=7, routed)           0.154    -0.313    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.905    -0.835    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.274    -0.560    
    SLICE_X108Y94        FDRE (Hold_fdre_C_D)         0.120    -0.440    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.783%)  route 0.166ns (47.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y96        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=9, routed)           0.166    -0.288    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X110Y95        FDRE (Hold_fdre_C_D)         0.092    -0.487    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.355    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]
    SLICE_X109Y92        LUT6 (Prop_lut6_I3_O)        0.098    -0.257 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.290    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]
    SLICE_X109Y92        LUT5 (Prop_lut5_I2_O)        0.049    -0.241 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.241    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.762%)  route 0.173ns (48.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.173    -0.283    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X107Y90        LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.091    -0.493    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.290    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]
    SLICE_X109Y92        LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.245    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.644%)  route 0.174ns (48.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=6, routed)           0.174    -0.280    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X110Y94        FDRE (Hold_fdre_C_D)         0.092    -0.503    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.149%)  route 0.170ns (44.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/Q
                         net (fo=8, routed)           0.170    -0.261    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]_0
    SLICE_X111Y94        LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.252    -0.579    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.092    -0.487    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y94    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y94    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y94    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.580ns (27.924%)  route 1.497ns (72.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.497     1.097    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT3 (Prop_lut3_I1_O)        0.124     1.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.029     3.044    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.608ns (28.883%)  route 1.497ns (71.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.497     1.097    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT3 (Prop_lut3_I1_O)        0.152     1.249 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.249    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     3.090    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.580ns (27.724%)  route 1.512ns (72.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.512     1.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.124     1.236 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.236    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.077     3.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.092    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.606ns (28.611%)  route 1.512ns (71.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.512     1.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.150     1.262 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.262    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     3.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.642ns (33.639%)  route 1.266ns (66.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.549     1.052    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.607     3.119    
                         clock uncertainty           -0.063     3.055    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.067     2.988    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.988    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.580ns (30.334%)  route 1.332ns (69.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.332     0.932    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT2 (Prop_lut2_I0_O)        0.124     1.056 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.056    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.031     3.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          3.046    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.359    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[3]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.101    -0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.466    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.272    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[3]
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.043    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131    -0.467    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.335%)  route 0.178ns (45.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.178    -0.256    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.048    -0.208 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.450    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.272    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[7]
    SLICE_X108Y89        LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121    -0.477    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.043    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.468    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT4 (Prop_lut4_I1_O)        0.043    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.468    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.714%)  route 0.154ns (38.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.154    -0.296    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I2_O)        0.101    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.131    -0.467    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.045    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.478    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.120    -0.479    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.143    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[8]
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.098    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.256ns (52.794%)  route 2.911ns (47.206%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.236 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.236    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_6
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 3.235ns (52.633%)  route 2.911ns (47.367%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.215 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.215    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_4
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 3.161ns (52.056%)  route 2.911ns (47.944%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.141 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_5
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.145ns (51.929%)  route 2.911ns (48.071%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.125 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.125    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_7
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 3.142ns (51.905%)  route 2.911ns (48.095%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.122 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.122    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_6
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 3.121ns (51.738%)  route 2.911ns (48.262%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.101 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.101    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_4
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.472ns (81.400%)  route 0.108ns (18.600%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.348    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.188 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.188    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.149 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.071 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.483ns (81.747%)  route 0.108ns (18.253%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.348    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.188 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.188    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.149 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.071 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_5
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.405%)  route 0.214ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=2, routed)           0.214    -0.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg_n_0_[9]
    SLICE_X103Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X103Y99        FDRE (Hold_fdre_C_D)         0.022    -0.335    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[5]
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.075    -0.400    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[7]
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.076    -0.399    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[6]
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.071    -0.404    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/Q
                         net (fo=5, routed)           0.099    -0.355    Testing_HDMI_i/Gamelogic2_0/inst/data3[11]
    SLICE_X108Y97        LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210[11]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.120    -0.462    Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.716    -0.515    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/Q
                         net (fo=1, routed)           0.116    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[27]
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.993    -0.747    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
                         clock pessimism              0.271    -0.476    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.063    -0.413    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.716    -0.515    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[28]
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.993    -0.747    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
                         clock pessimism              0.271    -0.476    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.063    -0.413    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.718    -0.513    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.293    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[31]
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.064    -0.449    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y109   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y109   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y110   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y105   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y105   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y105   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y105   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y106   Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       54.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.350ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.704ns (17.035%)  route 3.429ns (82.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.770     3.280    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y100       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 55.350    

Slack (MET) :             55.350ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.704ns (17.035%)  route 3.429ns (82.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.770     3.280    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y100       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 55.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.470%)  route 0.178ns (43.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.261    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]
    SLICE_X108Y101       LUT4 (Prop_lut4_I1_O)        0.045    -0.216 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_2/O
                         net (fo=2, routed)           0.067    -0.149    Testing_HDMI_i/clean_button_0/inst/down_press_i_2_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I1_O)        0.045    -0.104 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.104    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                         clock pessimism              0.251    -0.497    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.120    -0.377    Testing_HDMI_i/clean_button_0/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.311    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.266 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.202 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.879    -0.861    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.237    -0.623    
    SLICE_X104Y93        FDSE (Hold_fdse_C_D)         0.134    -0.489    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y94        FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.311    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X104Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.266 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.202 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.879    -0.861    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.237    -0.623    
    SLICE_X104Y94        FDSE (Hold_fdse_C_D)         0.134    -0.489    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X104Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X104Y91        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X104Y92        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X103Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X103Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y94        FDSE (Hold_fdse_C_D)         0.105    -0.518    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X103Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y95        FDSE (Hold_fdse_C_D)         0.105    -0.518    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X103Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X103Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y92        FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X103Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X103Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y93        FDSE (Hold_fdse_C_D)         0.105    -0.518    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.202    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X107Y101       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.094 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X107Y101       FDSE (Hold_fdse_C_D)         0.105    -0.408    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y94    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y94    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y94    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y94    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y93    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y92    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y94    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y94    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y92    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y92    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y92    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.576ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 2.156ns (21.048%)  route 8.087ns (78.952%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.778     8.783    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.481     9.388    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[2]_i_1__0_n_0
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.088    39.031    
    SLICE_X106Y88        FDSE (Setup_fdse_C_D)       -0.067    38.964    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         38.964    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 29.576    

Slack (MET) :             29.956ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 2.278ns (23.029%)  route 7.614ns (76.971%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.345     4.565    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.897 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.656     5.553    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I0_O)        0.124     5.677 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.836     6.513    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           1.035     7.671    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I2_O)        0.152     7.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.887     8.710    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y88        LUT3 (Prop_lut3_I0_O)        0.326     9.036 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.036    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.088    38.916    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.077    38.993    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 29.956    

Slack (MET) :             29.971ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 2.304ns (23.231%)  route 7.614ns (76.769%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.345     4.565    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.897 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.656     5.553    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I0_O)        0.124     5.677 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.836     6.513    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           1.035     7.671    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I2_O)        0.152     7.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.887     8.710    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.352     9.062 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.062    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.088    38.916    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.118    39.034    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.034    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 29.971    

Slack (MET) :             30.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 1.940ns (19.487%)  route 8.015ns (80.513%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/Q
                         net (fo=13, routed)          1.780     1.382    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[1]
    SLICE_X111Y88        LUT3 (Prop_lut3_I2_O)        0.124     1.506 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.642     2.148    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.272 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.941     3.212    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X108Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.362 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           0.870     4.233    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I2_O)        0.328     4.561 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.880     5.441    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I2_O)        0.124     5.565 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.832     6.397    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X107Y87        LUT3 (Prop_lut3_I1_O)        0.124     6.521 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.799     7.319    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X108Y86        LUT3 (Prop_lut3_I1_O)        0.153     7.472 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           1.272     8.744    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X108Y87        LUT4 (Prop_lut4_I0_O)        0.357     9.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.101    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.088    38.989    
    SLICE_X108Y87        FDRE (Setup_fdre_C_D)        0.118    39.107    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.107    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                 30.006    

Slack (MET) :             30.121ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 2.570ns (26.234%)  route 7.227ns (73.766%))
  Logic Levels:           8  (LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.862     8.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT3 (Prop_lut3_I2_O)        0.326     8.942 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.942    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.088    39.033    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.031    39.064    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                 30.121    

Slack (MET) :             30.137ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.825ns  (logic 2.598ns (26.444%)  route 7.227ns (73.556%))
  Logic Levels:           8  (LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.862     8.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.354     8.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.970    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.088    39.033    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.075    39.108    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 30.137    

Slack (MET) :             30.158ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 2.182ns (23.101%)  route 7.263ns (76.899%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.052     8.058    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.150     8.208 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.382     8.590    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.088    39.031    
    SLICE_X106Y88        FDRE (Setup_fdre_C_D)       -0.283    38.748    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 30.158    

Slack (MET) :             30.199ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 2.280ns (23.742%)  route 7.323ns (76.258%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.846     7.852    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y88        LUT3 (Prop_lut3_I1_O)        0.124     7.976 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_2__0/O
                         net (fo=1, routed)           0.648     8.624    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_2__0_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I0_O)        0.124     8.748 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.748    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X103Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X103Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.088    38.916    
    SLICE_X103Y88        FDRE (Setup_fdre_C_D)        0.031    38.947    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 30.199    

Slack (MET) :             30.276ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.570ns (26.655%)  route 7.072ns (73.345%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.707     8.461    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I2_O)        0.326     8.787 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.787    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.088    39.033    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.031    39.064    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 30.276    

Slack (MET) :             30.346ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.156ns (22.525%)  route 7.416ns (77.475%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.587     8.592    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.124     8.716 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.000     8.716    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.088    39.032    
    SLICE_X107Y89        FDSE (Setup_fdse_C_D)        0.031    39.063    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.063    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 30.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=10, routed)          0.133    -0.322    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X112Y95        LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.277    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.249    -0.582    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.120    -0.462    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.199%)  route 0.185ns (49.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.185    -0.271    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.440    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.545%)  route 0.154ns (40.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=7, routed)           0.154    -0.313    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.905    -0.835    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.274    -0.560    
    SLICE_X108Y94        FDRE (Hold_fdre_C_D)         0.120    -0.440    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.783%)  route 0.166ns (47.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y96        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=9, routed)           0.166    -0.288    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X110Y95        FDRE (Hold_fdre_C_D)         0.092    -0.487    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.355    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]
    SLICE_X109Y92        LUT6 (Prop_lut6_I3_O)        0.098    -0.257 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.290    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]
    SLICE_X109Y92        LUT5 (Prop_lut5_I2_O)        0.049    -0.241 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.241    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.107    -0.490    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.762%)  route 0.173ns (48.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.173    -0.283    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X107Y90        LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.091    -0.493    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.290    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]
    SLICE_X109Y92        LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.245    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.644%)  route 0.174ns (48.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=6, routed)           0.174    -0.280    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X110Y94        FDRE (Hold_fdre_C_D)         0.092    -0.503    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.149%)  route 0.170ns (44.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/Q
                         net (fo=8, routed)           0.170    -0.261    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]_0
    SLICE_X111Y94        LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.252    -0.579    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.092    -0.487    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y94    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y94    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y89    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y88    Testing_HDMI_i/HDMI_test_0/inst/red_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y94    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y90    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X106Y88    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.081    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.557    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.081    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.557    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.081    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.557    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.081    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.557    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.580ns (27.924%)  route 1.497ns (72.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.497     1.097    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT3 (Prop_lut3_I1_O)        0.124     1.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.016    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.029     3.045    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.608ns (28.883%)  route 1.497ns (71.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.497     1.097    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT3 (Prop_lut3_I1_O)        0.152     1.249 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.249    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.016    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     3.091    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.091    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.580ns (27.724%)  route 1.512ns (72.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.512     1.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.124     1.236 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.236    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.016    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.077     3.093    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.093    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.606ns (28.611%)  route 1.512ns (71.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.512     1.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.150     1.262 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.262    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.016    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     3.134    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.134    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.642ns (33.639%)  route 1.266ns (66.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.549     1.052    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.607     3.119    
                         clock uncertainty           -0.063     3.056    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.067     2.989    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.989    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.580ns (30.334%)  route 1.332ns (69.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.332     0.932    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT2 (Prop_lut2_I0_O)        0.124     1.056 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.056    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.016    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.031     3.047    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.359    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[3]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.101    -0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.466    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.272    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[3]
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.043    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131    -0.467    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.335%)  route 0.178ns (45.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.178    -0.256    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.048    -0.208 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.450    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.272    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[7]
    SLICE_X108Y89        LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121    -0.477    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.043    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.468    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT4 (Prop_lut4_I1_O)        0.043    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.468    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.714%)  route 0.154ns (38.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.154    -0.296    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I2_O)        0.101    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.131    -0.467    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.045    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.478    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.120    -0.479    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.143    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[8]
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.098    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.092    -0.505    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y19   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y88    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y89    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y90    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.256ns (52.794%)  route 2.911ns (47.206%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.236 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.236    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_6
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 3.235ns (52.633%)  route 2.911ns (47.367%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.215 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.215    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_4
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 3.161ns (52.056%)  route 2.911ns (47.944%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.141 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_5
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.145ns (51.929%)  route 2.911ns (48.071%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.125 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.125    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_7
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.071     9.084    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 3.142ns (51.905%)  route 2.911ns (48.095%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.122 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.122    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_6
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.071     9.085    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.062     9.147    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 3.121ns (51.738%)  route 2.911ns (48.262%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.101 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.101    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_4
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.071     9.085    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.062     9.147    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.071     9.085    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.656    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.071     9.085    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.656    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.071     9.085    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.656    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.071     9.085    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.656    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.472ns (81.400%)  route 0.108ns (18.600%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.348    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.188 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.188    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.149 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.071 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.483ns (81.747%)  route 0.108ns (18.253%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.348    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.188 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.188    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.149 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.071 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_5
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/C
                         clock pessimism              0.504    -0.244    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.139    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.405%)  route 0.214ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=2, routed)           0.214    -0.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg_n_0_[9]
    SLICE_X103Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.504    -0.357    
    SLICE_X103Y99        FDRE (Hold_fdre_C_D)         0.022    -0.335    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[5]
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.075    -0.400    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[7]
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.076    -0.399    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[6]
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.071    -0.404    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/Q
                         net (fo=5, routed)           0.099    -0.355    Testing_HDMI_i/Gamelogic2_0/inst/data3[11]
    SLICE_X108Y97        LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210[11]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.120    -0.462    Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.716    -0.515    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/Q
                         net (fo=1, routed)           0.116    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[27]
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.993    -0.747    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
                         clock pessimism              0.271    -0.476    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.063    -0.413    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.716    -0.515    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[28]
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.993    -0.747    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
                         clock pessimism              0.271    -0.476    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.063    -0.413    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.718    -0.513    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.293    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[31]
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.064    -0.449    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y109   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y109   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y110   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y105   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y99    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X106Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y98    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y105   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y105   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y103   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y105   Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y106   Testing_HDMI_i/Gamelogic2_0/inst/RandSeed_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       54.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.921ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.094    59.054    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.625    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.625    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.921    

Slack (MET) :             54.921ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.094    59.054    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.625    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.625    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.921    

Slack (MET) :             54.921ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.094    59.054    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.625    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         58.625    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.921    

Slack (MET) :             54.921ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.094    59.054    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.625    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         58.625    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.921    

Slack (MET) :             55.260ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.094    59.062    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.633    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.633    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.260    

Slack (MET) :             55.260ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.094    59.062    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.633    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.633    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.260    

Slack (MET) :             55.260ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.094    59.062    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.633    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.633    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.260    

Slack (MET) :             55.260ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.094    59.062    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.633    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.633    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.260    

Slack (MET) :             55.352ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.704ns (17.035%)  route 3.429ns (82.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.770     3.280    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.094    59.062    
    SLICE_X107Y100       FDSE (Setup_fdse_C_S)       -0.429    58.633    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.633    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 55.352    

Slack (MET) :             55.352ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.704ns (17.035%)  route 3.429ns (82.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.770     3.280    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.094    59.062    
    SLICE_X107Y100       FDSE (Setup_fdse_C_S)       -0.429    58.633    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.633    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 55.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.470%)  route 0.178ns (43.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.261    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]
    SLICE_X108Y101       LUT4 (Prop_lut4_I1_O)        0.045    -0.216 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_2/O
                         net (fo=2, routed)           0.067    -0.149    Testing_HDMI_i/clean_button_0/inst/down_press_i_2_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I1_O)        0.045    -0.104 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.104    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                         clock pessimism              0.251    -0.497    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.120    -0.377    Testing_HDMI_i/clean_button_0/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.311    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.266 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.202 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.879    -0.861    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.237    -0.623    
    SLICE_X104Y93        FDSE (Hold_fdse_C_D)         0.134    -0.489    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y94        FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.311    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X104Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.266 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.202 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.879    -0.861    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.237    -0.623    
    SLICE_X104Y94        FDSE (Hold_fdse_C_D)         0.134    -0.489    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X104Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X104Y91        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.237    -0.624    
    SLICE_X104Y92        FDSE (Hold_fdse_C_D)         0.134    -0.490    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X103Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X103Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y94        FDSE (Hold_fdse_C_D)         0.105    -0.518    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X103Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y95        FDSE (Hold_fdse_C_D)         0.105    -0.518    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X103Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X103Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X103Y92        FDSE (Hold_fdse_C_D)         0.105    -0.519    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X103Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X103Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.623    
    SLICE_X103Y93        FDSE (Hold_fdse_C_D)         0.105    -0.518    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.202    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X107Y101       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.094 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X107Y101       FDSE (Hold_fdse_C_D)         0.105    -0.408    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         60.000      57.845     BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y94    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y94    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         60.000      59.000     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y94    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y94    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y95    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y92    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X103Y93    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y92    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y94    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y94    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y95    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y92    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y92    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         30.000      29.500     SLICE_X106Y92    Testing_HDMI_i/clean_button_3/inst/press_reset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.356ns  (logic 1.430ns (22.498%)  route 4.926ns (77.502%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.971    35.506    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X105Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.210    38.477    
    SLICE_X105Y89        FDRE (Setup_fdre_C_D)       -0.269    38.208    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                         -35.506    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.197ns  (logic 1.430ns (23.075%)  route 4.767ns (76.925%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.812    35.347    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.210    38.553    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.269    38.284    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.190ns  (logic 1.430ns (23.102%)  route 4.760ns (76.898%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.804    35.340    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.260    38.291    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -35.340    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.137ns  (logic 1.430ns (23.303%)  route 4.707ns (76.697%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.751    35.286    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)       -0.283    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -35.286    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.088ns  (logic 1.430ns (23.490%)  route 4.658ns (76.510%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.702    35.237    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.685    38.516    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.765    
                         clock uncertainty           -0.210    38.555    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)       -0.269    38.286    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -35.237    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.063ns  (logic 1.430ns (23.584%)  route 4.633ns (76.416%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.678    35.213    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.685    38.516    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.765    
                         clock uncertainty           -0.210    38.555    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)       -0.247    38.308    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                         -35.213    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.221ns  (logic 1.436ns (23.082%)  route 4.785ns (76.918%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.124    34.545 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.826    35.371    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.210    38.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)       -0.067    38.486    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -35.371    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.998ns  (logic 1.430ns (23.843%)  route 4.568ns (76.157%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.612    35.147    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.283    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -35.147    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.027ns  (logic 1.431ns (23.742%)  route 4.596ns (76.258%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.119    34.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.637    35.177    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.762    
                         clock uncertainty           -0.210    38.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)       -0.224    38.328    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -35.177    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.954ns  (logic 1.431ns (24.033%)  route 4.523ns (75.967%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.119    34.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.564    35.104    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.249    38.764    
                         clock uncertainty           -0.210    38.554    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)       -0.275    38.279    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                         38.279    
                         arrival time                         -35.104    
  -------------------------------------------------------------------
                         slack                                  3.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.331%)  route 0.759ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.199     0.395    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.066     0.010    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.231ns (22.445%)  route 0.798ns (77.555%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.239     0.434    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.059     0.003    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.128%)  route 0.813ns (77.872%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.253     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.070     0.014    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.124%)  route 0.813ns (77.876%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.254     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.063     0.007    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.716%)  route 0.833ns (78.284%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.273     0.468    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.066     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.231ns (21.443%)  route 0.846ns (78.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.287     0.482    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.072     0.015    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.231ns (21.500%)  route 0.843ns (78.500%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.284     0.479    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X106Y89        FDRE (Hold_fdre_C_D)         0.070     0.010    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.234ns (22.984%)  route 0.784ns (77.016%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.048     0.198 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.225     0.423    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.008    -0.048    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.235ns (23.064%)  route 0.784ns (76.936%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.049     0.200 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.224     0.423    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.003    -0.053    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.100%)  route 0.864ns (78.900%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.304     0.499    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.075     0.016    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       29.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.574ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 2.156ns (21.048%)  route 8.087ns (78.952%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.778     8.783    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.481     9.388    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[2]_i_1__0_n_0
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X106Y88        FDSE (Setup_fdse_C_D)       -0.067    38.962    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 29.574    

Slack (MET) :             29.954ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 2.278ns (23.029%)  route 7.614ns (76.971%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.345     4.565    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.897 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.656     5.553    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I0_O)        0.124     5.677 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.836     6.513    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           1.035     7.671    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I2_O)        0.152     7.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.887     8.710    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y88        LUT3 (Prop_lut3_I0_O)        0.326     9.036 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.036    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.077    38.991    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 29.954    

Slack (MET) :             29.969ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 2.304ns (23.231%)  route 7.614ns (76.769%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.345     4.565    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.897 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.656     5.553    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I0_O)        0.124     5.677 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.836     6.513    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           1.035     7.671    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I2_O)        0.152     7.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.887     8.710    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.352     9.062 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.062    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.118    39.032    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 29.969    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 1.940ns (19.487%)  route 8.015ns (80.513%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/Q
                         net (fo=13, routed)          1.780     1.382    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[1]
    SLICE_X111Y88        LUT3 (Prop_lut3_I2_O)        0.124     1.506 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.642     2.148    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.272 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.941     3.212    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X108Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.362 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           0.870     4.233    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I2_O)        0.328     4.561 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.880     5.441    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I2_O)        0.124     5.565 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.832     6.397    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X107Y87        LUT3 (Prop_lut3_I1_O)        0.124     6.521 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.799     7.319    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X108Y86        LUT3 (Prop_lut3_I1_O)        0.153     7.472 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           1.272     8.744    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X108Y87        LUT4 (Prop_lut4_I0_O)        0.357     9.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.101    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.090    38.987    
    SLICE_X108Y87        FDRE (Setup_fdre_C_D)        0.118    39.105    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.119ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 2.570ns (26.234%)  route 7.227ns (73.766%))
  Logic Levels:           8  (LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.862     8.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT3 (Prop_lut3_I2_O)        0.326     8.942 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.942    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.031    39.062    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                 30.119    

Slack (MET) :             30.135ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.825ns  (logic 2.598ns (26.444%)  route 7.227ns (73.556%))
  Logic Levels:           8  (LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.862     8.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.354     8.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.970    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.075    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 30.135    

Slack (MET) :             30.156ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 2.182ns (23.101%)  route 7.263ns (76.899%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.052     8.058    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.150     8.208 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.382     8.590    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X106Y88        FDRE (Setup_fdre_C_D)       -0.283    38.746    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 30.156    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 2.280ns (23.742%)  route 7.323ns (76.258%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.846     7.852    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y88        LUT3 (Prop_lut3_I1_O)        0.124     7.976 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_2__0/O
                         net (fo=1, routed)           0.648     8.624    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_2__0_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I0_O)        0.124     8.748 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.748    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X103Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X103Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X103Y88        FDRE (Setup_fdre_C_D)        0.031    38.945    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.274ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.570ns (26.655%)  route 7.072ns (73.345%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.707     8.461    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I2_O)        0.326     8.787 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.787    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.031    39.062    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 30.274    

Slack (MET) :             30.344ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.156ns (22.525%)  route 7.416ns (77.475%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.587     8.592    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.124     8.716 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.000     8.716    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.090    39.030    
    SLICE_X107Y89        FDSE (Setup_fdse_C_D)        0.031    39.061    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.061    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 30.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=10, routed)          0.133    -0.322    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X112Y95        LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.277    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.090    -0.492    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.120    -0.372    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.199%)  route 0.185ns (49.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.185    -0.271    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.090    -0.471    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.350    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.545%)  route 0.154ns (40.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=7, routed)           0.154    -0.313    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.905    -0.835    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.090    -0.470    
    SLICE_X108Y94        FDRE (Hold_fdre_C_D)         0.120    -0.350    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.783%)  route 0.166ns (47.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y96        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=9, routed)           0.166    -0.288    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.090    -0.489    
    SLICE_X110Y95        FDRE (Hold_fdre_C_D)         0.092    -0.397    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.355    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]
    SLICE_X109Y92        LUT6 (Prop_lut6_I3_O)        0.098    -0.257 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.090    -0.507    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.415    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.290    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]
    SLICE_X109Y92        LUT5 (Prop_lut5_I2_O)        0.049    -0.241 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.241    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.090    -0.507    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.107    -0.400    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.762%)  route 0.173ns (48.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.173    -0.283    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X107Y90        LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.090    -0.494    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.091    -0.403    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.290    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]
    SLICE_X109Y92        LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.245    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.090    -0.507    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.415    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.644%)  route 0.174ns (48.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=6, routed)           0.174    -0.280    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.090    -0.505    
    SLICE_X110Y94        FDRE (Hold_fdre_C_D)         0.092    -0.413    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.149%)  route 0.170ns (44.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/Q
                         net (fo=8, routed)           0.170    -0.261    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]_0
    SLICE_X111Y94        LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.090    -0.489    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.092    -0.397    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.356ns  (logic 1.430ns (22.498%)  route 4.926ns (77.502%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.971    35.506    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X105Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.210    38.477    
    SLICE_X105Y89        FDRE (Setup_fdre_C_D)       -0.269    38.208    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.208    
                         arrival time                         -35.506    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.197ns  (logic 1.430ns (23.075%)  route 4.767ns (76.925%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.812    35.347    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.210    38.553    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.269    38.284    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.190ns  (logic 1.430ns (23.102%)  route 4.760ns (76.898%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.804    35.340    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.260    38.291    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.291    
                         arrival time                         -35.340    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.137ns  (logic 1.430ns (23.303%)  route 4.707ns (76.697%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.751    35.286    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)       -0.283    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -35.286    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.088ns  (logic 1.430ns (23.490%)  route 4.658ns (76.510%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.702    35.237    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.685    38.516    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.765    
                         clock uncertainty           -0.210    38.555    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)       -0.269    38.286    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -35.237    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.063ns  (logic 1.430ns (23.584%)  route 4.633ns (76.416%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.678    35.213    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.685    38.516    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.765    
                         clock uncertainty           -0.210    38.555    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)       -0.247    38.308    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                         -35.213    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.221ns  (logic 1.436ns (23.082%)  route 4.785ns (76.918%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.124    34.545 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.826    35.371    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.210    38.553    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)       -0.067    38.486    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.486    
                         arrival time                         -35.371    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.998ns  (logic 1.430ns (23.843%)  route 4.568ns (76.157%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.612    35.147    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.210    38.551    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.283    38.268    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                         -35.147    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.027ns  (logic 1.431ns (23.742%)  route 4.596ns (76.258%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.119    34.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.637    35.177    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.762    
                         clock uncertainty           -0.210    38.552    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)       -0.224    38.328    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.328    
                         arrival time                         -35.177    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.954ns  (logic 1.431ns (24.033%)  route 4.523ns (75.967%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.119    34.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.564    35.104    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.249    38.764    
                         clock uncertainty           -0.210    38.554    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)       -0.275    38.279    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                         38.279    
                         arrival time                         -35.104    
  -------------------------------------------------------------------
                         slack                                  3.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.331%)  route 0.759ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.199     0.395    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.066     0.010    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.231ns (22.445%)  route 0.798ns (77.555%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.239     0.434    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.059     0.003    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.128%)  route 0.813ns (77.872%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.253     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.070     0.014    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.124%)  route 0.813ns (77.876%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.254     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.063     0.007    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.716%)  route 0.833ns (78.284%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.273     0.468    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.066     0.009    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.231ns (21.443%)  route 0.846ns (78.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.287     0.482    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.210    -0.057    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.072     0.015    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.231ns (21.500%)  route 0.843ns (78.500%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.284     0.479    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X106Y89        FDRE (Hold_fdre_C_D)         0.070     0.010    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.234ns (22.984%)  route 0.784ns (77.016%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.048     0.198 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.225     0.423    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.008    -0.048    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.235ns (23.064%)  route 0.784ns (76.936%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.049     0.200 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.224     0.423    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.210    -0.056    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.003    -0.053    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.100%)  route 0.864ns (78.900%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.304     0.499    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.075     0.016    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.743ns (31.812%)  route 1.593ns (68.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.593     1.157    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.324     1.481 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.604ns (25.458%)  route 1.769ns (74.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.769     1.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.148     1.515 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.515    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.610ns (25.522%)  route 1.780ns (74.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X105Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDSE (Prop_fdse_C_Q)         0.456    -0.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.780     1.303    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_7
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.154     1.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.457    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.608ns (26.010%)  route 1.730ns (73.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.730     1.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.152     1.481 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.481    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.612ns (26.250%)  route 1.719ns (73.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.719     1.319    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.156     1.475 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.580ns (25.702%)  route 1.677ns (74.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.677     1.279    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.403 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.403    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.077     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.609ns (26.786%)  route 1.665ns (73.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.665     1.263    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.153     1.416 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.118     2.668    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.668    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.608ns (27.066%)  route 1.638ns (72.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.638     1.239    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.152     1.391 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.391    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.709%)  route 1.477ns (67.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.477     1.040    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.299     1.339 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.339    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.079     2.629    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.667ns (30.030%)  route 1.554ns (69.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDSE (Prop_fdse_C_Q)         0.518    -0.339 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.554     1.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.149     1.364 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.364    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  1.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.226ns (30.200%)  route 0.522ns (69.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.522     0.054    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.098     0.152 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.092     0.033    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.185ns (23.445%)  route 0.604ns (76.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.604     0.147    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.044     0.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.071    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.756%)  route 0.597ns (76.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.597     0.141    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.061    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.211ns (26.460%)  route 0.586ns (73.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.631    -0.600    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDSE (Prop_fdse_C_Q)         0.164    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.586     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.047     0.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.071    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.645%)  route 0.601ns (76.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.601     0.143    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.188 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.061    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.537%)  route 0.572ns (75.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.572     0.116    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.161 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.091     0.032    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.603     0.146    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121     0.061    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.187ns (23.302%)  route 0.616ns (76.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.616     0.158    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.046     0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131     0.072    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.230ns (28.285%)  route 0.583ns (71.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDSE (Prop_fdse_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.583     0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y88        LUT2 (Prop_lut2_I1_O)        0.102     0.215 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.071    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.845%)  route 0.628ns (77.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.628     0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121     0.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.743ns (31.812%)  route 1.593ns (68.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.593     1.157    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.324     1.481 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.604ns (25.458%)  route 1.769ns (74.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.769     1.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.148     1.515 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.515    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.610ns (25.522%)  route 1.780ns (74.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X105Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDSE (Prop_fdse_C_Q)         0.456    -0.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.780     1.303    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_7
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.154     1.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.457    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.608ns (26.010%)  route 1.730ns (73.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.730     1.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.152     1.481 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.481    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.612ns (26.250%)  route 1.719ns (73.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.719     1.319    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.156     1.475 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.580ns (25.702%)  route 1.677ns (74.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.677     1.279    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.403 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.403    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.077     2.630    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.630    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.609ns (26.786%)  route 1.665ns (73.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.665     1.263    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.153     1.416 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.118     2.670    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.608ns (27.066%)  route 1.638ns (72.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.638     1.239    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.152     1.391 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.391    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.709%)  route 1.477ns (67.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.477     1.040    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.299     1.339 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.339    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.079     2.631    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.667ns (30.030%)  route 1.554ns (69.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDSE (Prop_fdse_C_Q)         0.518    -0.339 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.554     1.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.149     1.364 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.364    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.226ns (30.200%)  route 0.522ns (69.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.522     0.054    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.098     0.152 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.092     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.185ns (23.445%)  route 0.604ns (76.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.604     0.147    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.044     0.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.069    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.756%)  route 0.597ns (76.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.597     0.141    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.059    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.211ns (26.460%)  route 0.586ns (73.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.631    -0.600    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDSE (Prop_fdse_C_Q)         0.164    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.586     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.047     0.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.069    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.645%)  route 0.601ns (76.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.601     0.143    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.188 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.059    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.537%)  route 0.572ns (75.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.572     0.116    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.161 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.091     0.030    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.603     0.146    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121     0.059    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.187ns (23.302%)  route 0.616ns (76.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.616     0.158    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.046     0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131     0.070    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.230ns (28.285%)  route 0.583ns (71.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDSE (Prop_fdse_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.583     0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y88        LUT2 (Prop_lut2_I1_O)        0.102     0.215 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.069    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.845%)  route 0.628ns (77.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.628     0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121     0.060    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.580ns (27.924%)  route 1.497ns (72.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.497     1.097    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT3 (Prop_lut3_I1_O)        0.124     1.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.029     3.044    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.608ns (28.883%)  route 1.497ns (71.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.497     1.097    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT3 (Prop_lut3_I1_O)        0.152     1.249 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.249    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     3.090    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.580ns (27.724%)  route 1.512ns (72.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.512     1.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.124     1.236 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.236    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.077     3.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.092    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.606ns (28.611%)  route 1.512ns (71.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.512     1.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.150     1.262 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.262    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     3.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.642ns (33.639%)  route 1.266ns (66.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.549     1.052    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.607     3.119    
                         clock uncertainty           -0.063     3.055    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.067     2.988    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.988    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.580ns (30.334%)  route 1.332ns (69.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.332     0.932    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT2 (Prop_lut2_I0_O)        0.124     1.056 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.056    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.031     3.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          3.046    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.359    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[3]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.101    -0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.403    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.272    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[3]
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.043    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131    -0.404    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.335%)  route 0.178ns (45.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.178    -0.256    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.048    -0.208 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.063    -0.518    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.387    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.272    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[7]
    SLICE_X108Y89        LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121    -0.414    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.043    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.405    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT4 (Prop_lut4_I1_O)        0.043    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.405    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.714%)  route 0.154ns (38.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.154    -0.296    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I2_O)        0.101    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.131    -0.404    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.045    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.415    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.120    -0.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.143    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[8]
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.098    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.996ns (20.089%)  route 3.962ns (79.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          2.327     3.970    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     4.298 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[7]_i_1/O
                         net (fo=1, routed)           0.000     4.298    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[7]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.081     8.631    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.996ns (20.132%)  route 3.951ns (79.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          2.316     3.959    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     4.287 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_1/O
                         net (fo=1, routed)           0.000     4.287    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.077     8.627    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.996ns (21.587%)  route 3.618ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.983     3.626    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.954 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[8]_i_1/O
                         net (fo=1, routed)           0.000     3.954    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[8]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.079     8.629    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.996ns (21.941%)  route 3.543ns (78.059%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.908     3.551    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X113Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.879 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[10]_i_1/O
                         net (fo=1, routed)           0.000     3.879    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[10]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X113Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X113Y99        FDRE (Setup_fdre_C_D)        0.029     8.579    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.996ns (22.685%)  route 3.394ns (77.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.759     3.402    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X113Y98        LUT6 (Prop_lut6_I4_O)        0.328     3.730 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[4]_i_1/O
                         net (fo=1, routed)           0.000     3.730    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[4]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X113Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.029     8.579    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.118ns (45.187%)  route 2.569ns (54.813%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.834 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.834    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[29]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.756    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.110ns (45.093%)  route 2.569ns (54.907%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.826 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.826    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[31]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.756    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.996ns (22.899%)  route 3.353ns (77.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.718     3.361    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.689 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[9]_i_1/O
                         net (fo=1, routed)           0.000     3.689    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[9]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.079     8.629    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.668ns (17.110%)  route 3.236ns (82.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.601     3.244    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X110Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)       -0.309     8.241    Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.034ns (44.186%)  route 2.569ns (55.814%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.750 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.750    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[30]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.756    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  5.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.567%)  route 0.709ns (75.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_4/O
                         net (fo=11, routed)          0.236     0.299    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[1]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.905    -0.835    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.216    -0.051    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     0.070    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.124%)  route 0.657ns (75.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           0.657     0.308    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.045     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[0]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.905    -0.835    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.216    -0.051    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     0.070    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.256ns (26.394%)  route 0.714ns (73.606%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.346 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.346    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[0]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.216    -0.077    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.057    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.291ns (28.958%)  route 0.714ns (71.042%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.381 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.381    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[1]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.216    -0.077    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.057    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.331ns (31.678%)  route 0.714ns (68.323%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[2]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.216    -0.077    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.057    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.351ns (32.961%)  route 0.714ns (67.039%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.441 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.441    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[3]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.216    -0.077    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.057    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.304ns (28.700%)  route 0.755ns (71.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2/O
                         net (fo=12, routed)          0.282     0.345    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.118     0.463 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[3]_i_1/O
                         net (fo=1, routed)           0.000     0.463    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[3]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.121     0.071    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.304ns (28.673%)  route 0.756ns (71.327%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2/O
                         net (fo=12, routed)          0.283     0.346    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.118     0.464 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[2]_i_1/O
                         net (fo=1, routed)           0.000     0.464    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[2]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.120     0.070    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.384ns (34.976%)  route 0.714ns (65.024%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.474 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.474    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[4]
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.880    -0.860    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/C
                         clock pessimism              0.567    -0.293    
                         clock uncertainty            0.216    -0.076    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.134     0.058    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.397ns (35.737%)  route 0.714ns (64.263%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.487 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.487    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[6]
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.880    -0.860    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/C
                         clock pessimism              0.567    -0.293    
                         clock uncertainty            0.216    -0.076    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.134     0.058    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.256ns (52.794%)  route 2.911ns (47.206%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.236 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.236    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_6
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 3.235ns (52.633%)  route 2.911ns (47.367%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.215 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.215    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_4
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 3.161ns (52.056%)  route 2.911ns (47.944%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.141 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_5
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.145ns (51.929%)  route 2.911ns (48.071%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.125 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.125    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_7
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 3.142ns (51.905%)  route 2.911ns (48.095%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.122 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.122    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_6
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 3.121ns (51.738%)  route 2.911ns (48.262%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.101 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.101    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_4
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.472ns (81.400%)  route 0.108ns (18.600%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.348    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.188 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.188    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.149 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.071 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.483ns (81.747%)  route 0.108ns (18.253%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.348    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.188 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.188    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.149 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.071 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_5
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.405%)  route 0.214ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=2, routed)           0.214    -0.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg_n_0_[9]
    SLICE_X103Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.072    -0.285    
    SLICE_X103Y99        FDRE (Hold_fdre_C_D)         0.022    -0.263    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[5]
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.271    -0.475    
                         clock uncertainty            0.072    -0.403    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.075    -0.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[7]
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
                         clock pessimism              0.271    -0.475    
                         clock uncertainty            0.072    -0.403    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.076    -0.327    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[6]
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
                         clock pessimism              0.271    -0.475    
                         clock uncertainty            0.072    -0.403    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.071    -0.332    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/Q
                         net (fo=5, routed)           0.099    -0.355    Testing_HDMI_i/Gamelogic2_0/inst/data3[11]
    SLICE_X108Y97        LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210[11]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.072    -0.511    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.120    -0.391    Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.716    -0.515    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/Q
                         net (fo=1, routed)           0.116    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[27]
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.993    -0.747    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
                         clock pessimism              0.271    -0.476    
                         clock uncertainty            0.072    -0.404    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.063    -0.341    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.716    -0.515    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[28]
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.993    -0.747    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
                         clock pessimism              0.271    -0.476    
                         clock uncertainty            0.072    -0.404    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.063    -0.341    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.718    -0.513    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.293    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[31]
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.072    -0.441    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.064    -0.377    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.996ns (20.089%)  route 3.962ns (79.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          2.327     3.970    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     4.298 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[7]_i_1/O
                         net (fo=1, routed)           0.000     4.298    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[7]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.081     8.634    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.996ns (20.132%)  route 3.951ns (79.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          2.316     3.959    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     4.287 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_1/O
                         net (fo=1, routed)           0.000     4.287    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.077     8.630    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.996ns (21.587%)  route 3.618ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.983     3.626    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.954 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[8]_i_1/O
                         net (fo=1, routed)           0.000     3.954    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[8]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.079     8.632    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.996ns (21.941%)  route 3.543ns (78.059%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.908     3.551    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X113Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.879 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[10]_i_1/O
                         net (fo=1, routed)           0.000     3.879    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[10]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X113Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X113Y99        FDRE (Setup_fdre_C_D)        0.029     8.582    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.996ns (22.685%)  route 3.394ns (77.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.759     3.402    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X113Y98        LUT6 (Prop_lut6_I4_O)        0.328     3.730 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[4]_i_1/O
                         net (fo=1, routed)           0.000     3.730    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[4]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X113Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.029     8.582    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.118ns (45.187%)  route 2.569ns (54.813%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.834 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.834    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[29]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.758    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.110ns (45.093%)  route 2.569ns (54.907%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.826 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.826    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[31]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.758    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.996ns (22.899%)  route 3.353ns (77.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.718     3.361    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.689 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[9]_i_1/O
                         net (fo=1, routed)           0.000     3.689    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[9]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.079     8.632    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.668ns (17.110%)  route 3.236ns (82.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.601     3.244    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X110Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)       -0.309     8.244    Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.034ns (44.186%)  route 2.569ns (55.814%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.750 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.750    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[30]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.758    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  5.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.567%)  route 0.709ns (75.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_4/O
                         net (fo=11, routed)          0.236     0.299    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[1]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.905    -0.835    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.214    -0.054    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     0.067    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.124%)  route 0.657ns (75.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           0.657     0.308    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.045     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[0]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.905    -0.835    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.214    -0.054    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     0.067    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.256ns (26.394%)  route 0.714ns (73.606%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.346 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.346    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[0]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.054    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.291ns (28.958%)  route 0.714ns (71.042%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.381 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.381    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[1]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.054    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.331ns (31.678%)  route 0.714ns (68.323%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[2]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.054    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.351ns (32.961%)  route 0.714ns (67.039%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.441 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.441    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[3]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.054    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.304ns (28.700%)  route 0.755ns (71.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2/O
                         net (fo=12, routed)          0.282     0.345    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.118     0.463 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[3]_i_1/O
                         net (fo=1, routed)           0.000     0.463    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[3]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.121     0.068    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.304ns (28.673%)  route 0.756ns (71.327%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2/O
                         net (fo=12, routed)          0.283     0.346    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.118     0.464 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[2]_i_1/O
                         net (fo=1, routed)           0.000     0.464    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[2]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.120     0.067    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.384ns (34.976%)  route 0.714ns (65.024%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.474 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.474    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[4]
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.880    -0.860    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/C
                         clock pessimism              0.567    -0.293    
                         clock uncertainty            0.214    -0.079    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.134     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.397ns (35.737%)  route 0.714ns (64.263%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.487 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.487    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[6]
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.880    -0.860    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/C
                         clock pessimism              0.567    -0.293    
                         clock uncertainty            0.214    -0.079    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.134     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       54.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.350ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.704ns (17.035%)  route 3.429ns (82.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.770     3.280    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y100       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 55.350    

Slack (MET) :             55.350ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.704ns (17.035%)  route 3.429ns (82.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.770     3.280    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y100       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 55.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.470%)  route 0.178ns (43.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.261    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]
    SLICE_X108Y101       LUT4 (Prop_lut4_I1_O)        0.045    -0.216 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_2/O
                         net (fo=2, routed)           0.067    -0.149    Testing_HDMI_i/clean_button_0/inst/down_press_i_2_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I1_O)        0.045    -0.104 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.104    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                         clock pessimism              0.251    -0.497    
                         clock uncertainty            0.096    -0.401    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.120    -0.281    Testing_HDMI_i/clean_button_0/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.311    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.266 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.202 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.879    -0.861    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.237    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X104Y93        FDSE (Hold_fdse_C_D)         0.134    -0.393    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y94        FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.311    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X104Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.266 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.202 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.879    -0.861    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.237    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X104Y94        FDSE (Hold_fdse_C_D)         0.134    -0.393    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X104Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X104Y91        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X104Y92        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X103Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X103Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X103Y94        FDSE (Hold_fdse_C_D)         0.105    -0.422    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X103Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X103Y95        FDSE (Hold_fdse_C_D)         0.105    -0.422    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X103Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X103Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X103Y92        FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X103Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X103Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X103Y93        FDSE (Hold_fdse_C_D)         0.105    -0.422    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.202    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X107Y101       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.094 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.096    -0.417    
    SLICE_X107Y101       FDSE (Hold_fdse_C_D)         0.105    -0.312    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.218    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.574ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 2.156ns (21.048%)  route 8.087ns (78.952%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.778     8.783    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.481     9.388    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[2]_i_1__0_n_0
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X106Y88        FDSE (Setup_fdse_C_D)       -0.067    38.962    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 29.574    

Slack (MET) :             29.954ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 2.278ns (23.029%)  route 7.614ns (76.971%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.345     4.565    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.897 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.656     5.553    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I0_O)        0.124     5.677 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.836     6.513    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           1.035     7.671    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I2_O)        0.152     7.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.887     8.710    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y88        LUT3 (Prop_lut3_I0_O)        0.326     9.036 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.036    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.077    38.991    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 29.954    

Slack (MET) :             29.969ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 2.304ns (23.231%)  route 7.614ns (76.769%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.345     4.565    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.897 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4/O
                         net (fo=1, routed)           0.656     5.553    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_4_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I0_O)        0.124     5.677 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0/O
                         net (fo=6, routed)           0.836     6.513    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_2__0_n_0
    SLICE_X104Y88        LUT6 (Prop_lut6_I1_O)        0.124     6.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0/O
                         net (fo=3, routed)           1.035     7.671    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[0]_i_3__0_n_0
    SLICE_X103Y88        LUT5 (Prop_lut5_I2_O)        0.152     7.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0/O
                         net (fo=3, routed)           0.887     8.710    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y88        LUT5 (Prop_lut5_I0_O)        0.352     9.062 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.062    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X102Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X102Y88        FDRE (Setup_fdre_C_D)        0.118    39.032    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.032    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 29.969    

Slack (MET) :             30.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 1.940ns (19.487%)  route 8.015ns (80.513%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/Q
                         net (fo=13, routed)          1.780     1.382    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[1]
    SLICE_X111Y88        LUT3 (Prop_lut3_I2_O)        0.124     1.506 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.642     2.148    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X110Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.272 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          0.941     3.212    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X108Y86        LUT3 (Prop_lut3_I2_O)        0.150     3.362 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0/O
                         net (fo=5, routed)           0.870     4.233    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_7__0_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I2_O)        0.328     4.561 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.880     5.441    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X110Y87        LUT6 (Prop_lut6_I2_O)        0.124     5.565 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.832     6.397    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X107Y87        LUT3 (Prop_lut3_I1_O)        0.124     6.521 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.799     7.319    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X108Y86        LUT3 (Prop_lut3_I1_O)        0.153     7.472 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3/O
                         net (fo=2, routed)           1.272     8.744    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_3_n_0
    SLICE_X108Y87        LUT4 (Prop_lut4_I0_O)        0.357     9.101 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.101    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.679    38.510    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y87        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.567    39.077    
                         clock uncertainty           -0.090    38.987    
    SLICE_X108Y87        FDRE (Setup_fdre_C_D)        0.118    39.105    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                 30.004    

Slack (MET) :             30.119ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 2.570ns (26.234%)  route 7.227ns (73.766%))
  Logic Levels:           8  (LUT3=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.862     8.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT3 (Prop_lut3_I2_O)        0.326     8.942 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.942    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.031    39.062    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                 30.119    

Slack (MET) :             30.135ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.825ns  (logic 2.598ns (26.444%)  route 7.227ns (73.556%))
  Logic Levels:           8  (LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.862     8.616    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.354     8.970 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.970    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.075    39.106    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                 30.135    

Slack (MET) :             30.156ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 2.182ns (23.101%)  route 7.263ns (76.899%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.052     8.058    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y88        LUT4 (Prop_lut4_I3_O)        0.150     8.208 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1/O
                         net (fo=1, routed)           0.382     8.590    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[5]_i_1__1_n_0
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.680    38.511    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                         clock pessimism              0.608    39.119    
                         clock uncertainty           -0.090    39.029    
    SLICE_X106Y88        FDRE (Setup_fdre_C_D)       -0.283    38.746    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         38.746    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                 30.156    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 2.280ns (23.742%)  route 7.323ns (76.258%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.846     7.852    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X103Y88        LUT3 (Prop_lut3_I1_O)        0.124     7.976 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_2__0/O
                         net (fo=1, routed)           0.648     8.624    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_2__0_n_0
    SLICE_X103Y88        LUT6 (Prop_lut6_I0_O)        0.124     8.748 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.748    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X103Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.606    38.437    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X103Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.567    39.004    
                         clock uncertainty           -0.090    38.914    
    SLICE_X103Y88        FDRE (Setup_fdre_C_D)        0.031    38.945    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.274ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.570ns (26.655%)  route 7.072ns (73.345%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.478    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/Q
                         net (fo=14, routed)          1.018     0.642    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[4]
    SLICE_X111Y92        LUT3 (Prop_lut3_I2_O)        0.323     0.965 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5/O
                         net (fo=1, routed)           0.433     1.398    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.326     1.724 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2/O
                         net (fo=13, routed)          1.038     2.762    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[8]_i_2_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.152     2.914 f  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1/O
                         net (fo=7, routed)           0.683     3.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[7]_i_2__1_n_0
    SLICE_X109Y91        LUT6 (Prop_lut6_I1_O)        0.332     3.929 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0/O
                         net (fo=3, routed)           0.840     4.769    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_15__0_n_0
    SLICE_X110Y92        LUT5 (Prop_lut5_I1_O)        0.124     4.893 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1/O
                         net (fo=6, routed)           1.319     6.212    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[0]_i_3__1_n_0
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.154     6.366 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1/O
                         net (fo=13, routed)          1.034     7.399    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_2__1_n_0
    SLICE_X109Y92        LUT5 (Prop_lut5_I0_O)        0.355     7.754 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1/O
                         net (fo=3, routed)           0.707     8.461    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X109Y92        LUT6 (Prop_lut6_I2_O)        0.326     8.787 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.787    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.608    39.121    
                         clock uncertainty           -0.090    39.031    
    SLICE_X109Y92        FDRE (Setup_fdre_C_D)        0.031    39.062    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.062    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 30.274    

Slack (MET) :             30.344ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 2.156ns (22.525%)  route 7.416ns (77.475%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.419    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.973     0.536    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X105Y90        LUT3 (Prop_lut3_I2_O)        0.325     0.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0/O
                         net (fo=1, routed)           0.727     1.588    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_5__0_n_0
    SLICE_X105Y89        LUT6 (Prop_lut6_I2_O)        0.326     1.914 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          1.156     3.070    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X106Y89        LUT4 (Prop_lut4_I2_O)        0.150     3.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0/O
                         net (fo=4, routed)           1.221     4.441    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X107Y89        LUT6 (Prop_lut6_I4_O)        0.332     4.773 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.894     5.667    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X103Y88        LUT2 (Prop_lut2_I1_O)        0.153     5.820 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.858     6.678    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.327     7.005 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.587     8.592    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X107Y89        LUT4 (Prop_lut4_I3_O)        0.124     8.716 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1/O
                         net (fo=1, routed)           0.000     8.716    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[6]_i_1_n_0
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                         clock pessimism              0.608    39.120    
                         clock uncertainty           -0.090    39.030    
    SLICE_X107Y89        FDSE (Setup_fdse_C_D)        0.031    39.061    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                         39.061    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                 30.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]/Q
                         net (fo=10, routed)          0.133    -0.322    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[7]_0
    SLICE_X112Y95        LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.277    Testing_HDMI_i/HDMI_test_0/inst/data0[9]
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.090    -0.492    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.120    -0.372    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.199%)  route 0.185ns (49.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/Q
                         net (fo=12, routed)          0.185    -0.271    Testing_HDMI_i/HDMI_test_0/inst/encode_B/Q[1]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.090    -0.471    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121    -0.350    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.545%)  route 0.154ns (40.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]/Q
                         net (fo=7, routed)           0.154    -0.313    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[3]_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.214    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.905    -0.835    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.090    -0.470    
    SLICE_X108Y94        FDRE (Hold_fdre_C_D)         0.120    -0.350    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.783%)  route 0.166ns (47.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y96        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/Q
                         net (fo=9, routed)           0.166    -0.288    Testing_HDMI_i/HDMI_test_0/inst/Q[0]
    SLICE_X110Y95        LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    Testing_HDMI_i/HDMI_test_0/inst/CounterX[5]_i_1_n_0
    SLICE_X110Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.090    -0.489    
    SLICE_X110Y95        FDRE (Hold_fdre_C_D)         0.092    -0.397    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.115    -0.355    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]
    SLICE_X109Y92        LUT6 (Prop_lut6_I3_O)        0.098    -0.257 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.257    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.090    -0.507    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.415    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.319%)  route 0.166ns (46.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.290    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]
    SLICE_X109Y92        LUT5 (Prop_lut5_I2_O)        0.049    -0.241 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.241    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.090    -0.507    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.107    -0.400    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.762%)  route 0.173ns (48.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/Q
                         net (fo=13, routed)          0.173    -0.283    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[0]
    SLICE_X107Y90        LUT5 (Prop_lut5_I2_O)        0.045    -0.238 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.090    -0.494    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.091    -0.403    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.790%)  route 0.166ns (47.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.290    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]
    SLICE_X109Y92        LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.245    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.090    -0.507    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.415    Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.644%)  route 0.174ns (48.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]/Q
                         net (fo=6, routed)           0.174    -0.280    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[4]_0
    SLICE_X110Y94        LUT6 (Prop_lut6_I0_O)        0.045    -0.235 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    Testing_HDMI_i/HDMI_test_0/inst/CounterY[5]_i_1_n_0
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.090    -0.505    
    SLICE_X110Y94        FDRE (Hold_fdre_C_D)         0.092    -0.413    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.149%)  route 0.170ns (44.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.636    -0.595    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y95        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]/Q
                         net (fo=8, routed)           0.170    -0.261    Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[9]_0
    SLICE_X111Y94        LUT6 (Prop_lut6_I1_O)        0.045    -0.216 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Testing_HDMI_i/HDMI_test_0/inst/hSync0
    SLICE_X111Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.908    -0.832    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y94        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.090    -0.489    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.092    -0.397    Testing_HDMI_i/HDMI_test_0/inst/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.356ns  (logic 1.430ns (22.498%)  route 4.926ns (77.502%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.971    35.506    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X105Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.208    38.479    
    SLICE_X105Y89        FDRE (Setup_fdre_C_D)       -0.269    38.210    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.210    
                         arrival time                         -35.506    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.197ns  (logic 1.430ns (23.075%)  route 4.767ns (76.925%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.812    35.347    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.208    38.555    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.269    38.286    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.190ns  (logic 1.430ns (23.102%)  route 4.760ns (76.898%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.804    35.340    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.260    38.293    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.293    
                         arrival time                         -35.340    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.137ns  (logic 1.430ns (23.303%)  route 4.707ns (76.697%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.751    35.286    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)       -0.283    38.270    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                         -35.286    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.088ns  (logic 1.430ns (23.490%)  route 4.658ns (76.510%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.702    35.237    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.685    38.516    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.765    
                         clock uncertainty           -0.208    38.557    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)       -0.269    38.288    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                         -35.237    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.063ns  (logic 1.430ns (23.584%)  route 4.633ns (76.416%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.678    35.213    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.685    38.516    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.765    
                         clock uncertainty           -0.208    38.557    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)       -0.247    38.310    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                         -35.213    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.221ns  (logic 1.436ns (23.082%)  route 4.785ns (76.918%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.124    34.545 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.826    35.371    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.208    38.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)       -0.067    38.488    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -35.371    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.998ns  (logic 1.430ns (23.843%)  route 4.568ns (76.157%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.612    35.147    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.283    38.270    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                         -35.147    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        6.027ns  (logic 1.431ns (23.742%)  route 4.596ns (76.258%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.119    34.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.637    35.177    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.762    
                         clock uncertainty           -0.208    38.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)       -0.224    38.330    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -35.177    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        5.954ns  (logic 1.431ns (24.033%)  route 4.523ns (75.967%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.119    34.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.564    35.104    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.249    38.764    
                         clock uncertainty           -0.208    38.556    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)       -0.275    38.281    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                         -35.104    
  -------------------------------------------------------------------
                         slack                                  3.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.331%)  route 0.759ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.199     0.395    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.066     0.008    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.231ns (22.445%)  route 0.798ns (77.555%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.239     0.434    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.059     0.001    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.128%)  route 0.813ns (77.872%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.253     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.070     0.012    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.124%)  route 0.813ns (77.876%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.254     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.063     0.005    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.716%)  route 0.833ns (78.284%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.273     0.468    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.066     0.007    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.231ns (21.443%)  route 0.846ns (78.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.287     0.482    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.072     0.013    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.231ns (21.500%)  route 0.843ns (78.500%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.284     0.479    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X106Y89        FDRE (Hold_fdre_C_D)         0.070     0.008    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.234ns (22.984%)  route 0.784ns (77.016%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.048     0.198 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.225     0.423    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.008    -0.050    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.235ns (23.064%)  route 0.784ns (76.936%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.049     0.200 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.224     0.423    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.003    -0.055    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.100%)  route 0.864ns (78.900%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.304     0.499    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.075     0.014    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.356ns  (logic 1.430ns (22.498%)  route 4.926ns (77.502%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.971    35.506    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[7]
    SLICE_X105Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.607    38.438    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X105Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]/C
                         clock pessimism              0.249    38.687    
                         clock uncertainty           -0.208    38.479    
    SLICE_X105Y89        FDRE (Setup_fdre_C_D)       -0.269    38.210    Testing_HDMI_i/HDMI_test_0/inst/green_reg[7]
  -------------------------------------------------------------------
                         required time                         38.210    
                         arrival time                         -35.506    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.197ns  (logic 1.430ns (23.075%)  route 4.767ns (76.925%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.812    35.347    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[2]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.208    38.555    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.269    38.286    Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.286    
                         arrival time                         -35.347    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.190ns  (logic 1.430ns (23.102%)  route 4.760ns (76.898%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.804    35.340    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[6]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.260    38.293    Testing_HDMI_i/HDMI_test_0/inst/green_reg[6]
  -------------------------------------------------------------------
                         required time                         38.293    
                         arrival time                         -35.340    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.137ns  (logic 1.430ns (23.303%)  route 4.707ns (76.697%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.751    35.286    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[0]
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y90        FDRE (Setup_fdre_C_D)       -0.283    38.270    Testing_HDMI_i/HDMI_test_0/inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                         -35.286    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.088ns  (logic 1.430ns (23.490%)  route 4.658ns (76.510%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.702    35.237    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[6]
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.685    38.516    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
                         clock pessimism              0.249    38.765    
                         clock uncertainty           -0.208    38.557    
    SLICE_X110Y92        FDRE (Setup_fdre_C_D)       -0.269    38.288    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         38.288    
                         arrival time                         -35.237    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.063ns  (logic 1.430ns (23.584%)  route 4.633ns (76.416%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.678    35.213    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[2]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.685    38.516    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]/C
                         clock pessimism              0.249    38.765    
                         clock uncertainty           -0.208    38.557    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)       -0.247    38.310    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                         -35.213    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.221ns  (logic 1.436ns (23.082%)  route 4.785ns (76.918%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.124    34.545 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.826    35.371    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[0]
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.683    38.514    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]/C
                         clock pessimism              0.249    38.763    
                         clock uncertainty           -0.208    38.555    
    SLICE_X110Y88        FDRE (Setup_fdre_C_D)       -0.067    38.488    Testing_HDMI_i/HDMI_test_0/inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -35.371    
  -------------------------------------------------------------------
                         slack                                  3.117    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.998ns  (logic 1.430ns (23.843%)  route 4.568ns (76.157%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 f  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.618    34.417    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.118    34.535 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.612    35.147    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[3]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.681    38.512    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                         clock pessimism              0.249    38.761    
                         clock uncertainty           -0.208    38.553    
    SLICE_X106Y89        FDRE (Setup_fdre_C_D)       -0.283    38.270    Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                         -35.147    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        6.027ns  (logic 1.431ns (23.742%)  route 4.596ns (76.258%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.119    34.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.637    35.177    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[4]
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.682    38.513    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]/C
                         clock pessimism              0.249    38.762    
                         clock uncertainty           -0.208    38.554    
    SLICE_X108Y91        FDRE (Setup_fdre_C_D)       -0.224    38.330    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[4]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                         -35.177    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@30.000ns)
  Data Path Delay:        5.954ns  (logic 1.431ns (24.033%)  route 4.523ns (75.967%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 29.150 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    24.977 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    27.183    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    27.284 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.866    29.150    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.456    29.606 f  Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702_reg[0]/Q
                         net (fo=19, routed)          0.872    30.477    Testing_HDMI_i/Gamelogic2_0/inst/tmp_1_reg_702
    SLICE_X109Y98        LUT3 (Prop_lut3_I1_O)        0.152    30.629 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1/O
                         net (fo=12, routed)          0.806    31.435    Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[11]_INST_0_i_1_n_0
    SLICE_X113Y97        LUT6 (Prop_lut6_I4_O)        0.332    31.767 r  Testing_HDMI_i/Gamelogic2_0/inst/center_line_out_V[4]_INST_0/O
                         net (fo=5, routed)           0.765    32.532    Testing_HDMI_i/Gamelogic2_0/inst/center_line_in_V[4]
    SLICE_X112Y97        LUT6 (Prop_lut6_I2_O)        0.124    32.656 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2/O
                         net (fo=1, routed)           0.452    33.108    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_2_n_0
    SLICE_X112Y97        LUT6 (Prop_lut6_I3_O)        0.124    33.232 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1/O
                         net (fo=1, routed)           0.444    33.675    Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0_i_1_n_0
    SLICE_X109Y96        LUT5 (Prop_lut5_I2_O)        0.124    33.799 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.622    34.421    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.119    34.540 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.564    35.104    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.684    38.515    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.249    38.764    
                         clock uncertainty           -0.208    38.556    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)       -0.275    38.281    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                         -35.104    
  -------------------------------------------------------------------
                         slack                                  3.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.331%)  route 0.759ns (76.669%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.199     0.395    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[3]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.066     0.008    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.231ns (22.445%)  route 0.798ns (77.555%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.239     0.434    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[0]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.059     0.001    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.128%)  route 0.813ns (77.872%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.253     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[1]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.070     0.012    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.231ns (22.124%)  route 0.813ns (77.876%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.254     0.449    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[5]
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.063     0.005    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.716%)  route 0.833ns (78.284%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.273     0.468    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[1]
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X110Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.066     0.007    Testing_HDMI_i/HDMI_test_0/inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.231ns (21.443%)  route 0.846ns (78.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.287     0.482    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[6]
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.906    -0.834    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.208    -0.059    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.072     0.013    Testing_HDMI_i/HDMI_test_0/inst/red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.231ns (21.500%)  route 0.843ns (78.500%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.045     0.195 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[0]_INST_0/O
                         net (fo=7, routed)           0.284     0.479    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[2]
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X106Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X106Y89        FDRE (Hold_fdre_C_D)         0.070     0.008    Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.234ns (22.984%)  route 0.784ns (77.016%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.223     0.150    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT5 (Prop_lut5_I1_O)        0.048     0.198 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[2]_INST_0/O
                         net (fo=8, routed)           0.225     0.423    Testing_HDMI_i/HDMI_test_0/inst/XY_Blue[7]
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y92        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.008    -0.050    Testing_HDMI_i/HDMI_test_0/inst/blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.235ns (23.064%)  route 0.784ns (76.936%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 f  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I2_O)        0.049     0.200 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[4]_INST_0/O
                         net (fo=2, routed)           0.224     0.423    Testing_HDMI_i/HDMI_test_0/inst/XY_Red[4]
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.907    -0.833    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]/C
                         clock pessimism              0.567    -0.266    
                         clock uncertainty            0.208    -0.058    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.003    -0.055    Testing_HDMI_i/HDMI_test_0/inst/red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.100%)  route 0.864ns (78.900%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=23, routed)          0.336    -0.118    Testing_HDMI_i/Gamelogic2_0/inst/ap_done
    SLICE_X109Y96        LUT5 (Prop_lut5_I4_O)        0.045    -0.073 r  Testing_HDMI_i/Gamelogic2_0/inst/end_game_INST_0/O
                         net (fo=5, routed)           0.224     0.151    Testing_HDMI_i/Interface2_0/inst/end_game
    SLICE_X109Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.196 r  Testing_HDMI_i/Interface2_0/inst/XY_Blue_V[1]_INST_0/O
                         net (fo=7, routed)           0.304     0.499    Testing_HDMI_i/HDMI_test_0/inst/XY_Green[1]
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.075     0.014    Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.743ns (31.812%)  route 1.593ns (68.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.593     1.157    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.324     1.481 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.604ns (25.458%)  route 1.769ns (74.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.769     1.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.148     1.515 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.515    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.610ns (25.522%)  route 1.780ns (74.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X105Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDSE (Prop_fdse_C_Q)         0.456    -0.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.780     1.303    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_7
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.154     1.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.457    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     2.626    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.608ns (26.010%)  route 1.730ns (73.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.730     1.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.152     1.481 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.481    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.612ns (26.250%)  route 1.719ns (73.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.719     1.319    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.156     1.475 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.580ns (25.702%)  route 1.677ns (74.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.677     1.279    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.403 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.403    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.077     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.609ns (26.786%)  route 1.665ns (73.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.665     1.263    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.153     1.416 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.118     2.668    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.668    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.608ns (27.066%)  route 1.638ns (72.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.638     1.239    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.152     1.391 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.391    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.709%)  route 1.477ns (67.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.477     1.040    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.299     1.339 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.339    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.210     2.550    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.079     2.629    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.629    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.667ns (30.030%)  route 1.554ns (69.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDSE (Prop_fdse_C_Q)         0.518    -0.339 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.554     1.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.149     1.364 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.364    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.210     2.551    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.669    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.669    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  1.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.226ns (30.200%)  route 0.522ns (69.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.522     0.054    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.098     0.152 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.092     0.033    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.185ns (23.445%)  route 0.604ns (76.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.604     0.147    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.044     0.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.071    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.756%)  route 0.597ns (76.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.597     0.141    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.061    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.211ns (26.460%)  route 0.586ns (73.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.631    -0.600    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDSE (Prop_fdse_C_Q)         0.164    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.586     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.047     0.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.071    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.645%)  route 0.601ns (76.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.601     0.143    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.188 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.061    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.537%)  route 0.572ns (75.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.572     0.116    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.161 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.091     0.032    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.603     0.146    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121     0.061    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.187ns (23.302%)  route 0.616ns (76.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.616     0.158    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.046     0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131     0.072    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.230ns (28.285%)  route 0.583ns (71.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDSE (Prop_fdse_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.583     0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y88        LUT2 (Prop_lut2_I1_O)        0.102     0.215 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.210    -0.060    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.071    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.845%)  route 0.628ns (77.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.628     0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.210    -0.059    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121     0.062    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.642ns (33.164%)  route 1.294ns (66.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.576     1.080    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.632     3.144    
                         clock uncertainty           -0.063     3.080    
    SLICE_X112Y86        FDRE (Setup_fdre_C_R)       -0.524     2.556    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.556    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.580ns (27.924%)  route 1.497ns (72.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.497     1.097    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT3 (Prop_lut3_I1_O)        0.124     1.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.029     3.044    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.044    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.608ns (28.883%)  route 1.497ns (71.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.497     1.097    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT3 (Prop_lut3_I1_O)        0.152     1.249 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.249    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     3.090    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.580ns (27.724%)  route 1.512ns (72.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.512     1.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.124     1.236 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.236    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.077     3.092    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.092    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.606ns (28.611%)  route 1.512ns (71.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.512     1.112    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X108Y90        LUT3 (Prop_lut3_I1_O)        0.150     1.262 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.262    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     3.133    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.642ns (33.639%)  route 1.266ns (66.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.717     0.379    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X112Y86        LUT4 (Prop_lut4_I0_O)        0.124     0.503 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.549     1.052    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.607     3.119    
                         clock uncertainty           -0.063     3.055    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.067     2.988    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.988    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.580ns (30.334%)  route 1.332ns (69.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y86        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.332     0.932    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y90        LUT2 (Prop_lut2_I0_O)        0.124     1.056 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.056    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567     3.079    
                         clock uncertainty           -0.063     3.015    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.031     3.046    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          3.046    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.359    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[3]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.101    -0.258 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.403    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/Q
                         net (fo=1, routed)           0.162    -0.272    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[3]
    SLICE_X108Y88        LUT3 (Prop_lut3_I2_O)        0.043    -0.229 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131    -0.404    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.335%)  route 0.178ns (45.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.178    -0.256    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X108Y90        LUT3 (Prop_lut3_I2_O)        0.048    -0.208 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.063    -0.518    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131    -0.387    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.272    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[7]
    SLICE_X108Y89        LUT3 (Prop_lut3_I2_O)        0.045    -0.227 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121    -0.414    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.043    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.405    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT4 (Prop_lut4_I1_O)        0.043    -0.207 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.405    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.714%)  route 0.154ns (38.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.154    -0.296    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I2_O)        0.101    -0.195 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.063    -0.535    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.131    -0.404    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.045    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.415    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.632    -0.599    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.250    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X112Y86        LUT1 (Prop_lut1_I0_O)        0.045    -0.205 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X112Y86        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.063    -0.536    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.120    -0.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.143    -0.326    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[8]
    SLICE_X109Y90        LUT3 (Prop_lut3_I2_O)        0.098    -0.228 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.063    -0.534    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.092    -0.442    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.743ns (31.812%)  route 1.593ns (68.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.862    -0.854    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.419    -0.435 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.593     1.157    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.324     1.481 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.481    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.604ns (25.458%)  route 1.769ns (74.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.769     1.367    Testing_HDMI_i/HDMI_test_0/inst/TMDS[8]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.148     1.515 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     1.515    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.610ns (25.522%)  route 1.780ns (74.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.783    -0.933    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X105Y90        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDSE (Prop_fdse_C_Q)         0.456    -0.477 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.780     1.303    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_7
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.154     1.457 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.457    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[4]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X109Y90        FDRE (Setup_fdre_C_D)        0.075     2.628    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.628    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.608ns (26.010%)  route 1.730ns (73.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.730     1.329    Testing_HDMI_i/HDMI_test_0/inst/TMDS[7]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.152     1.481 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.481    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.612ns (26.250%)  route 1.719ns (73.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.719     1.319    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.156     1.475 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.475    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.580ns (25.702%)  route 1.677ns (74.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.863    -0.853    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.677     1.279    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_9
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.124     1.403 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.403    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.077     2.630    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.630    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.609ns (26.786%)  route 1.665ns (73.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDSE (Prop_fdse_C_Q)         0.456    -0.401 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.665     1.263    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.153     1.416 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.416    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.118     2.670    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.670    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.608ns (27.066%)  route 1.638ns (72.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.861    -0.855    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.456    -0.399 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.638     1.239    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.152     1.391 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.391    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y90        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.718ns (32.709%)  route 1.477ns (67.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 2.511 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.860    -0.856    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.477     1.040    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.299     1.339 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.339    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.680     2.511    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.760    
                         clock uncertainty           -0.208     2.552    
    SLICE_X108Y88        FDRE (Setup_fdre_C_D)        0.079     2.631    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.667ns (30.030%)  route 1.554ns (69.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 2.512 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          1.859    -0.857    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y87        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y87        FDSE (Prop_fdse_C_Q)         0.518    -0.339 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.554     1.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.149     1.364 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.364    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.681     2.512    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.249     2.761    
                         clock uncertainty           -0.208     2.553    
    SLICE_X108Y89        FDRE (Setup_fdre_C_D)        0.118     2.671    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.671    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.226ns (30.200%)  route 0.522ns (69.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.635    -0.596    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.522     0.054    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.098     0.152 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.152    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.092     0.031    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.185ns (23.445%)  route 0.604ns (76.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.604     0.147    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.044     0.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.069    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.756%)  route 0.597ns (76.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.597     0.141    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.059    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.211ns (26.460%)  route 0.586ns (73.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.631    -0.600    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X108Y86        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDSE (Prop_fdse_C_Q)         0.164    -0.436 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.586     0.150    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.047     0.197 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.197    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.069    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.645%)  route 0.601ns (76.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.601     0.143    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_6
    SLICE_X108Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.188 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.188    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[6]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     0.059    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.537%)  route 0.572ns (75.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.634    -0.597    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X109Y91        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.572     0.116    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X109Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.161 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.161    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.091     0.030    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.576%)  route 0.603ns (76.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.603     0.146    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X108Y88        LUT3 (Prop_lut3_I0_O)        0.045     0.191 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.191    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121     0.059    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.187ns (23.302%)  route 0.616ns (76.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.616     0.158    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.046     0.204 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.204    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.131     0.070    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.230ns (28.285%)  route 0.583ns (71.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y88        FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDSE (Prop_fdse_C_Q)         0.128    -0.470 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.583     0.113    Testing_HDMI_i/HDMI_test_0/inst/TMDS[9]
    SLICE_X108Y88        LUT2 (Prop_lut2_I1_O)        0.102     0.215 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.215    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[9]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.903    -0.837    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y88        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.567    -0.270    
                         clock uncertainty            0.208    -0.062    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.131     0.069    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.845%)  route 0.628ns (77.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=90, routed)          0.633    -0.598    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X107Y89        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.628     0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X108Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.216 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.216    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.904    -0.836    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X108Y90        FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.269    
                         clock uncertainty            0.208    -0.061    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121     0.060    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.256ns (52.794%)  route 2.911ns (47.206%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.236 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.236    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_6
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[29]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 3.235ns (52.633%)  route 2.911ns (47.367%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.215 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000     5.215    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_4
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 3.161ns (52.056%)  route 2.911ns (47.944%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.141 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.141    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_5
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[30]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.145ns (51.929%)  route 2.911ns (48.071%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.902    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.125 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.125    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[31]_i_3_n_7
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.857     8.688    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]/C
                         clock pessimism              0.466     9.155    
                         clock uncertainty           -0.072     9.083    
    SLICE_X106Y103       FDRE (Setup_fdre_C_D)        0.062     9.145    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[28]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 3.142ns (51.905%)  route 2.911ns (48.095%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.122 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.122    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_6
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 3.121ns (51.738%)  route 2.911ns (48.262%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.467     2.893    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y96        LUT6 (Prop_lut6_I5_O)        0.124     3.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2/O
                         net (fo=1, routed)           0.620     3.637    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_2_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.217 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.217    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.331    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.560    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.674 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.674    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.788    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[23]_i_1_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.101 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.101    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]_i_1_n_4
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_D)        0.062     9.146    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[24]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[25]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[26]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.658ns (29.959%)  route 3.876ns (70.041%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.785    -0.931    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y96        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/Q
                         net (fo=3, routed)           0.823     0.409    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]
    SLICE_X105Y98        LUT2 (Prop_lut2_I0_O)        0.124     0.533 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36/O
                         net (fo=1, routed)           0.000     0.533    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm[38]_i_36_n_0
    SLICE_X105Y98        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.083 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.083    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_21_n_0
    SLICE_X105Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.197 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_12_n_0
    SLICE_X105Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.312 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.312    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_3_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.426 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2/CO[3]
                         net (fo=41, routed)          1.938     3.364    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[38]_i_2_n_0
    SLICE_X107Y97        LUT5 (Prop_lut5_I1_O)        0.124     3.488 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[31]_i_1/O
                         net (fo=33, routed)          1.115     4.603    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.858     8.689    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y102       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]/C
                         clock pessimism              0.466     9.156    
                         clock uncertainty           -0.072     9.084    
    SLICE_X106Y102       FDRE (Setup_fdre_C_R)       -0.429     8.655    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[27]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  4.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.472ns (81.400%)  route 0.108ns (18.600%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.348    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.188 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.188    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.149 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.071 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.017 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_7
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[16]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.483ns (81.747%)  route 0.108ns (18.253%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.635    -0.596    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X107Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg[3]/Q
                         net (fo=2, routed)           0.107    -0.348    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_reg_n_0_[3]
    SLICE_X106Y96        LUT4 (Prop_lut4_I0_O)        0.045    -0.303 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.303    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198[3]_i_3_n_0
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.188 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.188    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[3]_i_1_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.149 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.149    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[7]_i_1_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.110 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.110    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[11]_i_1_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.071 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.071    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[15]_i_1_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.006 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.006    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[19]_i_1_n_5
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.992    -0.748    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X106Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]/C
                         clock pessimism              0.504    -0.244    
                         clock uncertainty            0.072    -0.172    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105    -0.067    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_new_2_reg_198_reg[18]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.405%)  route 0.214ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.691    -0.540    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y100       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=2, routed)           0.214    -0.198    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg_n_0_[9]
    SLICE_X103Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X103Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.504    -0.357    
                         clock uncertainty            0.072    -0.285    
    SLICE_X103Y99        FDRE (Hold_fdre_C_D)         0.022    -0.263    Testing_HDMI_i/Gamelogic2_0/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[5]
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.271    -0.475    
                         clock uncertainty            0.072    -0.403    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.075    -0.328    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[7]
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y105       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]/C
                         clock pessimism              0.271    -0.475    
                         clock uncertainty            0.072    -0.403    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.076    -0.327    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.717    -0.514    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y104       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[6]/Q
                         net (fo=1, routed)           0.113    -0.260    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[6]
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X111Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]/C
                         clock pessimism              0.271    -0.475    
                         clock uncertainty            0.072    -0.403    
    SLICE_X111Y103       FDRE (Hold_fdre_C_D)         0.071    -0.332    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.636    -0.595    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X109Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_cast1_reg_661_reg[11]/Q
                         net (fo=5, routed)           0.099    -0.355    Testing_HDMI_i/Gamelogic2_0/inst/data3[11]
    SLICE_X108Y97        LUT6 (Prop_lut6_I5_O)        0.045    -0.310 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210[11]_i_1_n_0
    SLICE_X108Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.072    -0.511    
    SLICE_X108Y97        FDRE (Hold_fdre_C_D)         0.120    -0.391    Testing_HDMI_i/Gamelogic2_0/inst/new_center_9_reg_210_reg[11]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.716    -0.515    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[27]/Q
                         net (fo=1, routed)           0.116    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[27]
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.993    -0.747    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]/C
                         clock pessimism              0.271    -0.476    
                         clock uncertainty            0.072    -0.404    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.063    -0.341    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[27]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.716    -0.515    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/ap_clk
    SLICE_X109Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/dividend0_reg[28]/Q
                         net (fo=1, routed)           0.116    -0.258    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[31]_0[28]
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.993    -0.747    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y109       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]/C
                         clock pessimism              0.271    -0.476    
                         clock uncertainty            0.072    -0.404    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.063    -0.341    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/dividend0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out3_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.718    -0.513    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.293    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg_n_0_[31]
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.994    -0.746    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/ap_clk
    SLICE_X112Y106       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]/C
                         clock pessimism              0.233    -0.513    
                         clock uncertainty            0.072    -0.441    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.064    -0.377    Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/r_stage_reg[32]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.996ns (20.089%)  route 3.962ns (79.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          2.327     3.970    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     4.298 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[7]_i_1/O
                         net (fo=1, routed)           0.000     4.298    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[7]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.081     8.631    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.996ns (20.132%)  route 3.951ns (79.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          2.316     3.959    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     4.287 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_1/O
                         net (fo=1, routed)           0.000     4.287    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.077     8.627    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.996ns (21.587%)  route 3.618ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.983     3.626    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.954 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[8]_i_1/O
                         net (fo=1, routed)           0.000     3.954    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[8]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.079     8.629    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.996ns (21.941%)  route 3.543ns (78.059%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.908     3.551    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X113Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.879 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[10]_i_1/O
                         net (fo=1, routed)           0.000     3.879    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[10]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X113Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X113Y99        FDRE (Setup_fdre_C_D)        0.029     8.579    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.996ns (22.685%)  route 3.394ns (77.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.759     3.402    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X113Y98        LUT6 (Prop_lut6_I4_O)        0.328     3.730 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[4]_i_1/O
                         net (fo=1, routed)           0.000     3.730    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[4]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X113Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.029     8.579    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.922ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.118ns (45.187%)  route 2.569ns (54.813%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.834 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.834    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[29]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.756    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  4.922    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.110ns (45.093%)  route 2.569ns (54.907%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.826 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.826    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[31]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.756    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.996ns (22.899%)  route 3.353ns (77.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.718     3.361    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.689 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[9]_i_1/O
                         net (fo=1, routed)           0.000     3.689    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[9]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.079     8.629    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.668ns (17.110%)  route 3.236ns (82.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.601     3.244    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X110Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.216     8.550    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)       -0.309     8.241    Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.034ns (44.186%)  route 2.569ns (55.814%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.750 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.750    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[30]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.216     8.647    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.756    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  5.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.567%)  route 0.709ns (75.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_4/O
                         net (fo=11, routed)          0.236     0.299    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[1]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.905    -0.835    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.216    -0.051    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     0.070    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.124%)  route 0.657ns (75.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           0.657     0.308    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.045     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[0]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.905    -0.835    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.216    -0.051    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     0.070    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.256ns (26.394%)  route 0.714ns (73.606%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.346 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.346    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[0]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.216    -0.077    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.057    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.291ns (28.958%)  route 0.714ns (71.042%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.381 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.381    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[1]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.216    -0.077    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.057    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.331ns (31.678%)  route 0.714ns (68.323%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[2]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.216    -0.077    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.057    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.351ns (32.961%)  route 0.714ns (67.039%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.441 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.441    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[3]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.216    -0.077    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.057    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.304ns (28.700%)  route 0.755ns (71.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2/O
                         net (fo=12, routed)          0.282     0.345    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.118     0.463 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[3]_i_1/O
                         net (fo=1, routed)           0.000     0.463    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[3]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.121     0.071    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.304ns (28.673%)  route 0.756ns (71.327%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2/O
                         net (fo=12, routed)          0.283     0.346    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.118     0.464 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[2]_i_1/O
                         net (fo=1, routed)           0.000     0.464    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[2]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.216    -0.050    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.120     0.070    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.384ns (34.976%)  route 0.714ns (65.024%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.474 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.474    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[4]
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.880    -0.860    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/C
                         clock pessimism              0.567    -0.293    
                         clock uncertainty            0.216    -0.076    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.134     0.058    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.397ns (35.737%)  route 0.714ns (64.263%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.487 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.487    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[6]
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.880    -0.860    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/C
                         clock pessimism              0.567    -0.293    
                         clock uncertainty            0.216    -0.076    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.134     0.058    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out3_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.996ns (20.089%)  route 3.962ns (79.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          2.327     3.970    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     4.298 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[7]_i_1/O
                         net (fo=1, routed)           0.000     4.298    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[7]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.081     8.634    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[7]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.996ns (20.132%)  route 3.951ns (79.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          2.316     3.959    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     4.287 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_1/O
                         net (fo=1, routed)           0.000     4.287    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.077     8.630    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[11]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.996ns (21.587%)  route 3.618ns (78.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.983     3.626    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.954 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[8]_i_1/O
                         net (fo=1, routed)           0.000     3.954    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[8]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.079     8.632    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[8]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.996ns (21.941%)  route 3.543ns (78.059%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.908     3.551    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X113Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.879 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[10]_i_1/O
                         net (fo=1, routed)           0.000     3.879    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[10]_i_1_n_0
    SLICE_X113Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X113Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X113Y99        FDRE (Setup_fdre_C_D)        0.029     8.582    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[10]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.996ns (22.685%)  route 3.394ns (77.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.759     3.402    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X113Y98        LUT6 (Prop_lut6_I4_O)        0.328     3.730 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[4]_i_1/O
                         net (fo=1, routed)           0.000     3.730    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[4]_i_1_n_0
    SLICE_X113Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X113Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X113Y98        FDRE (Setup_fdre_C_D)        0.029     8.582    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[4]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.118ns (45.187%)  route 2.569ns (54.813%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.834 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.834    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[29]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.758    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[29]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.110ns (45.093%)  route 2.569ns (54.907%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.826 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.826    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[31]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.758    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.996ns (22.899%)  route 3.353ns (77.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 f  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 f  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.718     3.361    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X112Y99        LUT6 (Prop_lut6_I4_O)        0.328     3.689 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[9]_i_1/O
                         net (fo=1, routed)           0.000     3.689    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[9]_i_1_n_0
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X112Y99        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X112Y99        FDRE (Setup_fdre_C_D)        0.079     8.632    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[9]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.668ns (17.110%)  route 3.236ns (82.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          2.056    -0.660    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           1.635     1.493    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT4 (Prop_lut4_I0_O)        0.150     1.643 r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679[0]_i_1/O
                         net (fo=13, routed)          1.601     3.244    Testing_HDMI_i/Gamelogic2_0/inst/p_0_in1_out
    SLICE_X110Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.687     8.518    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X110Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]/C
                         clock pessimism              0.249     8.767    
                         clock uncertainty           -0.214     8.553    
    SLICE_X110Y97        FDRE (Setup_fdre_C_D)       -0.309     8.244    Testing_HDMI_i/Gamelogic2_0/inst/brmerge1_reg_679_reg[0]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@10.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.034ns (44.186%)  route 2.569ns (55.814%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.863    -0.853    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           2.569     2.171    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X104Y96        LUT5 (Prop_lut5_I3_O)        0.124     2.295 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     2.295    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.808 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.808    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.925 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.925    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.042 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.042    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[11]_i_1_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.159 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.160    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[15]_i_1_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.277 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.277    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[19]_i_1_n_0
    SLICE_X104Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.394 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.394    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[23]_i_1_n_0
    SLICE_X104Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.511 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.511    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[27]_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.750 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.750    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[30]
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814     4.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     6.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         1.783     8.614    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y103       FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]/C
                         clock pessimism              0.249     8.863    
                         clock uncertainty           -0.214     8.649    
    SLICE_X104Y103       FDRE (Setup_fdre_C_D)        0.109     8.758    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[30]
  -------------------------------------------------------------------
                         required time                          8.758    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  5.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.231ns (24.567%)  route 0.709ns (75.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_4/O
                         net (fo=11, routed)          0.236     0.299    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_4_n_0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[1]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.905    -0.835    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.214    -0.054    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     0.067    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.124%)  route 0.657ns (75.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/Q
                         net (fo=7, routed)           0.657     0.308    Testing_HDMI_i/Gamelogic2_0/inst/btn0
    SLICE_X108Y96        LUT6 (Prop_lut6_I2_O)        0.045     0.353 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[0]_i_1_n_0
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.905    -0.835    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]/C
                         clock pessimism              0.567    -0.268    
                         clock uncertainty            0.214    -0.054    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.121     0.067    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.256ns (26.394%)  route 0.714ns (73.606%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.346 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.346    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[0]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.054    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.291ns (28.958%)  route 0.714ns (71.042%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.381 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.381    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[1]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.054    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.331ns (31.678%)  route 0.714ns (68.323%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[2]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.054    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.351ns (32.961%)  route 0.714ns (67.039%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     0.441 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.441    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[3]
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.879    -0.861    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y96        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.214    -0.080    
    SLICE_X104Y96        FDRE (Hold_fdre_C_D)         0.134     0.054    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.304ns (28.700%)  route 0.755ns (71.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2/O
                         net (fo=12, routed)          0.282     0.345    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.118     0.463 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[3]_i_1/O
                         net (fo=1, routed)           0.000     0.463    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[3]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.121     0.068    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.304ns (28.673%)  route 0.756ns (71.327%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.635    -0.596    Testing_HDMI_i/clean_button_3/inst/clk
    SLICE_X107Y95        FDRE                                         r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Testing_HDMI_i/clean_button_3/inst/down_press_reg/Q
                         net (fo=6, routed)           0.473     0.018    Testing_HDMI_i/Gamelogic2_0/inst/btn3
    SLICE_X108Y96        LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2/O
                         net (fo=12, routed)          0.283     0.346    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[11]_i_2_n_0
    SLICE_X108Y98        LUT6 (Prop_lut6_I0_O)        0.118     0.464 r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[2]_i_1/O
                         net (fo=1, routed)           0.000     0.464    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696[2]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.906    -0.834    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X108Y98        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]/C
                         clock pessimism              0.567    -0.267    
                         clock uncertainty            0.214    -0.053    
    SLICE_X108Y98        FDRE (Hold_fdre_C_D)         0.120     0.067    Testing_HDMI_i/Gamelogic2_0/inst/new_center_8_reg_696_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.384ns (34.976%)  route 0.714ns (65.024%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.474 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.474    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[4]
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.880    -0.860    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]/C
                         clock pessimism              0.567    -0.293    
                         clock uncertainty            0.214    -0.079    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.134     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.397ns (35.737%)  route 0.714ns (64.263%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X105Y94        FDRE                                         r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  Testing_HDMI_i/clean_button_2/inst/down_press_reg/Q
                         net (fo=6, routed)           0.714     0.231    Testing_HDMI_i/Gamelogic2_0/inst/btn2
    SLICE_X104Y96        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2/O
                         net (fo=1, routed)           0.000     0.276    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685[3]_i_2_n_0
    SLICE_X104Y96        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     0.421 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.421    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[3]_i_1_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.487 r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.487    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_fu_332_p3[6]
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out3_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=439, routed)         0.880    -0.860    Testing_HDMI_i/Gamelogic2_0/inst/ap_clk
    SLICE_X104Y97        FDRE                                         r  Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]/C
                         clock pessimism              0.567    -0.293    
                         clock uncertainty            0.214    -0.079    
    SLICE_X104Y97        FDRE (Hold_fdre_C_D)         0.134     0.055    Testing_HDMI_i/Gamelogic2_0/inst/btn_count_loc_reg_685_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out4_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       54.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[1]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[2]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             54.919ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.704ns (15.453%)  route 3.852ns (84.547%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 58.515 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          1.193     3.703    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.684    58.515    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]/C
                         clock pessimism              0.633    59.148    
                         clock uncertainty           -0.096    59.051    
    SLICE_X107Y99        FDSE (Setup_fdse_C_S)       -0.429    58.622    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                         58.622    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                 54.919    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[12]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[13]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[14]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.258ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.704ns (16.664%)  route 3.521ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.862     3.372    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y102       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y102       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                 55.258    

Slack (MET) :             55.350ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.704ns (17.035%)  route 3.429ns (82.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.770     3.280    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y100       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[4]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 55.350    

Slack (MET) :             55.350ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@60.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.704ns (17.035%)  route 3.429ns (82.965%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 58.689 - 60.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.864    -0.852    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y99        FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDSE (Prop_fdse_C_Q)         0.456    -0.396 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]/Q
                         net (fo=2, routed)           1.428     1.031    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[0]
    SLICE_X108Y99        LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_4/O
                         net (fo=2, routed)           1.231     2.387    Testing_HDMI_i/clean_button_0/inst/down_press_i_4_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I3_O)        0.124     2.511 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.770     3.280    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     60.000    60.000 r  
    H16                                               0.000    60.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    60.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    61.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    62.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.814    54.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    56.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    56.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          1.858    58.689    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y100       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]/C
                         clock pessimism              0.466    59.156    
                         clock uncertainty           -0.096    59.059    
    SLICE_X107Y100       FDSE (Setup_fdse_C_S)       -0.429    58.630    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[5]
  -------------------------------------------------------------------
                         required time                         58.630    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                 55.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/down_press_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.470%)  route 0.178ns (43.530%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]/Q
                         net (fo=2, routed)           0.111    -0.261    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]
    SLICE_X108Y101       LUT4 (Prop_lut4_I1_O)        0.045    -0.216 f  Testing_HDMI_i/clean_button_0/inst/down_press_i_2/O
                         net (fo=2, routed)           0.067    -0.149    Testing_HDMI_i/clean_button_0/inst/down_press_i_2_n_0
    SLICE_X108Y101       LUT5 (Prop_lut5_I1_O)        0.045    -0.104 r  Testing_HDMI_i/clean_button_0/inst/down_press_i_1/O
                         net (fo=17, routed)          0.000    -0.104    Testing_HDMI_i/clean_button_0/inst/down_press0
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X108Y101       FDRE                                         r  Testing_HDMI_i/clean_button_0/inst/down_press_reg/C
                         clock pessimism              0.251    -0.497    
                         clock uncertainty            0.096    -0.401    
    SLICE_X108Y101       FDRE (Hold_fdre_C_D)         0.120    -0.281    Testing_HDMI_i/clean_button_0/inst/down_press_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y93        FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.311    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.266 r  Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/clean_button_2/inst/press_reset[8]_i_2_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.202 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.879    -0.861    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y93        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]/C
                         clock pessimism              0.237    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X104Y93        FDSE (Hold_fdse_C_D)         0.134    -0.393    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y94        FDSE (Prop_fdse_C_Q)         0.164    -0.459 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.311    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
    SLICE_X104Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.266 r  Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.266    Testing_HDMI_i/clean_button_2/inst/press_reset[12]_i_2_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.202 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.879    -0.861    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y94        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]/C
                         clock pessimism              0.237    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X104Y94        FDSE (Hold_fdse_C_D)         0.134    -0.393    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
    SLICE_X104Y91        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[0]_i_3_n_0
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y91        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X104Y91        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDSE (Prop_fdse_C_Q)         0.164    -0.460 f  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.312    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
    SLICE_X104Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.267 r  Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    Testing_HDMI_i/clean_button_2/inst/press_reset[4]_i_2_n_0
    SLICE_X104Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.203 r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_2/inst/clk
    SLICE_X104Y92        FDSE                                         r  Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]/C
                         clock pessimism              0.237    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X104Y92        FDSE (Hold_fdse_C_D)         0.134    -0.394    Testing_HDMI_i/clean_button_2/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y94        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
    SLICE_X103Y94        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[8]_i_2_n_0
    SLICE_X103Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y94        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X103Y94        FDSE (Hold_fdse_C_D)         0.105    -0.422    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
    SLICE_X103Y95        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[12]_i_2_n_0
    SLICE_X103Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[12]_i_1_n_4
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y95        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X103Y95        FDSE (Hold_fdse_C_D)         0.105    -0.422    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[15]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.607    -0.624    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y92        FDSE (Prop_fdse_C_Q)         0.141    -0.483 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.314    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
    SLICE_X103Y92        LUT1 (Prop_lut1_I0_O)        0.045    -0.269 r  Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.269    Testing_HDMI_i/clean_button_1/inst/press_reset[0]_i_3_n_0
    SLICE_X103Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.206    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[0]_i_2_n_4
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.877    -0.863    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y92        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.096    -0.528    
    SLICE_X103Y92        FDSE (Hold_fdse_C_D)         0.105    -0.423    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.608    -0.623    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y93        FDSE (Prop_fdse_C_Q)         0.141    -0.482 f  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/Q
                         net (fo=2, routed)           0.169    -0.313    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
    SLICE_X103Y93        LUT1 (Prop_lut1_I0_O)        0.045    -0.268 r  Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    Testing_HDMI_i/clean_button_1/inst/press_reset[4]_i_2_n_0
    SLICE_X103Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[4]_i_1_n_4
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.878    -0.862    Testing_HDMI_i/clean_button_1/inst/clk
    SLICE_X103Y93        FDSE                                         r  Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]/C
                         clock pessimism              0.238    -0.623    
                         clock uncertainty            0.096    -0.527    
    SLICE_X103Y93        FDSE (Hold_fdse_C_D)         0.105    -0.422    Testing_HDMI_i/clean_button_1/inst/press_reset_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out4_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             clk_out4_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out4_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.179ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.718    -0.513    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDSE (Prop_fdse_C_Q)         0.141    -0.372 f  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/Q
                         net (fo=2, routed)           0.170    -0.202    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
    SLICE_X107Y101       LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    Testing_HDMI_i/clean_button_0/inst/press_reset[8]_i_2_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.094 r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.094    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[8]_i_1_n_4
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out4_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=68, routed)          0.992    -0.748    Testing_HDMI_i/clean_button_0/inst/clk
    SLICE_X107Y101       FDSE                                         r  Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.096    -0.417    
    SLICE_X107Y101       FDSE (Hold_fdse_C_D)         0.105    -0.312    Testing_HDMI_i/clean_button_0/inst/press_reset_reg[11]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.218    





