<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIFoldOperands.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIFoldOperands.cpp.html'>SIFoldOperands.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIFoldOperands.cpp - Fold operands --- ----------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>/// \file</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/DepthFirstIterator.h.html">"llvm/ADT/DepthFirstIterator.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-fold-operands"</u></td></tr>
<tr><th id="26">26</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>namespace</b> {</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</dfn> {</td></tr>
<tr><th id="31">31</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::FoldCandidate::UseMI" title='(anonymous namespace)::FoldCandidate::UseMI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::FoldCandidate::UseMI">UseMI</dfn>;</td></tr>
<tr><th id="32">32</th><td>  <b>union</b> {</td></tr>
<tr><th id="33">33</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl" id="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::OpToFold' data-type='llvm::MachineOperand *' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold">OpToFold</dfn>;</td></tr>
<tr><th id="34">34</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="(anonymousnamespace)::FoldCandidate::(anonymous)::ImmToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::ImmToFold' data-type='uint64_t' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::ImmToFold">ImmToFold</dfn>;</td></tr>
<tr><th id="35">35</th><td>    <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::FoldCandidate::(anonymous)::FrameIndexToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::FrameIndexToFold' data-type='int' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::FrameIndexToFold">FrameIndexToFold</dfn>;</td></tr>
<tr><th id="36">36</th><td>  };</td></tr>
<tr><th id="37">37</th><td>  <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::FoldCandidate::ShrinkOpcode" title='(anonymous namespace)::FoldCandidate::ShrinkOpcode' data-type='int' data-ref="(anonymousnamespace)::FoldCandidate::ShrinkOpcode">ShrinkOpcode</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <em>unsigned</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::FoldCandidate::UseOpNo" title='(anonymous namespace)::FoldCandidate::UseOpNo' data-type='unsigned char' data-ref="(anonymousnamespace)::FoldCandidate::UseOpNo">UseOpNo</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</a> <dfn class="tu decl" id="(anonymousnamespace)::FoldCandidate::Kind" title='(anonymous namespace)::FoldCandidate::Kind' data-type='MachineOperand::MachineOperandType' data-ref="(anonymousnamespace)::FoldCandidate::Kind">Kind</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::FoldCandidate::Commuted" title='(anonymous namespace)::FoldCandidate::Commuted' data-type='bool' data-ref="(anonymousnamespace)::FoldCandidate::Commuted">Commuted</dfn>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi" title='(anonymous namespace)::FoldCandidate::FoldCandidate' data-type='void (anonymous namespace)::FoldCandidate::FoldCandidate(llvm::MachineInstr * MI, unsigned int OpNo, llvm::MachineOperand * FoldOp, bool Commuted_ = false, int ShrinkOp = -1)' data-ref="_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi">FoldCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr *' data-ref="1MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2OpNo" title='OpNo' data-type='unsigned int' data-ref="2OpNo">OpNo</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="3FoldOp" title='FoldOp' data-type='llvm::MachineOperand *' data-ref="3FoldOp">FoldOp</dfn>,</td></tr>
<tr><th id="43">43</th><td>                <em>bool</em> <dfn class="local col4 decl" id="4Commuted_" title='Commuted_' data-type='bool' data-ref="4Commuted_">Commuted_</dfn> = <b>false</b>,</td></tr>
<tr><th id="44">44</th><td>                <em>int</em> <dfn class="local col5 decl" id="5ShrinkOp" title='ShrinkOp' data-type='int' data-ref="5ShrinkOp">ShrinkOp</dfn> = -<var>1</var>) :</td></tr>
<tr><th id="45">45</th><td>    <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::UseMI" title='(anonymous namespace)::FoldCandidate::UseMI' data-use='w' data-ref="(anonymousnamespace)::FoldCandidate::UseMI">UseMI</a>(<a class="local col1 ref" href="#1MI" title='MI' data-ref="1MI">MI</a>), <a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::OpToFold' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold">OpToFold</a>(<b>nullptr</b>), <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::ShrinkOpcode" title='(anonymous namespace)::FoldCandidate::ShrinkOpcode' data-use='w' data-ref="(anonymousnamespace)::FoldCandidate::ShrinkOpcode">ShrinkOpcode</a>(<a class="local col5 ref" href="#5ShrinkOp" title='ShrinkOp' data-ref="5ShrinkOp">ShrinkOp</a>), <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::UseOpNo" title='(anonymous namespace)::FoldCandidate::UseOpNo' data-use='w' data-ref="(anonymousnamespace)::FoldCandidate::UseOpNo">UseOpNo</a>(<a class="local col2 ref" href="#2OpNo" title='OpNo' data-ref="2OpNo">OpNo</a>),</td></tr>
<tr><th id="46">46</th><td>    <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::Kind" title='(anonymous namespace)::FoldCandidate::Kind' data-use='w' data-ref="(anonymousnamespace)::FoldCandidate::Kind">Kind</a>(<a class="local col3 ref" href="#3FoldOp" title='FoldOp' data-ref="3FoldOp">FoldOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()),</td></tr>
<tr><th id="47">47</th><td>    <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::Commuted" title='(anonymous namespace)::FoldCandidate::Commuted' data-use='w' data-ref="(anonymousnamespace)::FoldCandidate::Commuted">Commuted</a>(<a class="local col4 ref" href="#4Commuted_" title='Commuted_' data-ref="4Commuted_">Commuted_</a>) {</td></tr>
<tr><th id="48">48</th><td>    <b>if</b> (<a class="local col3 ref" href="#3FoldOp" title='FoldOp' data-ref="3FoldOp">FoldOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="49">49</th><td>      <a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::ImmToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::ImmToFold' data-use='w' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::ImmToFold">ImmToFold</a> = <a class="local col3 ref" href="#3FoldOp" title='FoldOp' data-ref="3FoldOp">FoldOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="50">50</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#3FoldOp" title='FoldOp' data-ref="3FoldOp">FoldOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="51">51</th><td>      <a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::FrameIndexToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::FrameIndexToFold' data-use='w' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::FrameIndexToFold">FrameIndexToFold</a> = <a class="local col3 ref" href="#3FoldOp" title='FoldOp' data-ref="3FoldOp">FoldOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="52">52</th><td>    } <b>else</b> {</td></tr>
<tr><th id="53">53</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FoldOp-&gt;isReg()) ? void (0) : __assert_fail (&quot;FoldOp-&gt;isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 53, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#3FoldOp" title='FoldOp' data-ref="3FoldOp">FoldOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="54">54</th><td>      <a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::OpToFold' data-use='w' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold">OpToFold</a> = <a class="local col3 ref" href="#3FoldOp" title='FoldOp' data-ref="3FoldOp">FoldOp</a>;</td></tr>
<tr><th id="55">55</th><td>    }</td></tr>
<tr><th id="56">56</th><td>  }</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113FoldCandidate4isFIEv" title='(anonymous namespace)::FoldCandidate::isFI' data-type='bool (anonymous namespace)::FoldCandidate::isFI() const' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate4isFIEv">isFI</dfn>() <em>const</em> {</td></tr>
<tr><th id="59">59</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::Kind" title='(anonymous namespace)::FoldCandidate::Kind' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::Kind">Kind</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_FrameIndex" title='llvm::MachineOperand::MachineOperandType::MO_FrameIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_FrameIndex">MO_FrameIndex</a>;</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113FoldCandidate5isImmEv" title='(anonymous namespace)::FoldCandidate::isImm' data-type='bool (anonymous namespace)::FoldCandidate::isImm() const' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate5isImmEv">isImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="63">63</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::Kind" title='(anonymous namespace)::FoldCandidate::Kind' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::Kind">Kind</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>;</td></tr>
<tr><th id="64">64</th><td>  }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113FoldCandidate5isRegEv" title='(anonymous namespace)::FoldCandidate::isReg' data-type='bool (anonymous namespace)::FoldCandidate::isReg() const' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate5isRegEv">isReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="67">67</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::Kind" title='(anonymous namespace)::FoldCandidate::Kind' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::Kind">Kind</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>;</td></tr>
<tr><th id="68">68</th><td>  }</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113FoldCandidate10isCommutedEv" title='(anonymous namespace)::FoldCandidate::isCommuted' data-type='bool (anonymous namespace)::FoldCandidate::isCommuted() const' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate10isCommutedEv">isCommuted</dfn>() <em>const</em> {</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::Commuted" title='(anonymous namespace)::FoldCandidate::Commuted' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::Commuted">Commuted</a>;</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113FoldCandidate11needsShrinkEv" title='(anonymous namespace)::FoldCandidate::needsShrink' data-type='bool (anonymous namespace)::FoldCandidate::needsShrink() const' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate11needsShrinkEv">needsShrink</dfn>() <em>const</em> {</td></tr>
<tr><th id="75">75</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::ShrinkOpcode" title='(anonymous namespace)::FoldCandidate::ShrinkOpcode' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::ShrinkOpcode">ShrinkOpcode</a> != -<var>1</var>;</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <em>int</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113FoldCandidate15getShrinkOpcodeEv" title='(anonymous namespace)::FoldCandidate::getShrinkOpcode' data-type='int (anonymous namespace)::FoldCandidate::getShrinkOpcode() const' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate15getShrinkOpcodeEv">getShrinkOpcode</dfn>() <em>const</em> {</td></tr>
<tr><th id="79">79</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::FoldCandidate::ShrinkOpcode" title='(anonymous namespace)::FoldCandidate::ShrinkOpcode' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::ShrinkOpcode">ShrinkOpcode</a>;</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td>};</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="84">84</th><td><b>public</b>:</td></tr>
<tr><th id="85">85</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIFoldOperands::ID" title='(anonymous namespace)::SIFoldOperands::ID' data-type='char' data-ref="(anonymousnamespace)::SIFoldOperands::ID">ID</dfn>;</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</dfn>;</td></tr>
<tr><th id="87">87</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</dfn>;</td></tr>
<tr><th id="88">88</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFoldOperands::TRI" title='(anonymous namespace)::SIFoldOperands::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIFoldOperands::TRI">TRI</dfn>;</td></tr>
<tr><th id="89">89</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIFoldOperands::ST" title='(anonymous namespace)::SIFoldOperands::ST' data-type='const llvm::GCNSubtarget *' data-ref="(anonymousnamespace)::SIFoldOperands::ST">ST</dfn>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE" title='(anonymous namespace)::SIFoldOperands::foldOperand' data-type='void (anonymous namespace)::SIFoldOperands::foldOperand(llvm::MachineOperand &amp; OpToFold, llvm::MachineInstr * UseMI, unsigned int UseOpIdx, SmallVectorImpl&lt;(anonymous namespace)::FoldCandidate&gt; &amp; FoldList, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; CopiesToReplace) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE">foldOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="6OpToFold" title='OpToFold' data-type='llvm::MachineOperand &amp;' data-ref="6OpToFold">OpToFold</dfn>,</td></tr>
<tr><th id="92">92</th><td>                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="7UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="7UseMI">UseMI</dfn>,</td></tr>
<tr><th id="93">93</th><td>                   <em>unsigned</em> <dfn class="local col8 decl" id="8UseOpIdx" title='UseOpIdx' data-type='unsigned int' data-ref="8UseOpIdx">UseOpIdx</dfn>,</td></tr>
<tr><th id="94">94</th><td>                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a>&gt; &amp;<dfn class="local col9 decl" id="9FoldList" title='FoldList' data-type='SmallVectorImpl&lt;(anonymous namespace)::FoldCandidate&gt; &amp;' data-ref="9FoldList">FoldList</dfn>,</td></tr>
<tr><th id="95">95</th><td>                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="10CopiesToReplace" title='CopiesToReplace' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="10CopiesToReplace">CopiesToReplace</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114SIFoldOperands15foldInstOperandERN4llvm12MachineInstrERNS1_14MachineOperandE" title='(anonymous namespace)::SIFoldOperands::foldInstOperand' data-type='void (anonymous namespace)::SIFoldOperands::foldInstOperand(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; OpToFold) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands15foldInstOperandERN4llvm12MachineInstrERNS1_14MachineOperandE">foldInstOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="12OpToFold" title='OpToFold' data-type='llvm::MachineOperand &amp;' data-ref="12OpToFold">OpToFold</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_114SIFoldOperands7isClampERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::isClamp' data-type='const llvm::MachineOperand * (anonymous namespace)::SIFoldOperands::isClamp(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands7isClampERKN4llvm12MachineInstrE">isClamp</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="13MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::tryFoldClamp' data-type='bool (anonymous namespace)::SIFoldOperands::tryFoldClamp(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE">tryFoldClamp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *, <em>int</em>&gt; <a class="tu decl" href="#_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::isOMod' data-type='std::pair&lt;const MachineOperand *, int&gt; (anonymous namespace)::SIFoldOperands::isOMod(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE">isOMod</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="15MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::tryFoldOMod' data-type='bool (anonymous namespace)::SIFoldOperands::tryFoldOMod(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE">tryFoldOMod</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="16MI">MI</dfn>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><b>public</b>:</td></tr>
<tr><th id="106">106</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIFoldOperandsC1Ev" title='(anonymous namespace)::SIFoldOperands::SIFoldOperands' data-type='void (anonymous namespace)::SIFoldOperands::SIFoldOperands()' data-ref="_ZN12_GLOBAL__N_114SIFoldOperandsC1Ev">SIFoldOperands</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::ID" title='(anonymous namespace)::SIFoldOperands::ID' data-use='a' data-ref="(anonymousnamespace)::SIFoldOperands::ID">ID</a>) {</td></tr>
<tr><th id="107">107</th><td>    <a class="ref" href="#122" title='llvm::initializeSIFoldOperandsPass' data-ref="_ZN4llvm28initializeSIFoldOperandsPassERNS_12PassRegistryE">initializeSIFoldOperandsPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114SIFoldOperands20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFoldOperands::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFoldOperands::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114SIFoldOperands20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="17MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="17MF">MF</dfn>) override;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114SIFoldOperands11getPassNameEv" title='(anonymous namespace)::SIFoldOperands::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIFoldOperands::getPassName() const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Fold Operands"</q>; }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114SIFoldOperands16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIFoldOperands::getAnalysisUsage' data-type='void (anonymous namespace)::SIFoldOperands::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="18AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="18AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="115">115</th><td>    <a class="local col8 ref" href="#18AU" title='AU' data-ref="18AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="116">116</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#18AU" title='AU' data-ref="18AU">AU</a></span>);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td>};</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSIFoldOperandsPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI Fold Operands&quot;, &quot;si-fold-operands&quot;, &amp;SIFoldOperands::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIFoldOperands&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIFoldOperandsPassFlag; void llvm::initializeSIFoldOperandsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIFoldOperandsPassFlag, initializeSIFoldOperandsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>, <a class="macro" href="#25" title="&quot;si-fold-operands&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="123">123</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Fold Operands"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIFoldOperands::ID" title='(anonymous namespace)::SIFoldOperands::ID' data-type='char' data-ref="(anonymousnamespace)::SIFoldOperands::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIFoldOperandsID" title='llvm::SIFoldOperandsID' data-ref="llvm::SIFoldOperandsID">SIFoldOperandsID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<a class="tu ref" href="#(anonymousnamespace)::SIFoldOperands::ID" title='(anonymous namespace)::SIFoldOperands::ID' data-ref="(anonymousnamespace)::SIFoldOperands::ID">ID</a>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i  data-doc="_ZL24isInlineConstantIfFoldedPKN4llvm11SIInstrInfoERKNS_12MachineInstrEjRKNS_14MachineOperandE">// Wrapper around isInlineConstant that understands special cases when</i></td></tr>
<tr><th id="130">130</th><td><i  data-doc="_ZL24isInlineConstantIfFoldedPKN4llvm11SIInstrInfoERKNS_12MachineInstrEjRKNS_14MachineOperandE">// instruction types are replaced during operand folding.</i></td></tr>
<tr><th id="131">131</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL24isInlineConstantIfFoldedPKN4llvm11SIInstrInfoERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='isInlineConstantIfFolded' data-type='bool isInlineConstantIfFolded(const llvm::SIInstrInfo * TII, const llvm::MachineInstr &amp; UseMI, unsigned int OpNo, const llvm::MachineOperand &amp; OpToFold)' data-ref="_ZL24isInlineConstantIfFoldedPKN4llvm11SIInstrInfoERKNS_12MachineInstrEjRKNS_14MachineOperandE">isInlineConstantIfFolded</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="19TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="19TII">TII</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="20UseMI">UseMI</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                     <em>unsigned</em> <dfn class="local col1 decl" id="21OpNo" title='OpNo' data-type='unsigned int' data-ref="21OpNo">OpNo</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22OpToFold" title='OpToFold' data-type='const llvm::MachineOperand &amp;' data-ref="22OpToFold">OpToFold</dfn>) {</td></tr>
<tr><th id="135">135</th><td>  <b>if</b> (<a class="local col9 ref" href="#19TII" title='TII' data-ref="19TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='llvm::SIInstrInfo::isInlineConstant' data-ref="_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE">isInlineConstant</a>(<a class="local col0 ref" href="#20UseMI" title='UseMI' data-ref="20UseMI">UseMI</a>, <a class="local col1 ref" href="#21OpNo" title='OpNo' data-ref="21OpNo">OpNo</a>, <a class="local col2 ref" href="#22OpToFold" title='OpToFold' data-ref="22OpToFold">OpToFold</a>))</td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23Opc" title='Opc' data-type='unsigned int' data-ref="23Opc">Opc</dfn> = <a class="local col0 ref" href="#20UseMI" title='UseMI' data-ref="20UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="139">139</th><td>  <b>switch</b> (<a class="local col3 ref" href="#23Opc" title='Opc' data-ref="23Opc">Opc</a>) {</td></tr>
<tr><th id="140">140</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span>:</td></tr>
<tr><th id="141">141</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e64</span>:</td></tr>
<tr><th id="142">142</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span>: {</td></tr>
<tr><th id="143">143</th><td>    <i>// Special case for mac. Since this is replaced with mad when folded into</i></td></tr>
<tr><th id="144">144</th><td><i>    // src2, we need to check the legality for the final instruction.</i></td></tr>
<tr><th id="145">145</th><td>    <em>int</em> Src2Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="146">146</th><td>    <b>if</b> (<b>static_cast</b>&lt;<em>int</em>&gt;(OpNo) == Src2Idx) {</td></tr>
<tr><th id="147">147</th><td>      <em>bool</em> IsFMA = Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span>;</td></tr>
<tr><th id="148">148</th><td>      <em>bool</em> IsF32 = Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>      <em>unsigned</em> Opc = IsFMA ?</td></tr>
<tr><th id="151">151</th><td>        AMDGPU::<span class='error' title="no member named &apos;V_FMA_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F32</span> : (IsF32 ? AMDGPU::V_MAD_F32 : AMDGPU::<span class='error' title="no member named &apos;V_MAD_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_F16</span>);</td></tr>
<tr><th id="152">152</th><td>      <em>const</em> MCInstrDesc &amp;MadDesc = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opc);</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> TII-&gt;isInlineConstant(OpToFold, MadDesc.OpInfo[OpNo].OperandType);</td></tr>
<tr><th id="154">154</th><td>    }</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td>  <b>default</b>:</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="159">159</th><td>  }</td></tr>
<tr><th id="160">160</th><td>}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createSIFoldOperandsPassEv" title='llvm::createSIFoldOperandsPass' data-ref="_ZN4llvm24createSIFoldOperandsPassEv">createSIFoldOperandsPass</dfn>() {</td></tr>
<tr><th id="163">163</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114SIFoldOperandsC1Ev" title='(anonymous namespace)::SIFoldOperands::SIFoldOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIFoldOperandsC1Ev">(</a>);</td></tr>
<tr><th id="164">164</th><td>}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13updateOperandRN12_GLOBAL__N_113FoldCandidateERKN4llvm11SIInstrInfoERKNS2_18TargetRegisterInfoERKNS2_12GCNSubtargetE" title='updateOperand' data-type='bool updateOperand((anonymous namespace)::FoldCandidate &amp; Fold, const llvm::SIInstrInfo &amp; TII, const llvm::TargetRegisterInfo &amp; TRI, const llvm::GCNSubtarget &amp; ST)' data-ref="_ZL13updateOperandRN12_GLOBAL__N_113FoldCandidateERKN4llvm11SIInstrInfoERKNS2_18TargetRegisterInfoERKNS2_12GCNSubtargetE">updateOperand</dfn>(<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a> &amp;<dfn class="local col4 decl" id="24Fold" title='Fold' data-type='(anonymous namespace)::FoldCandidate &amp;' data-ref="24Fold">Fold</dfn>,</td></tr>
<tr><th id="167">167</th><td>                          <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="local col5 decl" id="25TII" title='TII' data-type='const llvm::SIInstrInfo &amp;' data-ref="25TII">TII</dfn>,</td></tr>
<tr><th id="168">168</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="26TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="26TRI">TRI</dfn>,</td></tr>
<tr><th id="169">169</th><td>                          <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="27ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="27ST">ST</dfn>) {</td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='llvm::MachineInstr *' data-ref="28MI">MI</dfn> = <a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::UseMI" title='(anonymous namespace)::FoldCandidate::UseMI' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::UseMI">UseMI</a>;</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29Old" title='Old' data-type='llvm::MachineOperand &amp;' data-ref="29Old">Old</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::UseOpNo" title='(anonymous namespace)::FoldCandidate::UseOpNo' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::UseOpNo">UseOpNo</a>);</td></tr>
<tr><th id="172">172</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Old.isReg()) ? void (0) : __assert_fail (&quot;Old.isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 172, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#29Old" title='Old' data-ref="29Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (<a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate5isImmEv" title='(anonymous namespace)::FoldCandidate::isImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="175">175</th><td>    <b>if</b> (MI-&gt;getDesc().TSFlags &amp; SIInstrFlags::IsPacked &amp;&amp;</td></tr>
<tr><th id="176">176</th><td>        AMDGPU::isInlinableLiteralV216(<b>static_cast</b>&lt;uint16_t&gt;(Fold.ImmToFold),</td></tr>
<tr><th id="177">177</th><td>                                       <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>.hasInv2PiInlineImm())) {</td></tr>
<tr><th id="178">178</th><td>      <i>// Set op_sel/op_sel_hi on this operand or bail out if op_sel is</i></td></tr>
<tr><th id="179">179</th><td><i>      // already set.</i></td></tr>
<tr><th id="180">180</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="30Opcode" title='Opcode' data-type='unsigned int' data-ref="30Opcode">Opcode</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="181">181</th><td>      <em>int</em> <dfn class="local col1 decl" id="31OpNo" title='OpNo' data-type='int' data-ref="31OpNo">OpNo</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col9 ref" href="#29Old" title='Old' data-ref="29Old">Old</a>);</td></tr>
<tr><th id="182">182</th><td>      <em>int</em> <dfn class="local col2 decl" id="32ModIdx" title='ModIdx' data-type='int' data-ref="32ModIdx">ModIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="183">183</th><td>      <b>if</b> (OpNo == AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0))</td></tr>
<tr><th id="184">184</th><td>        ModIdx = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers;</td></tr>
<tr><th id="185">185</th><td>      <b>else</b> <b>if</b> (OpNo == AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1))</td></tr>
<tr><th id="186">186</th><td>        ModIdx = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers;</td></tr>
<tr><th id="187">187</th><td>      <b>else</b> <b>if</b> (OpNo == AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2))</td></tr>
<tr><th id="188">188</th><td>        ModIdx = AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2_modifiers;</td></tr>
<tr><th id="189">189</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ModIdx != -1) ? void (0) : __assert_fail (&quot;ModIdx != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 189, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32ModIdx" title='ModIdx' data-ref="32ModIdx">ModIdx</a> != -<var>1</var>);</td></tr>
<tr><th id="190">190</th><td>      <a class="local col2 ref" href="#32ModIdx" title='ModIdx' data-ref="32ModIdx">ModIdx</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU18getNamedOperandIdxEtt" title='llvm::AMDGPU::getNamedOperandIdx' data-ref="_ZN4llvm6AMDGPU18getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col0 ref" href="#30Opcode" title='Opcode' data-ref="30Opcode">Opcode</a>, <a class="local col2 ref" href="#32ModIdx" title='ModIdx' data-ref="32ModIdx">ModIdx</a>);</td></tr>
<tr><th id="191">191</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="33Mod" title='Mod' data-type='llvm::MachineOperand &amp;' data-ref="33Mod">Mod</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#32ModIdx" title='ModIdx' data-ref="32ModIdx">ModIdx</a>);</td></tr>
<tr><th id="192">192</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="34Val" title='Val' data-type='unsigned int' data-ref="34Val">Val</dfn> = <a class="local col3 ref" href="#33Mod" title='Mod' data-ref="33Mod">Mod</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="193">193</th><td>      <b>if</b> ((<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> &amp; <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::OP_SEL_0" title='llvm::SISrcMods::OP_SEL_0' data-ref="llvm::SISrcMods::OP_SEL_0">OP_SEL_0</a>) || !(<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> &amp; <span class="namespace">SISrcMods::</span><a class="enum" href="SIDefines.h.html#llvm::SISrcMods::OP_SEL_1" title='llvm::SISrcMods::OP_SEL_1' data-ref="llvm::SISrcMods::OP_SEL_1">OP_SEL_1</a>))</td></tr>
<tr><th id="194">194</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="195">195</th><td>      <i>// Only apply the following transformation if that operand requries</i></td></tr>
<tr><th id="196">196</th><td><i>      // a packed immediate.</i></td></tr>
<tr><th id="197">197</th><td>      <b>switch</b> (TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode).OpInfo[OpNo].OperandType) {</td></tr>
<tr><th id="198">198</th><td>      <b>case</b> AMDGPU::OPERAND_REG_IMM_V2FP16:</td></tr>
<tr><th id="199">199</th><td>      <b>case</b> AMDGPU::OPERAND_REG_IMM_V2INT16:</td></tr>
<tr><th id="200">200</th><td>      <b>case</b> AMDGPU::OPERAND_REG_INLINE_C_V2FP16:</td></tr>
<tr><th id="201">201</th><td>      <b>case</b> AMDGPU::OPERAND_REG_INLINE_C_V2INT16:</td></tr>
<tr><th id="202">202</th><td>        <i>// If upper part is all zero we do not need op_sel_hi.</i></td></tr>
<tr><th id="203">203</th><td>        <b>if</b> (!isUInt&lt;<var>16</var>&gt;(Fold.ImmToFold)) {</td></tr>
<tr><th id="204">204</th><td>          <b>if</b> (!(Fold.ImmToFold &amp; <var>0xffff</var>)) {</td></tr>
<tr><th id="205">205</th><td>            Mod.setImm(Mod.getImm() | SISrcMods::OP_SEL_0);</td></tr>
<tr><th id="206">206</th><td>            Mod.setImm(Mod.getImm() &amp; ~SISrcMods::OP_SEL_1);</td></tr>
<tr><th id="207">207</th><td>            Old.ChangeToImmediate((Fold.ImmToFold &gt;&gt; <var>16</var>) &amp; <var>0xffff</var>);</td></tr>
<tr><th id="208">208</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="209">209</th><td>          }</td></tr>
<tr><th id="210">210</th><td>          Mod.setImm(Mod.getImm() &amp; ~SISrcMods::OP_SEL_1);</td></tr>
<tr><th id="211">211</th><td>          Old.ChangeToImmediate(Fold.ImmToFold &amp; <var>0xffff</var>);</td></tr>
<tr><th id="212">212</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="213">213</th><td>        }</td></tr>
<tr><th id="214">214</th><td>        <b>break</b>;</td></tr>
<tr><th id="215">215</th><td>      <b>default</b>:</td></tr>
<tr><th id="216">216</th><td>        <b>break</b>;</td></tr>
<tr><th id="217">217</th><td>      }</td></tr>
<tr><th id="218">218</th><td>    }</td></tr>
<tr><th id="219">219</th><td>  }</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <b>if</b> ((<a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate5isImmEv" title='(anonymous namespace)::FoldCandidate::isImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate5isImmEv">isImm</a>() || <a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate4isFIEv" title='(anonymous namespace)::FoldCandidate::isFI' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate4isFIEv">isFI</a>()) &amp;&amp; <a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate11needsShrinkEv" title='(anonymous namespace)::FoldCandidate::needsShrink' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate11needsShrinkEv">needsShrink</a>()) {</td></tr>
<tr><th id="222">222</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="35MBB">MBB</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="223">223</th><td>    <em>auto</em> <dfn class="local col6 decl" id="36Liveness" title='Liveness' data-type='auto' data-ref="36Liveness">Liveness</dfn> = MBB-&gt;computeRegisterLiveness(&amp;TRI, AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>, MI);</td></tr>
<tr><th id="224">224</th><td>    <b>if</b> (Liveness != MachineBasicBlock::LQR_Dead)</td></tr>
<tr><th id="225">225</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="37MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="37MRI">MRI</dfn> = <a class="local col5 ref" href="#35MBB" title='MBB' data-ref="35MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="228">228</th><td>    <em>int</em> <dfn class="local col8 decl" id="38Op32" title='Op32' data-type='int' data-ref="38Op32">Op32</dfn> = <a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate15getShrinkOpcodeEv" title='(anonymous namespace)::FoldCandidate::getShrinkOpcode' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate15getShrinkOpcodeEv">getShrinkOpcode</a>();</td></tr>
<tr><th id="229">229</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="39Dst0" title='Dst0' data-type='llvm::MachineOperand &amp;' data-ref="39Dst0">Dst0</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="230">230</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="40Dst1" title='Dst1' data-type='llvm::MachineOperand &amp;' data-ref="40Dst1">Dst1</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="231">231</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Dst0.isDef() &amp;&amp; Dst1.isDef()) ? void (0) : __assert_fail (&quot;Dst0.isDef() &amp;&amp; Dst1.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 231, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#39Dst0" title='Dst0' data-ref="39Dst0">Dst0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col0 ref" href="#40Dst1" title='Dst1' data-ref="40Dst1">Dst1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <em>bool</em> <dfn class="local col1 decl" id="41HaveNonDbgCarryUse" title='HaveNonDbgCarryUse' data-type='bool' data-ref="41HaveNonDbgCarryUse">HaveNonDbgCarryUse</dfn> = !<a class="local col7 ref" href="#37MRI" title='MRI' data-ref="37MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col0 ref" href="#40Dst1" title='Dst1' data-ref="40Dst1">Dst1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="42Dst0RC" title='Dst0RC' data-type='const llvm::TargetRegisterClass *' data-ref="42Dst0RC">Dst0RC</dfn> = <a class="local col7 ref" href="#37MRI" title='MRI' data-ref="37MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#39Dst0" title='Dst0' data-ref="39Dst0">Dst0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="236">236</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="43NewReg0" title='NewReg0' data-type='unsigned int' data-ref="43NewReg0">NewReg0</dfn> = <a class="local col7 ref" href="#37MRI" title='MRI' data-ref="37MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col2 ref" href="#42Dst0RC" title='Dst0RC' data-ref="42Dst0RC">Dst0RC</a>);</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44Inst32" title='Inst32' data-type='llvm::MachineInstr *' data-ref="44Inst32">Inst32</dfn> = <a class="local col5 ref" href="#25TII" title='TII' data-ref="25TII">TII</a>.<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj" title='llvm::SIInstrInfo::buildShrunkInst' data-ref="_ZNK4llvm11SIInstrInfo15buildShrunkInstERNS_12MachineInstrEj">buildShrunkInst</a>(<span class='refarg'>*<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a></span>, <a class="local col8 ref" href="#38Op32" title='Op32' data-ref="38Op32">Op32</a>);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>    <b>if</b> (<a class="local col1 ref" href="#41HaveNonDbgCarryUse" title='HaveNonDbgCarryUse' data-ref="41HaveNonDbgCarryUse">HaveNonDbgCarryUse</a>) {</td></tr>
<tr><th id="241">241</th><td>      BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), Dst1.getReg())</td></tr>
<tr><th id="242">242</th><td>        .addReg(AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>, RegState::Kill);</td></tr>
<tr><th id="243">243</th><td>    }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>    <i>// Keep the old instruction around to avoid breaking iterators, but</i></td></tr>
<tr><th id="246">246</th><td><i>    // replace it with a dummy instruction to remove uses.</i></td></tr>
<tr><th id="247">247</th><td><i>    //</i></td></tr>
<tr><th id="248">248</th><td><i>    // FIXME: We should not invert how this pass looks at operands to avoid</i></td></tr>
<tr><th id="249">249</th><td><i>    // this. Should track set of foldable movs instead of looking for uses</i></td></tr>
<tr><th id="250">250</th><td><i>    // when looking at a use.</i></td></tr>
<tr><th id="251">251</th><td>    <a class="local col9 ref" href="#39Dst0" title='Dst0' data-ref="39Dst0">Dst0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#43NewReg0" title='NewReg0' data-ref="43NewReg0">NewReg0</a>);</td></tr>
<tr><th id="252">252</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="45I" title='I' data-type='unsigned int' data-ref="45I">I</dfn> = <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col5 ref" href="#45I" title='I' data-ref="45I">I</a> &gt; <var>0</var>; --<a class="local col5 ref" href="#45I" title='I' data-ref="45I">I</a>)</td></tr>
<tr><th id="253">253</th><td>      <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col5 ref" href="#45I" title='I' data-ref="45I">I</a>);</td></tr>
<tr><th id="254">254</th><td>    MI-&gt;setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::TargetOpcode::IMPLICIT_DEF&apos;?">AMDGPU</span>::IMPLICIT_DEF));</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (Fold.isCommuted())</td></tr>
<tr><th id="257">257</th><td>      TII.<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;">commuteInstruction</span>(*Inst32, <b>false</b>);</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Fold.needsShrink() &amp;&amp; &quot;not handled&quot;) ? void (0) : __assert_fail (&quot;!Fold.needsShrink() &amp;&amp; \&quot;not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 261, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate11needsShrinkEv" title='(anonymous namespace)::FoldCandidate::needsShrink' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate11needsShrinkEv">needsShrink</a>() &amp;&amp; <q>"not handled"</q>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <b>if</b> (<a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate5isImmEv" title='(anonymous namespace)::FoldCandidate::isImm' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="264">264</th><td>    <a class="local col9 ref" href="#29Old" title='Old' data-ref="29Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::ImmToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::ImmToFold' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::ImmToFold">ImmToFold</a>);</td></tr>
<tr><th id="265">265</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <b>if</b> (<a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate4isFIEv" title='(anonymous namespace)::FoldCandidate::isFI' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="269">269</th><td>    <a class="local col9 ref" href="#29Old" title='Old' data-ref="29Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand18ChangeToFrameIndexEi" title='llvm::MachineOperand::ChangeToFrameIndex' data-ref="_ZN4llvm14MachineOperand18ChangeToFrameIndexEi">ChangeToFrameIndex</a>(<a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::FrameIndexToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::FrameIndexToFold' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::FrameIndexToFold">FrameIndexToFold</a>);</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="271">271</th><td>  }</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="46New" title='New' data-type='llvm::MachineOperand *' data-ref="46New">New</dfn> = <a class="local col4 ref" href="#24Fold" title='Fold' data-ref="24Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::OpToFold' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold">OpToFold</a>;</td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#29Old" title='Old' data-ref="29Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="275">275</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#46New" title='New' data-ref="46New">New</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="276">276</th><td>    <a class="local col9 ref" href="#29Old" title='Old' data-ref="29Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand12substVirtRegEjjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substVirtReg' data-ref="_ZN4llvm14MachineOperand12substVirtRegEjjRKNS_18TargetRegisterInfoE">substVirtReg</a>(<a class="local col6 ref" href="#46New" title='New' data-ref="46New">New</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#46New" title='New' data-ref="46New">New</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <a class="local col6 ref" href="#26TRI" title='TRI' data-ref="26TRI">TRI</a>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>    <a class="local col9 ref" href="#29Old" title='Old' data-ref="29Old">Old</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col6 ref" href="#46New" title='New' data-ref="46New">New</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i>// FIXME: Handle physical registers.</i></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isUseMIInFoldListN4llvm8ArrayRefIN12_GLOBAL__N_113FoldCandidateEEEPKNS_12MachineInstrE" title='isUseMIInFoldList' data-type='bool isUseMIInFoldList(ArrayRef&lt;(anonymous namespace)::FoldCandidate&gt; FoldList, const llvm::MachineInstr * MI)' data-ref="_ZL17isUseMIInFoldListN4llvm8ArrayRefIN12_GLOBAL__N_113FoldCandidateEEEPKNS_12MachineInstrE">isUseMIInFoldList</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a>&gt; <dfn class="local col7 decl" id="47FoldList" title='FoldList' data-type='ArrayRef&lt;(anonymous namespace)::FoldCandidate&gt;' data-ref="47FoldList">FoldList</dfn>,</td></tr>
<tr><th id="288">288</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="48MI">MI</dfn>) {</td></tr>
<tr><th id="289">289</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="49Candidate" title='Candidate' data-type='(anonymous namespace)::FoldCandidate' data-ref="49Candidate">Candidate</dfn> : <a class="local col7 ref" href="#47FoldList" title='FoldList' data-ref="47FoldList">FoldList</a>) {</td></tr>
<tr><th id="290">290</th><td>    <b>if</b> (<a class="local col9 ref" href="#49Candidate" title='Candidate' data-ref="49Candidate">Candidate</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::UseMI" title='(anonymous namespace)::FoldCandidate::UseMI' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::UseMI">UseMI</a> == <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>)</td></tr>
<tr><th id="291">291</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="294">294</th><td>}</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE" title='tryAddToFoldList' data-type='bool tryAddToFoldList(SmallVectorImpl&lt;(anonymous namespace)::FoldCandidate&gt; &amp; FoldList, llvm::MachineInstr * MI, unsigned int OpNo, llvm::MachineOperand * OpToFold, const llvm::SIInstrInfo * TII)' data-ref="_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE">tryAddToFoldList</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a>&gt; &amp;<dfn class="local col0 decl" id="50FoldList" title='FoldList' data-type='SmallVectorImpl&lt;(anonymous namespace)::FoldCandidate&gt; &amp;' data-ref="50FoldList">FoldList</dfn>,</td></tr>
<tr><th id="297">297</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51MI" title='MI' data-type='llvm::MachineInstr *' data-ref="51MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="52OpNo" title='OpNo' data-type='unsigned int' data-ref="52OpNo">OpNo</dfn>,</td></tr>
<tr><th id="298">298</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="53OpToFold" title='OpToFold' data-type='llvm::MachineOperand *' data-ref="53OpToFold">OpToFold</dfn>,</td></tr>
<tr><th id="299">299</th><td>                             <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col4 decl" id="54TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="54TII">TII</dfn>) {</td></tr>
<tr><th id="300">300</th><td>  <b>if</b> (!<a class="local col4 ref" href="#54TII" title='TII' data-ref="54TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(*<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>, <a class="local col2 ref" href="#52OpNo" title='OpNo' data-ref="52OpNo">OpNo</a>, <a class="local col3 ref" href="#53OpToFold" title='OpToFold' data-ref="53OpToFold">OpToFold</a>)) {</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>    <i>// Special case for v_mac_{f16, f32}_e64 if we are trying to fold into src2</i></td></tr>
<tr><th id="303">303</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55Opc" title='Opc' data-type='unsigned int' data-ref="55Opc">Opc</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> ((Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F16_e64</span> ||</td></tr>
<tr><th id="305">305</th><td>         Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span>) &amp;&amp;</td></tr>
<tr><th id="306">306</th><td>        (<em>int</em>)OpNo == AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2)) {</td></tr>
<tr><th id="307">307</th><td>      <em>bool</em> <dfn class="local col6 decl" id="56IsFMA" title='IsFMA' data-type='bool' data-ref="56IsFMA">IsFMA</dfn> = Opc == AMDGPU::<span class='error' title="no member named &apos;V_FMAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMAC_F32_e64</span>;</td></tr>
<tr><th id="308">308</th><td>      <em>bool</em> <dfn class="local col7 decl" id="57IsF32" title='IsF32' data-type='bool' data-ref="57IsF32">IsF32</dfn> = Opc == AMDGPU::<span class='error' title="no member named &apos;V_MAC_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAC_F32_e64</span>;</td></tr>
<tr><th id="309">309</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="58NewOpc" title='NewOpc' data-type='unsigned int' data-ref="58NewOpc">NewOpc</dfn> = IsFMA ?</td></tr>
<tr><th id="310">310</th><td>        AMDGPU::<span class='error' title="no member named &apos;V_FMA_F32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_FMA_F32</span> : (IsF32 ? AMDGPU::V_MAD_F32 : AMDGPU::<span class='error' title="no member named &apos;V_MAD_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAD_F16</span>);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>      <i>// Check if changing this to a v_mad_{f16, f32} instruction will allow us</i></td></tr>
<tr><th id="313">313</th><td><i>      // to fold the operand.</i></td></tr>
<tr><th id="314">314</th><td>      MI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="315">315</th><td>      <em>bool</em> <dfn class="local col9 decl" id="59FoldAsMAD" title='FoldAsMAD' data-type='bool' data-ref="59FoldAsMAD">FoldAsMAD</dfn> = <a class="tu ref" href="#_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE" title='tryAddToFoldList' data-use='c' data-ref="_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE">tryAddToFoldList</a>(<span class='refarg'><a class="local col0 ref" href="#50FoldList" title='FoldList' data-ref="50FoldList">FoldList</a></span>, <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>, <a class="local col2 ref" href="#52OpNo" title='OpNo' data-ref="52OpNo">OpNo</a>, <a class="local col3 ref" href="#53OpToFold" title='OpToFold' data-ref="53OpToFold">OpToFold</a>, <a class="local col4 ref" href="#54TII" title='TII' data-ref="54TII">TII</a>);</td></tr>
<tr><th id="316">316</th><td>      <b>if</b> (<a class="local col9 ref" href="#59FoldAsMAD" title='FoldAsMAD' data-ref="59FoldAsMAD">FoldAsMAD</a>) {</td></tr>
<tr><th id="317">317</th><td>        <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15untieRegOperandEj" title='llvm::MachineInstr::untieRegOperand' data-ref="_ZN4llvm12MachineInstr15untieRegOperandEj">untieRegOperand</a>(<a class="local col2 ref" href="#52OpNo" title='OpNo' data-ref="52OpNo">OpNo</a>);</td></tr>
<tr><th id="318">318</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="319">319</th><td>      }</td></tr>
<tr><th id="320">320</th><td>      MI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="321">321</th><td>    }</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>    <i>// Special case for s_setreg_b32</i></td></tr>
<tr><th id="324">324</th><td>    <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;S_SETREG_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_B32</span> &amp;&amp; OpToFold-&gt;isImm()) {</td></tr>
<tr><th id="325">325</th><td>      MI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SETREG_IMM32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_IMM32_B32</span>));</td></tr>
<tr><th id="326">326</th><td>      <a class="local col0 ref" href="#50FoldList" title='FoldList' data-ref="50FoldList">FoldList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi" title='(anonymous namespace)::FoldCandidate::FoldCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi">(</a><a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>, <a class="local col2 ref" href="#52OpNo" title='OpNo' data-ref="52OpNo">OpNo</a>, <a class="local col3 ref" href="#53OpToFold" title='OpToFold' data-ref="53OpToFold">OpToFold</a>));</td></tr>
<tr><th id="327">327</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="328">328</th><td>    }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>    <i>// If we are already folding into another operand of MI, then</i></td></tr>
<tr><th id="331">331</th><td><i>    // we can't commute the instruction, otherwise we risk making the</i></td></tr>
<tr><th id="332">332</th><td><i>    // other fold illegal.</i></td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL17isUseMIInFoldListN4llvm8ArrayRefIN12_GLOBAL__N_113FoldCandidateEEEPKNS_12MachineInstrE" title='isUseMIInFoldList' data-use='c' data-ref="_ZL17isUseMIInFoldListN4llvm8ArrayRefIN12_GLOBAL__N_113FoldCandidateEEEPKNS_12MachineInstrE">isUseMIInFoldList</a>(<a class="tu ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-use='c' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col0 ref" href="#50FoldList" title='FoldList' data-ref="50FoldList">FoldList</a>, <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>))</td></tr>
<tr><th id="334">334</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="60CommuteOpNo" title='CommuteOpNo' data-type='unsigned int' data-ref="60CommuteOpNo">CommuteOpNo</dfn> = <a class="local col2 ref" href="#52OpNo" title='OpNo' data-ref="52OpNo">OpNo</a>;</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>    <i>// Operand is not legal, so try to commute the instruction to</i></td></tr>
<tr><th id="339">339</th><td><i>    // see if this makes it possible to fold.</i></td></tr>
<tr><th id="340">340</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="61CommuteIdx0" title='CommuteIdx0' data-type='unsigned int' data-ref="61CommuteIdx0">CommuteIdx0</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>;</td></tr>
<tr><th id="341">341</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="62CommuteIdx1" title='CommuteIdx1' data-type='unsigned int' data-ref="62CommuteIdx1">CommuteIdx1</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>;</td></tr>
<tr><th id="342">342</th><td>    <em>bool</em> <dfn class="local col3 decl" id="63CanCommute" title='CanCommute' data-type='bool' data-ref="63CanCommute">CanCommute</dfn> = <a class="local col4 ref" href="#54TII" title='TII' data-ref="54TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::SIInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</a>(<span class='refarg'>*<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#61CommuteIdx0" title='CommuteIdx0' data-ref="61CommuteIdx0">CommuteIdx0</a></span>, <span class='refarg'><a class="local col2 ref" href="#62CommuteIdx1" title='CommuteIdx1' data-ref="62CommuteIdx1">CommuteIdx1</a></span>);</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>    <b>if</b> (<a class="local col3 ref" href="#63CanCommute" title='CanCommute' data-ref="63CanCommute">CanCommute</a>) {</td></tr>
<tr><th id="345">345</th><td>      <b>if</b> (<a class="local col1 ref" href="#61CommuteIdx0" title='CommuteIdx0' data-ref="61CommuteIdx0">CommuteIdx0</a> == <a class="local col2 ref" href="#52OpNo" title='OpNo' data-ref="52OpNo">OpNo</a>)</td></tr>
<tr><th id="346">346</th><td>        <a class="local col0 ref" href="#60CommuteOpNo" title='CommuteOpNo' data-ref="60CommuteOpNo">CommuteOpNo</a> = <a class="local col2 ref" href="#62CommuteIdx1" title='CommuteIdx1' data-ref="62CommuteIdx1">CommuteIdx1</a>;</td></tr>
<tr><th id="347">347</th><td>      <b>else</b> <b>if</b> (<a class="local col2 ref" href="#62CommuteIdx1" title='CommuteIdx1' data-ref="62CommuteIdx1">CommuteIdx1</a> == <a class="local col2 ref" href="#52OpNo" title='OpNo' data-ref="52OpNo">OpNo</a>)</td></tr>
<tr><th id="348">348</th><td>        <a class="local col0 ref" href="#60CommuteOpNo" title='CommuteOpNo' data-ref="60CommuteOpNo">CommuteOpNo</a> = <a class="local col1 ref" href="#61CommuteIdx0" title='CommuteIdx0' data-ref="61CommuteIdx0">CommuteIdx0</a>;</td></tr>
<tr><th id="349">349</th><td>    }</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>    <i>// One of operands might be an Imm operand, and OpNo may refer to it after</i></td></tr>
<tr><th id="353">353</th><td><i>    // the call of commuteInstruction() below. Such situations are avoided</i></td></tr>
<tr><th id="354">354</th><td><i>    // here explicitly as OpNo must be a register operand to be a candidate</i></td></tr>
<tr><th id="355">355</th><td><i>    // for memory folding.</i></td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (<a class="local col3 ref" href="#63CanCommute" title='CanCommute' data-ref="63CanCommute">CanCommute</a> &amp;&amp; (!<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61CommuteIdx0" title='CommuteIdx0' data-ref="61CommuteIdx0">CommuteIdx0</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="357">357</th><td>                       !<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#62CommuteIdx1" title='CommuteIdx1' data-ref="62CommuteIdx1">CommuteIdx1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()))</td></tr>
<tr><th id="358">358</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <b>if</b> (!<a class="local col3 ref" href="#63CanCommute" title='CanCommute' data-ref="63CanCommute">CanCommute</a> ||</td></tr>
<tr><th id="361">361</th><td>        !<a class="local col4 ref" href="#54TII" title='TII' data-ref="54TII">TII</a>-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;; did you mean &apos;commuteInstructionImpl&apos;?"><a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SIInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm11SIInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstruction</a></span>(<span class='refarg'>*<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a></span>, <b>false</b>, <a class="local col1 ref" href="#61CommuteIdx0" title='CommuteIdx0' data-ref="61CommuteIdx0">CommuteIdx0</a>, <a class="local col2 ref" href="#62CommuteIdx1" title='CommuteIdx1' data-ref="62CommuteIdx1">CommuteIdx1</a>))</td></tr>
<tr><th id="362">362</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>    <b>if</b> (!<a class="local col4 ref" href="#54TII" title='TII' data-ref="54TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE" title='llvm::SIInstrInfo::isOperandLegal' data-ref="_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE">isOperandLegal</a>(*<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>, <a class="local col0 ref" href="#60CommuteOpNo" title='CommuteOpNo' data-ref="60CommuteOpNo">CommuteOpNo</a>, <a class="local col3 ref" href="#53OpToFold" title='OpToFold' data-ref="53OpToFold">OpToFold</a>)) {</td></tr>
<tr><th id="365">365</th><td>      <b>if</b> ((Opc == AMDGPU::<span class='error' title="no member named &apos;V_ADD_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_I32_e64</span> ||</td></tr>
<tr><th id="366">366</th><td>           Opc == AMDGPU::<span class='error' title="no member named &apos;V_SUB_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUB_I32_e64</span> ||</td></tr>
<tr><th id="367">367</th><td>           Opc == AMDGPU::<span class='error' title="no member named &apos;V_SUBREV_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SUBREV_I32_e64</span>) &amp;&amp; <i>// FIXME</i></td></tr>
<tr><th id="368">368</th><td>          (OpToFold-&gt;isImm() || OpToFold-&gt;isFI())) {</td></tr>
<tr><th id="369">369</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="64MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="64MRI">MRI</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>        <i>// Verify the other operand is a VGPR, otherwise we would violate the</i></td></tr>
<tr><th id="372">372</th><td><i>        // constant bus restriction.</i></td></tr>
<tr><th id="373">373</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="65OtherIdx" title='OtherIdx' data-type='unsigned int' data-ref="65OtherIdx">OtherIdx</dfn> = <a class="local col0 ref" href="#60CommuteOpNo" title='CommuteOpNo' data-ref="60CommuteOpNo">CommuteOpNo</a> == <a class="local col1 ref" href="#61CommuteIdx0" title='CommuteIdx0' data-ref="61CommuteIdx0">CommuteIdx0</a> ? <a class="local col2 ref" href="#62CommuteIdx1" title='CommuteIdx1' data-ref="62CommuteIdx1">CommuteIdx1</a> : <a class="local col1 ref" href="#61CommuteIdx0" title='CommuteIdx0' data-ref="61CommuteIdx0">CommuteIdx0</a>;</td></tr>
<tr><th id="374">374</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="66OtherOp" title='OtherOp' data-type='llvm::MachineOperand &amp;' data-ref="66OtherOp">OtherOp</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#65OtherIdx" title='OtherIdx' data-ref="65OtherIdx">OtherIdx</a>);</td></tr>
<tr><th id="375">375</th><td>        <b>if</b> (!<a class="local col6 ref" href="#66OtherOp" title='OtherOp' data-ref="66OtherOp">OtherOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="376">376</th><td>            !<a class="local col4 ref" href="#54TII" title='TII' data-ref="54TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(<a class="local col4 ref" href="#64MRI" title='MRI' data-ref="64MRI">MRI</a>, <a class="local col6 ref" href="#66OtherOp" title='OtherOp' data-ref="66OtherOp">OtherOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="377">377</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(1).isDef()) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(1).isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 379, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>        <i>// Make sure to get the 32-bit version of the commuted opcode.</i></td></tr>
<tr><th id="382">382</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="67MaybeCommutedOpc" title='MaybeCommutedOpc' data-type='unsigned int' data-ref="67MaybeCommutedOpc">MaybeCommutedOpc</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="383">383</th><td>        <em>int</em> <dfn class="local col8 decl" id="68Op32" title='Op32' data-type='int' data-ref="68Op32">Op32</dfn> = <span class="namespace">AMDGPU::</span><a class="ref" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col7 ref" href="#67MaybeCommutedOpc" title='MaybeCommutedOpc' data-ref="67MaybeCommutedOpc">MaybeCommutedOpc</a>);</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>        <a class="local col0 ref" href="#50FoldList" title='FoldList' data-ref="50FoldList">FoldList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi" title='(anonymous namespace)::FoldCandidate::FoldCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi">(</a><a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>, <a class="local col0 ref" href="#60CommuteOpNo" title='CommuteOpNo' data-ref="60CommuteOpNo">CommuteOpNo</a>, <a class="local col3 ref" href="#53OpToFold" title='OpToFold' data-ref="53OpToFold">OpToFold</a>, <b>true</b>,</td></tr>
<tr><th id="386">386</th><td>                                         <a class="local col8 ref" href="#68Op32" title='Op32' data-ref="68Op32">Op32</a>));</td></tr>
<tr><th id="387">387</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="388">388</th><td>      }</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>      TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;">commuteInstruction</span>(*MI, <b>false</b>, CommuteIdx0, CommuteIdx1);</td></tr>
<tr><th id="391">391</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="392">392</th><td>    }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <a class="local col0 ref" href="#50FoldList" title='FoldList' data-ref="50FoldList">FoldList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi" title='(anonymous namespace)::FoldCandidate::FoldCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi">(</a><a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>, <a class="local col0 ref" href="#60CommuteOpNo" title='CommuteOpNo' data-ref="60CommuteOpNo">CommuteOpNo</a>, <a class="local col3 ref" href="#53OpToFold" title='OpToFold' data-ref="53OpToFold">OpToFold</a>, <b>true</b>));</td></tr>
<tr><th id="395">395</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <a class="local col0 ref" href="#50FoldList" title='FoldList' data-ref="50FoldList">FoldList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi" title='(anonymous namespace)::FoldCandidate::FoldCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi">(</a><a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a>, <a class="local col2 ref" href="#52OpNo" title='OpNo' data-ref="52OpNo">OpNo</a>, <a class="local col3 ref" href="#53OpToFold" title='OpToFold' data-ref="53OpToFold">OpToFold</a>));</td></tr>
<tr><th id="399">399</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="400">400</th><td>}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><i  data-doc="_ZL15isUseSafeToFoldPKN4llvm11SIInstrInfoERKNS_12MachineInstrERKNS_14MachineOperandE">// If the use operand doesn't care about the value, this may be an operand only</i></td></tr>
<tr><th id="403">403</th><td><i  data-doc="_ZL15isUseSafeToFoldPKN4llvm11SIInstrInfoERKNS_12MachineInstrERKNS_14MachineOperandE">// used for register indexing, in which case it is unsafe to fold.</i></td></tr>
<tr><th id="404">404</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isUseSafeToFoldPKN4llvm11SIInstrInfoERKNS_12MachineInstrERKNS_14MachineOperandE" title='isUseSafeToFold' data-type='bool isUseSafeToFold(const llvm::SIInstrInfo * TII, const llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; UseMO)' data-ref="_ZL15isUseSafeToFoldPKN4llvm11SIInstrInfoERKNS_12MachineInstrERKNS_14MachineOperandE">isUseSafeToFold</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col9 decl" id="69TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="69TII">TII</dfn>,</td></tr>
<tr><th id="405">405</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="70MI">MI</dfn>,</td></tr>
<tr><th id="406">406</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="71UseMO" title='UseMO' data-type='const llvm::MachineOperand &amp;' data-ref="71UseMO">UseMO</dfn>) {</td></tr>
<tr><th id="407">407</th><td>  <b>return</b> !<a class="local col1 ref" href="#71UseMO" title='UseMO' data-ref="71UseMO">UseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; !<a class="local col9 ref" href="#69TII" title='TII' data-ref="69TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSDWA' data-ref="_ZN4llvm11SIInstrInfo6isSDWAERKNS_12MachineInstrE">isSDWA</a>(<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>);</td></tr>
<tr><th id="408">408</th><td>  <i>//return !MI.hasRegisterImplicitUseOperand(UseMO.getReg());</i></td></tr>
<tr><th id="409">409</th><td>}</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE" title='(anonymous namespace)::SIFoldOperands::foldOperand' data-type='void (anonymous namespace)::SIFoldOperands::foldOperand(llvm::MachineOperand &amp; OpToFold, llvm::MachineInstr * UseMI, unsigned int UseOpIdx, SmallVectorImpl&lt;(anonymous namespace)::FoldCandidate&gt; &amp; FoldList, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; CopiesToReplace) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE">foldOperand</dfn>(</td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="72OpToFold" title='OpToFold' data-type='llvm::MachineOperand &amp;' data-ref="72OpToFold">OpToFold</dfn>,</td></tr>
<tr><th id="413">413</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="73UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="73UseMI">UseMI</dfn>,</td></tr>
<tr><th id="414">414</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74UseOpIdx" title='UseOpIdx' data-type='unsigned int' data-ref="74UseOpIdx">UseOpIdx</dfn>,</td></tr>
<tr><th id="415">415</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a>&gt; &amp;<dfn class="local col5 decl" id="75FoldList" title='FoldList' data-type='SmallVectorImpl&lt;(anonymous namespace)::FoldCandidate&gt; &amp;' data-ref="75FoldList">FoldList</dfn>,</td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="76CopiesToReplace" title='CopiesToReplace' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="76CopiesToReplace">CopiesToReplace</dfn>) <em>const</em> {</td></tr>
<tr><th id="417">417</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="77UseOp" title='UseOp' data-type='const llvm::MachineOperand &amp;' data-ref="77UseOp">UseOp</dfn> = <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74UseOpIdx" title='UseOpIdx' data-ref="74UseOpIdx">UseOpIdx</a>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL15isUseSafeToFoldPKN4llvm11SIInstrInfoERKNS_12MachineInstrERKNS_14MachineOperandE" title='isUseSafeToFold' data-use='c' data-ref="_ZL15isUseSafeToFoldPKN4llvm11SIInstrInfoERKNS_12MachineInstrERKNS_14MachineOperandE">isUseSafeToFold</a>(<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>, *<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>, <a class="local col7 ref" href="#77UseOp" title='UseOp' data-ref="77UseOp">UseOp</a>))</td></tr>
<tr><th id="420">420</th><td>    <b>return</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <i>// FIXME: Fold operands with subregs.</i></td></tr>
<tr><th id="423">423</th><td>  <b>if</b> (<a class="local col7 ref" href="#77UseOp" title='UseOp' data-ref="77UseOp">UseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="424">424</th><td>    <b>if</b> (UseOp.isImplicit() || UseOp.getSubReg() != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>)</td></tr>
<tr><th id="425">425</th><td>      <b>return</b>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <i>// Don't fold subregister extracts into tied operands, only if it is a full</i></td></tr>
<tr><th id="428">428</th><td><i>    // copy since a subregister use tied to a full register def doesn't really</i></td></tr>
<tr><th id="429">429</th><td><i>    // make sense. e.g. don't fold:</i></td></tr>
<tr><th id="430">430</th><td><i>    //</i></td></tr>
<tr><th id="431">431</th><td><i>    // %1 = COPY %0:sub1</i></td></tr>
<tr><th id="432">432</th><td><i>    // %2&lt;tied3&gt; = V_MAC_{F16, F32} %3, %4, %1&lt;tied0&gt;</i></td></tr>
<tr><th id="433">433</th><td><i>    //</i></td></tr>
<tr><th id="434">434</th><td><i>    //  into</i></td></tr>
<tr><th id="435">435</th><td><i>    // %2&lt;tied3&gt; = V_MAC_{F16, F32} %3, %4, %0:sub1&lt;tied0&gt;</i></td></tr>
<tr><th id="436">436</th><td>    <b>if</b> (UseOp.isTied() &amp;&amp; OpToFold.getSubReg() != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>)</td></tr>
<tr><th id="437">437</th><td>      <b>return</b>;</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <i>// Special case for REG_SEQUENCE: We can't fold literals into</i></td></tr>
<tr><th id="441">441</th><td><i>  // REG_SEQUENCE instructions, so we have to fold them into the</i></td></tr>
<tr><th id="442">442</th><td><i>  // uses of REG_SEQUENCE.</i></td></tr>
<tr><th id="443">443</th><td>  <b>if</b> (<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>()) {</td></tr>
<tr><th id="444">444</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="78RegSeqDstReg" title='RegSeqDstReg' data-type='unsigned int' data-ref="78RegSeqDstReg">RegSeqDstReg</dfn> = <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="445">445</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79RegSeqDstSubReg" title='RegSeqDstSubReg' data-type='unsigned int' data-ref="79RegSeqDstSubReg">RegSeqDstSubReg</dfn> = <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74UseOpIdx" title='UseOpIdx' data-ref="74UseOpIdx">UseOpIdx</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a></td></tr>
<tr><th id="448">448</th><td>           <dfn class="local col0 decl" id="80RSUse" title='RSUse' data-type='MachineRegisterInfo::use_iterator' data-ref="80RSUse">RSUse</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col8 ref" href="#78RegSeqDstReg" title='RegSeqDstReg' data-ref="78RegSeqDstReg">RegSeqDstReg</a>), <dfn class="local col1 decl" id="81RSE" title='RSE' data-type='MachineRegisterInfo::use_iterator' data-ref="81RSE">RSE</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="449">449</th><td>         <a class="local col0 ref" href="#80RSUse" title='RSUse' data-ref="80RSUse">RSUse</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#81RSE" title='RSE' data-ref="81RSE">RSE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col0 ref" href="#80RSUse" title='RSUse' data-ref="80RSUse">RSUse</a>) {</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="82RSUseMI" title='RSUseMI' data-type='llvm::MachineInstr *' data-ref="82RSUseMI">RSUseMI</dfn> = <a class="local col0 ref" href="#80RSUse" title='RSUse' data-ref="80RSUse">RSUse</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="452">452</th><td>      <b>if</b> (<a class="local col0 ref" href="#80RSUse" title='RSUse' data-ref="80RSUse">RSUse</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col9 ref" href="#79RegSeqDstSubReg" title='RegSeqDstSubReg' data-ref="79RegSeqDstSubReg">RegSeqDstSubReg</a>)</td></tr>
<tr><th id="453">453</th><td>        <b>continue</b>;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE" title='(anonymous namespace)::SIFoldOperands::foldOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE">foldOperand</a>(<span class='refarg'><a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a></span>, <a class="local col2 ref" href="#82RSUseMI" title='RSUseMI' data-ref="82RSUseMI">RSUseMI</a>, <a class="local col0 ref" href="#80RSUse" title='RSUse' data-ref="80RSUse">RSUse</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>(), <span class='refarg'><a class="local col5 ref" href="#75FoldList" title='FoldList' data-ref="75FoldList">FoldList</a></span>,</td></tr>
<tr><th id="456">456</th><td>                  <span class='refarg'><a class="local col6 ref" href="#76CopiesToReplace" title='CopiesToReplace' data-ref="76CopiesToReplace">CopiesToReplace</a></span>);</td></tr>
<tr><th id="457">457</th><td>    }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>    <b>return</b>;</td></tr>
<tr><th id="460">460</th><td>  }</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <em>bool</em> <dfn class="local col3 decl" id="83FoldingImm" title='FoldingImm' data-type='bool' data-ref="83FoldingImm">FoldingImm</dfn> = <a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>();</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <b>if</b> (<a class="local col3 ref" href="#83FoldingImm" title='FoldingImm' data-ref="83FoldingImm">FoldingImm</a> &amp;&amp; <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="466">466</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="84DestReg" title='DestReg' data-type='unsigned int' data-ref="84DestReg">DestReg</dfn> = <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="467">467</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="85DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="85DestRC">DestRC</dfn></td></tr>
<tr><th id="468">468</th><td>      = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#84DestReg" title='DestReg' data-ref="84DestReg">DestReg</a>) ?</td></tr>
<tr><th id="469">469</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#84DestReg" title='DestReg' data-ref="84DestReg">DestReg</a>) :</td></tr>
<tr><th id="470">470</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TRI" title='(anonymous namespace)::SIFoldOperands::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col4 ref" href="#84DestReg" title='DestReg' data-ref="84DestReg">DestReg</a>);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="86SrcReg" title='SrcReg' data-type='unsigned int' data-ref="86SrcReg">SrcReg</dfn>  = <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="473">473</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#84DestReg" title='DestReg' data-ref="84DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="474">474</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#86SrcReg" title='SrcReg' data-ref="86SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="475">475</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> * <dfn class="local col7 decl" id="87SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="87SrcRC">SrcRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#86SrcReg" title='SrcReg' data-ref="86SrcReg">SrcReg</a>);</td></tr>
<tr><th id="476">476</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TRI" title='(anonymous namespace)::SIFoldOperands::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col7 ref" href="#87SrcRC" title='SrcRC' data-ref="87SrcRC">SrcRC</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TRI" title='(anonymous namespace)::SIFoldOperands::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::hasVGPRs' data-ref="_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE">hasVGPRs</a>(<a class="local col5 ref" href="#85DestRC" title='DestRC' data-ref="85DestRC">DestRC</a>)) {</td></tr>
<tr><th id="477">477</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev"></a><dfn class="local col8 decl" id="88NextUse" title='NextUse' data-type='MachineRegisterInfo::use_iterator' data-ref="88NextUse">NextUse</dfn>;</td></tr>
<tr><th id="478">478</th><td>        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a>, <var>4</var>&gt; <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="89CopyUses" title='CopyUses' data-type='SmallVector&lt;(anonymous namespace)::FoldCandidate, 4&gt;' data-ref="89CopyUses">CopyUses</dfn>;</td></tr>
<tr><th id="479">479</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a></td></tr>
<tr><th id="480">480</th><td>          <dfn class="local col0 decl" id="90Use" title='Use' data-type='MachineRegisterInfo::use_iterator' data-ref="90Use">Use</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col4 ref" href="#84DestReg" title='DestReg' data-ref="84DestReg">DestReg</a>), <dfn class="local col1 decl" id="91E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="91E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="481">481</th><td>          <a class="local col0 ref" href="#90Use" title='Use' data-ref="90Use">Use</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#91E" title='E' data-ref="91E">E</a>; <a class="local col0 ref" href="#90Use" title='Use' data-ref="90Use">Use</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSERKS2_">=</a> <a class="local col8 ref" href="#88NextUse" title='NextUse' data-ref="88NextUse">NextUse</a>) {</td></tr>
<tr><th id="482">482</th><td>          <a class="local col8 ref" href="#88NextUse" title='NextUse' data-ref="88NextUse">NextUse</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#90Use" title='Use' data-ref="90Use">Use</a>);</td></tr>
<tr><th id="483">483</th><td>          <a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a> <dfn class="local col2 decl" id="92FC" title='FC' data-type='(anonymous namespace)::FoldCandidate' data-ref="92FC">FC</dfn> = <a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi" title='(anonymous namespace)::FoldCandidate::FoldCandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_113FoldCandidateC1EPN4llvm12MachineInstrEjPNS1_14MachineOperandEbi">(</a><a class="local col0 ref" href="#90Use" title='Use' data-ref="90Use">Use</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>(),</td></tr>
<tr><th id="484">484</th><td>           <a class="local col0 ref" href="#90Use" title='Use' data-ref="90Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>(), &amp;<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="485">485</th><td>          <a class="local col9 ref" href="#89CopyUses" title='CopyUses' data-ref="89CopyUses">CopyUses</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#92FC" title='FC' data-ref="92FC">FC</a>);</td></tr>
<tr><th id="486">486</th><td>       }</td></tr>
<tr><th id="487">487</th><td>        <b>for</b> (<em>auto</em> &amp; <dfn class="local col3 decl" id="93F" title='F' data-type='(anonymous namespace)::FoldCandidate &amp;' data-ref="93F">F</dfn> : <a class="local col9 ref" href="#89CopyUses" title='CopyUses' data-ref="89CopyUses">CopyUses</a>) {</td></tr>
<tr><th id="488">488</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE" title='(anonymous namespace)::SIFoldOperands::foldOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE">foldOperand</a>(<span class='refarg'>*<a class="local col3 ref" href="#93F" title='F' data-ref="93F">F</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::OpToFold' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold">OpToFold</a></span>, <a class="local col3 ref" href="#93F" title='F' data-ref="93F">F</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::UseMI" title='(anonymous namespace)::FoldCandidate::UseMI' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::UseMI">UseMI</a>, <a class="local col3 ref" href="#93F" title='F' data-ref="93F">F</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::UseOpNo" title='(anonymous namespace)::FoldCandidate::UseOpNo' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::UseOpNo">UseOpNo</a>,</td></tr>
<tr><th id="489">489</th><td>           <span class='refarg'><a class="local col5 ref" href="#75FoldList" title='FoldList' data-ref="75FoldList">FoldList</a></span>, <span class='refarg'><a class="local col6 ref" href="#76CopiesToReplace" title='CopiesToReplace' data-ref="76CopiesToReplace">CopiesToReplace</a></span>);</td></tr>
<tr><th id="490">490</th><td>        }</td></tr>
<tr><th id="491">491</th><td>      }</td></tr>
<tr><th id="492">492</th><td>    }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>    <i>// In order to fold immediates into copies, we need to change the</i></td></tr>
<tr><th id="495">495</th><td><i>    // copy to a MOV.</i></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="94MovOp" title='MovOp' data-type='unsigned int' data-ref="94MovOp">MovOp</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE" title='llvm::SIInstrInfo::getMovOpcode' data-ref="_ZNK4llvm11SIInstrInfo12getMovOpcodeEPKNS_19TargetRegisterClassE">getMovOpcode</a>(<a class="local col5 ref" href="#85DestRC" title='DestRC' data-ref="85DestRC">DestRC</a>);</td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (MovOp == AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>)</td></tr>
<tr><th id="499">499</th><td>      <b>return</b>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>    UseMI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(MovOp));</td></tr>
<tr><th id="502">502</th><td>    <a class="local col6 ref" href="#76CopiesToReplace" title='CopiesToReplace' data-ref="76CopiesToReplace">CopiesToReplace</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>);</td></tr>
<tr><th id="503">503</th><td>  } <b>else</b> {</td></tr>
<tr><th id="504">504</th><td>    <b>if</b> (<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="505">505</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="506">506</th><td>        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="507">507</th><td>        <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TRI" title='(anonymous namespace)::SIFoldOperands::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(*<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>, <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="508">508</th><td>        <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TRI" title='(anonymous namespace)::SIFoldOperands::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(*<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>, <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="509">509</th><td>        !<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="510">510</th><td>      <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="511">511</th><td>      <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="512">512</th><td>      <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="513">513</th><td>      <a class="local col6 ref" href="#76CopiesToReplace" title='CopiesToReplace' data-ref="76CopiesToReplace">CopiesToReplace</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>);</td></tr>
<tr><th id="514">514</th><td>      <a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="515">515</th><td>      <b>return</b>;</td></tr>
<tr><th id="516">516</th><td>    }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="95UseDesc" title='UseDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="95UseDesc">UseDesc</dfn> = <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <i>// Don't fold into target independent nodes.  Target independent opcodes</i></td></tr>
<tr><th id="521">521</th><td><i>    // don't have defined register classes.</i></td></tr>
<tr><th id="522">522</th><td>    <b>if</b> (<a class="local col5 ref" href="#95UseDesc" title='UseDesc' data-ref="95UseDesc">UseDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10isVariadicEv" title='llvm::MCInstrDesc::isVariadic' data-ref="_ZNK4llvm11MCInstrDesc10isVariadicEv">isVariadic</a>() ||</td></tr>
<tr><th id="523">523</th><td>        <a class="local col7 ref" href="#77UseOp" title='UseOp' data-ref="77UseOp">UseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() ||</td></tr>
<tr><th id="524">524</th><td>        <a class="local col5 ref" href="#95UseDesc" title='UseDesc' data-ref="95UseDesc">UseDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col4 ref" href="#74UseOpIdx" title='UseOpIdx' data-ref="74UseOpIdx">UseOpIdx</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a> == -<var>1</var>)</td></tr>
<tr><th id="525">525</th><td>      <b>return</b>;</td></tr>
<tr><th id="526">526</th><td>  }</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <b>if</b> (!<a class="local col3 ref" href="#83FoldingImm" title='FoldingImm' data-ref="83FoldingImm">FoldingImm</a>) {</td></tr>
<tr><th id="529">529</th><td>    <a class="tu ref" href="#_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE" title='tryAddToFoldList' data-use='c' data-ref="_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE">tryAddToFoldList</a>(<span class='refarg'><a class="local col5 ref" href="#75FoldList" title='FoldList' data-ref="75FoldList">FoldList</a></span>, <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>, <a class="local col4 ref" href="#74UseOpIdx" title='UseOpIdx' data-ref="74UseOpIdx">UseOpIdx</a>, &amp;<a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>, <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>);</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>    <i>// FIXME: We could try to change the instruction from 64-bit to 32-bit</i></td></tr>
<tr><th id="532">532</th><td><i>    // to enable more folding opportunites.  The shrink operands pass</i></td></tr>
<tr><th id="533">533</th><td><i>    // already does this.</i></td></tr>
<tr><th id="534">534</th><td>    <b>return</b>;</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="96FoldDesc" title='FoldDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="96FoldDesc">FoldDesc</dfn> = <a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="539">539</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="97FoldRC" title='FoldRC' data-type='const llvm::TargetRegisterClass *' data-ref="97FoldRC">FoldRC</dfn> =</td></tr>
<tr><th id="540">540</th><td>    TRI-&gt;<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegClass</span>(FoldDesc.OpInfo[<var>0</var>].RegClass);</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <i>// Split 64-bit constants into 32-bits for folding.</i></td></tr>
<tr><th id="544">544</th><td>  <b>if</b> (<a class="local col7 ref" href="#77UseOp" title='UseOp' data-ref="77UseOp">UseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; <span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col7 ref" href="#97FoldRC" title='FoldRC' data-ref="97FoldRC">FoldRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) == <var>64</var>) {</td></tr>
<tr><th id="545">545</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="98UseReg" title='UseReg' data-type='unsigned int' data-ref="98UseReg">UseReg</dfn> = <a class="local col7 ref" href="#77UseOp" title='UseOp' data-ref="77UseOp">UseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="546">546</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="99UseRC" title='UseRC' data-type='const llvm::TargetRegisterClass *' data-ref="99UseRC">UseRC</dfn></td></tr>
<tr><th id="547">547</th><td>      = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#98UseReg" title='UseReg' data-ref="98UseReg">UseReg</a>) ?</td></tr>
<tr><th id="548">548</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#98UseReg" title='UseReg' data-ref="98UseReg">UseReg</a>) :</td></tr>
<tr><th id="549">549</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TRI" title='(anonymous namespace)::SIFoldOperands::TRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj" title='llvm::SIRegisterInfo::getPhysRegClass' data-ref="_ZNK4llvm14SIRegisterInfo15getPhysRegClassEj">getPhysRegClass</a>(<a class="local col8 ref" href="#98UseReg" title='UseReg' data-ref="98UseReg">UseReg</a>);</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col9 ref" href="#99UseRC" title='UseRC' data-ref="99UseRC">UseRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) != <var>64</var>)</td></tr>
<tr><th id="552">552</th><td>      <b>return</b>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col0 decl" id="100Imm" title='Imm' data-type='llvm::APInt' data-ref="100Imm">Imm</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="555">555</th><td>    <b>if</b> (UseOp.getSubReg() == AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>) {</td></tr>
<tr><th id="556">556</th><td>      <a class="local col0 ref" href="#100Imm" title='Imm' data-ref="100Imm">Imm</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_">=</a> <a class="local col0 ref" href="#100Imm" title='Imm' data-ref="100Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getLoBitsEj" title='llvm::APInt::getLoBits' data-ref="_ZNK4llvm5APInt9getLoBitsEj">getLoBits</a>(<var>32</var>);</td></tr>
<tr><th id="557">557</th><td>    } <b>else</b> {</td></tr>
<tr><th id="558">558</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UseOp.getSubReg() == AMDGPU::sub1) ? void (0) : __assert_fail (&quot;UseOp.getSubReg() == AMDGPU::sub1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 558, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(UseOp.getSubReg() == AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="559">559</th><td>      <a class="local col0 ref" href="#100Imm" title='Imm' data-ref="100Imm">Imm</a> <a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_">=</a> <a class="local col0 ref" href="#100Imm" title='Imm' data-ref="100Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt9getHiBitsEj" title='llvm::APInt::getHiBits' data-ref="_ZNK4llvm5APInt9getHiBitsEj">getHiBits</a>(<var>32</var>);</td></tr>
<tr><th id="560">560</th><td>    }</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="101ImmOp" title='ImmOp' data-type='llvm::MachineOperand' data-ref="101ImmOp">ImmOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col0 ref" href="#100Imm" title='Imm' data-ref="100Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="563">563</th><td>    <a class="tu ref" href="#_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE" title='tryAddToFoldList' data-use='c' data-ref="_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE">tryAddToFoldList</a>(<span class='refarg'><a class="local col5 ref" href="#75FoldList" title='FoldList' data-ref="75FoldList">FoldList</a></span>, <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>, <a class="local col4 ref" href="#74UseOpIdx" title='UseOpIdx' data-ref="74UseOpIdx">UseOpIdx</a>, &amp;<a class="local col1 ref" href="#101ImmOp" title='ImmOp' data-ref="101ImmOp">ImmOp</a>, <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>);</td></tr>
<tr><th id="564">564</th><td>    <b>return</b>;</td></tr>
<tr><th id="565">565</th><td>  }</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <a class="tu ref" href="#_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE" title='tryAddToFoldList' data-use='c' data-ref="_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE">tryAddToFoldList</a>(<span class='refarg'><a class="local col5 ref" href="#75FoldList" title='FoldList' data-ref="75FoldList">FoldList</a></span>, <a class="local col3 ref" href="#73UseMI" title='UseMI' data-ref="73UseMI">UseMI</a>, <a class="local col4 ref" href="#74UseOpIdx" title='UseOpIdx' data-ref="74UseOpIdx">UseOpIdx</a>, &amp;<a class="local col2 ref" href="#72OpToFold" title='OpToFold' data-ref="72OpToFold">OpToFold</a>, <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>);</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21evalBinaryInstructionjRijj" title='evalBinaryInstruction' data-type='bool evalBinaryInstruction(unsigned int Opcode, int32_t &amp; Result, uint32_t LHS, uint32_t RHS)' data-ref="_ZL21evalBinaryInstructionjRijj">evalBinaryInstruction</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="102Opcode" title='Opcode' data-type='unsigned int' data-ref="102Opcode">Opcode</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> &amp;<dfn class="local col3 decl" id="103Result" title='Result' data-type='int32_t &amp;' data-ref="103Result">Result</dfn>,</td></tr>
<tr><th id="573">573</th><td>                                  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="104LHS" title='LHS' data-type='uint32_t' data-ref="104LHS">LHS</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="105RHS" title='RHS' data-type='uint32_t' data-ref="105RHS">RHS</dfn>) {</td></tr>
<tr><th id="574">574</th><td>  <b>switch</b> (<a class="local col2 ref" href="#102Opcode" title='Opcode' data-ref="102Opcode">Opcode</a>) {</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_AND_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_B32_e64</span>:</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_AND_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_B32_e32</span>:</td></tr>
<tr><th id="577">577</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>:</td></tr>
<tr><th id="578">578</th><td>    Result = LHS &amp; RHS;</td></tr>
<tr><th id="579">579</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_OR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_OR_B32_e64</span>:</td></tr>
<tr><th id="581">581</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_OR_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_OR_B32_e32</span>:</td></tr>
<tr><th id="582">582</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>:</td></tr>
<tr><th id="583">583</th><td>    Result = LHS | RHS;</td></tr>
<tr><th id="584">584</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="585">585</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_XOR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_XOR_B32_e64</span>:</td></tr>
<tr><th id="586">586</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_XOR_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_XOR_B32_e32</span>:</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>:</td></tr>
<tr><th id="588">588</th><td>    Result = LHS ^ RHS;</td></tr>
<tr><th id="589">589</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="590">590</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHL_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHL_B32_e64</span>:</td></tr>
<tr><th id="591">591</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHL_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHL_B32_e32</span>:</td></tr>
<tr><th id="592">592</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHL_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHL_B32</span>:</td></tr>
<tr><th id="593">593</th><td>    <i>// The instruction ignores the high bits for out of bounds shifts.</i></td></tr>
<tr><th id="594">594</th><td>    Result = LHS &lt;&lt; (RHS &amp; <var>31</var>);</td></tr>
<tr><th id="595">595</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B32_e64</span>:</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHLREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHLREV_B32_e32</span>:</td></tr>
<tr><th id="598">598</th><td>    Result = RHS &lt;&lt; (LHS &amp; <var>31</var>);</td></tr>
<tr><th id="599">599</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="600">600</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHR_B32_e64</span>:</td></tr>
<tr><th id="601">601</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHR_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHR_B32_e32</span>:</td></tr>
<tr><th id="602">602</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_LSHR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_LSHR_B32</span>:</td></tr>
<tr><th id="603">603</th><td>    Result = LHS &gt;&gt; (RHS &amp; <var>31</var>);</td></tr>
<tr><th id="604">604</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="605">605</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e64</span>:</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_LSHRREV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHRREV_B32_e32</span>:</td></tr>
<tr><th id="607">607</th><td>    Result = RHS &gt;&gt; (LHS &amp; <var>31</var>);</td></tr>
<tr><th id="608">608</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="609">609</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHR_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHR_I32_e64</span>:</td></tr>
<tr><th id="610">610</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHR_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHR_I32_e32</span>:</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;S_ASHR_I32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ASHR_I32</span>:</td></tr>
<tr><th id="612">612</th><td>    Result = <b>static_cast</b>&lt;int32_t&gt;(LHS) &gt;&gt; (RHS &amp; <var>31</var>);</td></tr>
<tr><th id="613">613</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="614">614</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I32_e64</span>:</td></tr>
<tr><th id="615">615</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ASHRREV_I32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ASHRREV_I32_e32</span>:</td></tr>
<tr><th id="616">616</th><td>    Result = <b>static_cast</b>&lt;int32_t&gt;(RHS) &gt;&gt; (LHS &amp; <var>31</var>);</td></tr>
<tr><th id="617">617</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="618">618</th><td>  <b>default</b>:</td></tr>
<tr><th id="619">619</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td>}</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL9getMovOpcb" title='getMovOpc' data-type='unsigned int getMovOpc(bool IsScalar)' data-ref="_ZL9getMovOpcb">getMovOpc</dfn>(<em>bool</em> <dfn class="local col6 decl" id="106IsScalar" title='IsScalar' data-type='bool' data-ref="106IsScalar">IsScalar</dfn>) {</td></tr>
<tr><th id="624">624</th><td>  <b>return</b> IsScalar ? AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span> : AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>;</td></tr>
<tr><th id="625">625</th><td>}</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><i class="doc" data-doc="_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE">/// Remove any leftover implicit operands from mutating the instruction. e.g.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc" data-doc="_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE">/// if we replace an s_and_b32 with a copy, we don't need the implicit scc def</i></td></tr>
<tr><th id="629">629</th><td><i class="doc" data-doc="_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE">/// anymore.</i></td></tr>
<tr><th id="630">630</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE" title='stripExtraCopyOperands' data-type='void stripExtraCopyOperands(llvm::MachineInstr &amp; MI)' data-ref="_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE">stripExtraCopyOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="107MI">MI</dfn>) {</td></tr>
<tr><th id="631">631</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="108Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="108Desc">Desc</dfn> = <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="632">632</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109NumOps" title='NumOps' data-type='unsigned int' data-ref="109NumOps">NumOps</dfn> = <a class="local col8 ref" href="#108Desc" title='Desc' data-ref="108Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() +</td></tr>
<tr><th id="633">633</th><td>                    <a class="local col8 ref" href="#108Desc" title='Desc' data-ref="108Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv" title='llvm::MCInstrDesc::getNumImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv">getNumImplicitUses</a>() +</td></tr>
<tr><th id="634">634</th><td>                    <a class="local col8 ref" href="#108Desc" title='Desc' data-ref="108Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv" title='llvm::MCInstrDesc::getNumImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc18getNumImplicitDefsEv">getNumImplicitDefs</a>();</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="110I" title='I' data-type='unsigned int' data-ref="110I">I</dfn> = <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a> &gt;= <a class="local col9 ref" href="#109NumOps" title='NumOps' data-ref="109NumOps">NumOps</a>; --<a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a>)</td></tr>
<tr><th id="637">637</th><td>    <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col0 ref" href="#110I" title='I' data-ref="110I">I</a>);</td></tr>
<tr><th id="638">638</th><td>}</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL12mutateCopyOpRN4llvm12MachineInstrERKNS_11MCInstrDescE" title='mutateCopyOp' data-type='void mutateCopyOp(llvm::MachineInstr &amp; MI, const llvm::MCInstrDesc &amp; NewDesc)' data-ref="_ZL12mutateCopyOpRN4llvm12MachineInstrERKNS_11MCInstrDescE">mutateCopyOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="111MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="111MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="112NewDesc" title='NewDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="112NewDesc">NewDesc</dfn>) {</td></tr>
<tr><th id="641">641</th><td>  <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#112NewDesc" title='NewDesc' data-ref="112NewDesc">NewDesc</a>);</td></tr>
<tr><th id="642">642</th><td>  <a class="tu ref" href="#_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE" title='stripExtraCopyOperands' data-use='c' data-ref="_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE">stripExtraCopyOperands</a>(<span class='refarg'><a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI">MI</a></span>);</td></tr>
<tr><th id="643">643</th><td>}</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="tu decl def" id="_ZL23getImmOrMaterializedImmRN4llvm19MachineRegisterInfoERNS_14MachineOperandE" title='getImmOrMaterializedImm' data-type='llvm::MachineOperand * getImmOrMaterializedImm(llvm::MachineRegisterInfo &amp; MRI, llvm::MachineOperand &amp; Op)' data-ref="_ZL23getImmOrMaterializedImmRN4llvm19MachineRegisterInfoERNS_14MachineOperandE">getImmOrMaterializedImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="113MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="113MRI">MRI</dfn>,</td></tr>
<tr><th id="646">646</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="114Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="114Op">Op</dfn>) {</td></tr>
<tr><th id="647">647</th><td>  <b>if</b> (<a class="local col4 ref" href="#114Op" title='Op' data-ref="114Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="648">648</th><td>    <i>// If this has a subregister, it obviously is a register source.</i></td></tr>
<tr><th id="649">649</th><td>    <b>if</b> (Op.getSubReg() != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span> ||</td></tr>
<tr><th id="650">650</th><td>        !TargetRegisterInfo::isVirtualRegister(Op.getReg()))</td></tr>
<tr><th id="651">651</th><td>      <b>return</b> &amp;<a class="local col4 ref" href="#114Op" title='Op' data-ref="114Op">Op</a>;</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="115Def" title='Def' data-type='llvm::MachineInstr *' data-ref="115Def">Def</dfn> = <a class="local col3 ref" href="#113MRI" title='MRI' data-ref="113MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#114Op" title='Op' data-ref="114Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="654">654</th><td>    <b>if</b> (<a class="local col5 ref" href="#115Def" title='Def' data-ref="115Def">Def</a> &amp;&amp; <a class="local col5 ref" href="#115Def" title='Def' data-ref="115Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>()) {</td></tr>
<tr><th id="655">655</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="116ImmSrc" title='ImmSrc' data-type='llvm::MachineOperand &amp;' data-ref="116ImmSrc">ImmSrc</dfn> = <a class="local col5 ref" href="#115Def" title='Def' data-ref="115Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="656">656</th><td>      <b>if</b> (<a class="local col6 ref" href="#116ImmSrc" title='ImmSrc' data-ref="116ImmSrc">ImmSrc</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="657">657</th><td>        <b>return</b> &amp;<a class="local col6 ref" href="#116ImmSrc" title='ImmSrc' data-ref="116ImmSrc">ImmSrc</a>;</td></tr>
<tr><th id="658">658</th><td>    }</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <b>return</b> &amp;<a class="local col4 ref" href="#114Op" title='Op' data-ref="114Op">Op</a>;</td></tr>
<tr><th id="662">662</th><td>}</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><i  data-doc="_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE">// Try to simplify operations with a constant that may appear after instruction</i></td></tr>
<tr><th id="665">665</th><td><i  data-doc="_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE">// selection.</i></td></tr>
<tr><th id="666">666</th><td><i  data-doc="_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE">// TODO: See if a frame index with a fixed offset can fold.</i></td></tr>
<tr><th id="667">667</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE" title='tryConstantFoldOp' data-type='bool tryConstantFoldOp(llvm::MachineRegisterInfo &amp; MRI, const llvm::SIInstrInfo * TII, llvm::MachineInstr * MI, llvm::MachineOperand * ImmOp)' data-ref="_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE">tryConstantFoldOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="117MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="117MRI">MRI</dfn>,</td></tr>
<tr><th id="668">668</th><td>                              <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="118TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="118TII">TII</dfn>,</td></tr>
<tr><th id="669">669</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="119MI" title='MI' data-type='llvm::MachineInstr *' data-ref="119MI">MI</dfn>,</td></tr>
<tr><th id="670">670</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="120ImmOp" title='ImmOp' data-type='llvm::MachineOperand *' data-ref="120ImmOp">ImmOp</dfn>) {</td></tr>
<tr><th id="671">671</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="121Opc" title='Opc' data-type='unsigned int' data-ref="121Opc">Opc</dfn> = <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="672">672</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_NOT_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_NOT_B32_e64</span> || Opc == AMDGPU::<span class='error' title="no member named &apos;V_NOT_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_NOT_B32_e32</span> ||</td></tr>
<tr><th id="673">673</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>) {</td></tr>
<tr><th id="674">674</th><td>    <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(~<a class="local col0 ref" href="#120ImmOp" title='ImmOp' data-ref="120ImmOp">ImmOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="675">675</th><td>    mutateCopyOp(*MI, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(getMovOpc(Opc == AMDGPU::<span class='error' title="no member named &apos;S_NOT_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_NOT_B32</span>)));</td></tr>
<tr><th id="676">676</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <em>int</em> <dfn class="local col2 decl" id="122Src1Idx" title='Src1Idx' data-type='int' data-ref="122Src1Idx">Src1Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="680">680</th><td>  <b>if</b> (<a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a> == -<var>1</var>)</td></tr>
<tr><th id="681">681</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <em>int</em> <dfn class="local col3 decl" id="123Src0Idx" title='Src0Idx' data-type='int' data-ref="123Src0Idx">Src0Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="684">684</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="124Src0" title='Src0' data-type='llvm::MachineOperand *' data-ref="124Src0">Src0</dfn> = <a class="tu ref" href="#_ZL23getImmOrMaterializedImmRN4llvm19MachineRegisterInfoERNS_14MachineOperandE" title='getImmOrMaterializedImm' data-use='c' data-ref="_ZL23getImmOrMaterializedImmRN4llvm19MachineRegisterInfoERNS_14MachineOperandE">getImmOrMaterializedImm</a>(<span class='refarg'><a class="local col7 ref" href="#117MRI" title='MRI' data-ref="117MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#123Src0Idx" title='Src0Idx' data-ref="123Src0Idx">Src0Idx</a>)</span>);</td></tr>
<tr><th id="685">685</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="125Src1" title='Src1' data-type='llvm::MachineOperand *' data-ref="125Src1">Src1</dfn> = <a class="tu ref" href="#_ZL23getImmOrMaterializedImmRN4llvm19MachineRegisterInfoERNS_14MachineOperandE" title='getImmOrMaterializedImm' data-use='c' data-ref="_ZL23getImmOrMaterializedImmRN4llvm19MachineRegisterInfoERNS_14MachineOperandE">getImmOrMaterializedImm</a>(<span class='refarg'><a class="local col7 ref" href="#117MRI" title='MRI' data-ref="117MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a>)</span>);</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>  <b>if</b> (!<a class="local col4 ref" href="#124Src0" title='Src0' data-ref="124Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col5 ref" href="#125Src1" title='Src1' data-ref="125Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="688">688</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <b>if</b> (MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_LSHL_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_LSHL_OR_B32</span>) {</td></tr>
<tr><th id="691">691</th><td>    <b>if</b> (<a class="local col4 ref" href="#124Src0" title='Src0' data-ref="124Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col4 ref" href="#124Src0" title='Src0' data-ref="124Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="692">692</th><td>      <i>// v_lshl_or_b32 0, X, Y -&gt; copy Y</i></td></tr>
<tr><th id="693">693</th><td><i>      // v_lshl_or_b32 0, X, K -&gt; v_mov_b32 K</i></td></tr>
<tr><th id="694">694</th><td>      <em>bool</em> <dfn class="local col6 decl" id="126UseCopy" title='UseCopy' data-type='bool' data-ref="126UseCopy">UseCopy</dfn> = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2)-&gt;isReg();</td></tr>
<tr><th id="695">695</th><td>      <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="696">696</th><td>      <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#123Src0Idx" title='Src0Idx' data-ref="123Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>      MI-&gt;setDesc(TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(UseCopy ? AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span> : AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>));</td></tr>
<tr><th id="699">699</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="700">700</th><td>    }</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i>// and k0, k1 -&gt; v_mov_b32 (k0 &amp; k1)</i></td></tr>
<tr><th id="704">704</th><td><i>  // or k0, k1 -&gt; v_mov_b32 (k0 | k1)</i></td></tr>
<tr><th id="705">705</th><td><i>  // xor k0, k1 -&gt; v_mov_b32 (k0 ^ k1)</i></td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (<a class="local col4 ref" href="#124Src0" title='Src0' data-ref="124Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col5 ref" href="#125Src1" title='Src1' data-ref="125Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="707">707</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col7 decl" id="127NewImm" title='NewImm' data-type='int32_t' data-ref="127NewImm">NewImm</dfn>;</td></tr>
<tr><th id="708">708</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL21evalBinaryInstructionjRijj" title='evalBinaryInstruction' data-use='c' data-ref="_ZL21evalBinaryInstructionjRijj">evalBinaryInstruction</a>(<a class="local col1 ref" href="#121Opc" title='Opc' data-ref="121Opc">Opc</a>, <span class='refarg'><a class="local col7 ref" href="#127NewImm" title='NewImm' data-ref="127NewImm">NewImm</a></span>, <a class="local col4 ref" href="#124Src0" title='Src0' data-ref="124Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>(), <a class="local col5 ref" href="#125Src1" title='Src1' data-ref="125Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="709">709</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>    <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="local col8 decl" id="128TRI" title='TRI' data-type='const llvm::SIRegisterInfo &amp;' data-ref="128TRI">TRI</dfn> = <a class="local col8 ref" href="#118TII" title='TII' data-ref="118TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="712">712</th><td>    <em>bool</em> <dfn class="local col9 decl" id="129IsSGPR" title='IsSGPR' data-type='bool' data-ref="129IsSGPR">IsSGPR</dfn> = <a class="local col8 ref" href="#128TRI" title='TRI' data-ref="128TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isSGPRReg' data-ref="_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj">isSGPRReg</a>(<a class="local col7 ref" href="#117MRI" title='MRI' data-ref="117MRI">MRI</a>, <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>    <i>// Be careful to change the right operand, src0 may belong to a different</i></td></tr>
<tr><th id="715">715</th><td><i>    // instruction.</i></td></tr>
<tr><th id="716">716</th><td>    <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#123Src0Idx" title='Src0Idx' data-ref="123Src0Idx">Src0Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col7 ref" href="#127NewImm" title='NewImm' data-ref="127NewImm">NewImm</a>);</td></tr>
<tr><th id="717">717</th><td>    <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="718">718</th><td>    mutateCopyOp(*MI, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(getMovOpc(IsSGPR)));</td></tr>
<tr><th id="719">719</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="720">720</th><td>  }</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (!<a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>())</td></tr>
<tr><th id="723">723</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <b>if</b> (<a class="local col4 ref" href="#124Src0" title='Src0' data-ref="124Src0">Src0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col5 ref" href="#125Src1" title='Src1' data-ref="125Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="726">726</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col4 ref" href="#124Src0" title='Src0' data-ref="124Src0">Src0</a></span>, <span class='refarg'><a class="local col5 ref" href="#125Src1" title='Src1' data-ref="125Src1">Src1</a></span>);</td></tr>
<tr><th id="727">727</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#123Src0Idx" title='Src0Idx' data-ref="123Src0Idx">Src0Idx</a></span>, <span class='refarg'><a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a></span>);</td></tr>
<tr><th id="728">728</th><td>  }</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col0 decl" id="130Src1Val" title='Src1Val' data-type='int32_t' data-ref="130Src1Val">Src1Val</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col5 ref" href="#125Src1" title='Src1' data-ref="125Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_OR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_OR_B32_e64</span> ||</td></tr>
<tr><th id="732">732</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;V_OR_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_OR_B32_e32</span> ||</td></tr>
<tr><th id="733">733</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>) {</td></tr>
<tr><th id="734">734</th><td>    <b>if</b> (<a class="local col0 ref" href="#130Src1Val" title='Src1Val' data-ref="130Src1Val">Src1Val</a> == <var>0</var>) {</td></tr>
<tr><th id="735">735</th><td>      <i>// y = or x, 0 =&gt; y = copy x</i></td></tr>
<tr><th id="736">736</th><td>      <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="737">737</th><td>      mutateCopyOp(*MI, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>));</td></tr>
<tr><th id="738">738</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#130Src1Val" title='Src1Val' data-ref="130Src1Val">Src1Val</a> == -<var>1</var>) {</td></tr>
<tr><th id="739">739</th><td>      <i>// y = or x, -1 =&gt; y = v_mov_b32 -1</i></td></tr>
<tr><th id="740">740</th><td>      <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="741">741</th><td>      mutateCopyOp(*MI, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(getMovOpc(Opc == AMDGPU::<span class='error' title="no member named &apos;S_OR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_OR_B32</span>)));</td></tr>
<tr><th id="742">742</th><td>    } <b>else</b></td></tr>
<tr><th id="743">743</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="746">746</th><td>  }</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_AND_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_B32_e64</span> ||</td></tr>
<tr><th id="749">749</th><td>      MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_AND_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_AND_B32_e32</span> ||</td></tr>
<tr><th id="750">750</th><td>      MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>) {</td></tr>
<tr><th id="751">751</th><td>    <b>if</b> (<a class="local col0 ref" href="#130Src1Val" title='Src1Val' data-ref="130Src1Val">Src1Val</a> == <var>0</var>) {</td></tr>
<tr><th id="752">752</th><td>      <i>// y = and x, 0 =&gt; y = v_mov_b32 0</i></td></tr>
<tr><th id="753">753</th><td>      <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#123Src0Idx" title='Src0Idx' data-ref="123Src0Idx">Src0Idx</a>);</td></tr>
<tr><th id="754">754</th><td>      mutateCopyOp(*MI, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(getMovOpc(Opc == AMDGPU::<span class='error' title="no member named &apos;S_AND_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B32</span>)));</td></tr>
<tr><th id="755">755</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#130Src1Val" title='Src1Val' data-ref="130Src1Val">Src1Val</a> == -<var>1</var>) {</td></tr>
<tr><th id="756">756</th><td>      <i>// y = and x, -1 =&gt; y = copy x</i></td></tr>
<tr><th id="757">757</th><td>      <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="758">758</th><td>      mutateCopyOp(*MI, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>));</td></tr>
<tr><th id="759">759</th><td>      <a class="tu ref" href="#_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE" title='stripExtraCopyOperands' data-use='c' data-ref="_ZL22stripExtraCopyOperandsRN4llvm12MachineInstrE">stripExtraCopyOperands</a>(<span class='refarg'>*<a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a></span>);</td></tr>
<tr><th id="760">760</th><td>    } <b>else</b></td></tr>
<tr><th id="761">761</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="764">764</th><td>  }</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_XOR_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_XOR_B32_e64</span> ||</td></tr>
<tr><th id="767">767</th><td>      MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_XOR_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_XOR_B32_e32</span> ||</td></tr>
<tr><th id="768">768</th><td>      MI-&gt;getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_XOR_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B32</span>) {</td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (<a class="local col0 ref" href="#130Src1Val" title='Src1Val' data-ref="130Src1Val">Src1Val</a> == <var>0</var>) {</td></tr>
<tr><th id="770">770</th><td>      <i>// y = xor x, 0 =&gt; y = copy x</i></td></tr>
<tr><th id="771">771</th><td>      <a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col2 ref" href="#122Src1Idx" title='Src1Idx' data-ref="122Src1Idx">Src1Idx</a>);</td></tr>
<tr><th id="772">772</th><td>      mutateCopyOp(*MI, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span>));</td></tr>
<tr><th id="773">773</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="774">774</th><td>    }</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="778">778</th><td>}</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><i  data-doc="_ZL11tryFoldInstPKN4llvm11SIInstrInfoEPNS_12MachineInstrE">// Try to fold an instruction into a simpler one</i></td></tr>
<tr><th id="781">781</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11tryFoldInstPKN4llvm11SIInstrInfoEPNS_12MachineInstrE" title='tryFoldInst' data-type='bool tryFoldInst(const llvm::SIInstrInfo * TII, llvm::MachineInstr * MI)' data-ref="_ZL11tryFoldInstPKN4llvm11SIInstrInfoEPNS_12MachineInstrE">tryFoldInst</dfn>(<em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="131TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="131TII">TII</dfn>,</td></tr>
<tr><th id="782">782</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="132MI" title='MI' data-type='llvm::MachineInstr *' data-ref="132MI">MI</dfn>) {</td></tr>
<tr><th id="783">783</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133Opc" title='Opc' data-type='unsigned int' data-ref="133Opc">Opc</dfn> = <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td>  <b>if</b> (Opc == AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e32</span>    ||</td></tr>
<tr><th id="786">786</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B32_e64</span>    ||</td></tr>
<tr><th id="787">787</th><td>      Opc == AMDGPU::<span class='error' title="no member named &apos;V_CNDMASK_B64_PSEUDO&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CNDMASK_B64_PSEUDO</span>) {</td></tr>
<tr><th id="788">788</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="134Src0" title='Src0' data-type='const llvm::MachineOperand *' data-ref="134Src0">Src0</dfn> = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="789">789</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="135Src1" title='Src1' data-type='const llvm::MachineOperand *' data-ref="135Src1">Src1</dfn> = TII-&gt;getNamedOperand(*MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="790">790</th><td>    <em>int</em> <dfn class="local col6 decl" id="136Src1ModIdx" title='Src1ModIdx' data-type='int' data-ref="136Src1ModIdx">Src1ModIdx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers);</td></tr>
<tr><th id="791">791</th><td>    <em>int</em> <dfn class="local col7 decl" id="137Src0ModIdx" title='Src0ModIdx' data-type='int' data-ref="137Src0ModIdx">Src0ModIdx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers);</td></tr>
<tr><th id="792">792</th><td>    <b>if</b> (<a class="local col5 ref" href="#135Src1" title='Src1' data-ref="135Src1">Src1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col4 ref" href="#134Src0" title='Src0' data-ref="134Src0">Src0</a>) &amp;&amp;</td></tr>
<tr><th id="793">793</th><td>        (<a class="local col6 ref" href="#136Src1ModIdx" title='Src1ModIdx' data-ref="136Src1ModIdx">Src1ModIdx</a> == -<var>1</var> || !<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#136Src1ModIdx" title='Src1ModIdx' data-ref="136Src1ModIdx">Src1ModIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) &amp;&amp;</td></tr>
<tr><th id="794">794</th><td>        (<a class="local col7 ref" href="#137Src0ModIdx" title='Src0ModIdx' data-ref="137Src0ModIdx">Src0ModIdx</a> == -<var>1</var> || !<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#137Src0ModIdx" title='Src0ModIdx' data-ref="137Src0ModIdx">Src0ModIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="795">795</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fold-operands&quot;)) { dbgs() &lt;&lt; &quot;Folded &quot; &lt;&lt; *MI &lt;&lt; &quot; into &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Folded "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into "</q>);</td></tr>
<tr><th id="796">796</th><td>      <em>auto</em> &amp;<dfn class="local col8 decl" id="138NewDesc" title='NewDesc' data-type='auto &amp;' data-ref="138NewDesc">NewDesc</dfn> =</td></tr>
<tr><th id="797">797</th><td>          TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Src0-&gt;isReg() ? (<em>unsigned</em>)AMDGPU::<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;">COPY</span> : getMovOpc(<b>false</b>));</td></tr>
<tr><th id="798">798</th><td>      <em>int</em> <dfn class="local col9 decl" id="139Src2Idx" title='Src2Idx' data-type='int' data-ref="139Src2Idx">Src2Idx</dfn> = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src2);</td></tr>
<tr><th id="799">799</th><td>      <b>if</b> (<a class="local col9 ref" href="#139Src2Idx" title='Src2Idx' data-ref="139Src2Idx">Src2Idx</a> != -<var>1</var>)</td></tr>
<tr><th id="800">800</th><td>        <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col9 ref" href="#139Src2Idx" title='Src2Idx' data-ref="139Src2Idx">Src2Idx</a>);</td></tr>
<tr><th id="801">801</th><td>      MI-&gt;RemoveOperand(AMDGPU::getNamedOperandIdx(Opc, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1));</td></tr>
<tr><th id="802">802</th><td>      <b>if</b> (<a class="local col6 ref" href="#136Src1ModIdx" title='Src1ModIdx' data-ref="136Src1ModIdx">Src1ModIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="803">803</th><td>        <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#136Src1ModIdx" title='Src1ModIdx' data-ref="136Src1ModIdx">Src1ModIdx</a>);</td></tr>
<tr><th id="804">804</th><td>      <b>if</b> (<a class="local col7 ref" href="#137Src0ModIdx" title='Src0ModIdx' data-ref="137Src0ModIdx">Src0ModIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="805">805</th><td>        <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#137Src0ModIdx" title='Src0ModIdx' data-ref="137Src0ModIdx">Src0ModIdx</a>);</td></tr>
<tr><th id="806">806</th><td>      mutateCopyOp(*MI, NewDesc);</td></tr>
<tr><th id="807">807</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fold-operands&quot;)) { dbgs() &lt;&lt; *MI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="808">808</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="809">809</th><td>    }</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="813">813</th><td>}</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SIFoldOperands15foldInstOperandERN4llvm12MachineInstrERNS1_14MachineOperandE" title='(anonymous namespace)::SIFoldOperands::foldInstOperand' data-type='void (anonymous namespace)::SIFoldOperands::foldInstOperand(llvm::MachineInstr &amp; MI, llvm::MachineOperand &amp; OpToFold) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands15foldInstOperandERN4llvm12MachineInstrERNS1_14MachineOperandE">foldInstOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="140MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="140MI">MI</dfn>,</td></tr>
<tr><th id="816">816</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="141OpToFold" title='OpToFold' data-type='llvm::MachineOperand &amp;' data-ref="141OpToFold">OpToFold</dfn>) <em>const</em> {</td></tr>
<tr><th id="817">817</th><td>  <i>// We need mutate the operands of new mov instructions to add implicit</i></td></tr>
<tr><th id="818">818</th><td><i>  // uses of EXEC, but adding them invalidates the use_iterator, so defer</i></td></tr>
<tr><th id="819">819</th><td><i>  // this.</i></td></tr>
<tr><th id="820">820</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="142CopiesToReplace" title='CopiesToReplace' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="142CopiesToReplace">CopiesToReplace</dfn>;</td></tr>
<tr><th id="821">821</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a>, <var>4</var>&gt; <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="143FoldList" title='FoldList' data-type='SmallVector&lt;(anonymous namespace)::FoldCandidate, 4&gt;' data-ref="143FoldList">FoldList</dfn>;</td></tr>
<tr><th id="822">822</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="144Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="144Dst">Dst</dfn> = <a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <em>bool</em> <dfn class="local col5 decl" id="145FoldingImm" title='FoldingImm' data-type='bool' data-ref="145FoldingImm">FoldingImm</dfn> = <a class="local col1 ref" href="#141OpToFold" title='OpToFold' data-ref="141OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col1 ref" href="#141OpToFold" title='OpToFold' data-ref="141OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>();</td></tr>
<tr><th id="825">825</th><td>  <b>if</b> (<a class="local col5 ref" href="#145FoldingImm" title='FoldingImm' data-ref="145FoldingImm">FoldingImm</a>) {</td></tr>
<tr><th id="826">826</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="146NumLiteralUses" title='NumLiteralUses' data-type='unsigned int' data-ref="146NumLiteralUses">NumLiteralUses</dfn> = <var>0</var>;</td></tr>
<tr><th id="827">827</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="147NonInlineUse" title='NonInlineUse' data-type='llvm::MachineOperand *' data-ref="147NonInlineUse">NonInlineUse</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="828">828</th><td>    <em>int</em> <dfn class="local col8 decl" id="148NonInlineUseOpNo" title='NonInlineUseOpNo' data-type='int' data-ref="148NonInlineUseOpNo">NonInlineUseOpNo</dfn> = -<var>1</var>;</td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev"></a><dfn class="local col9 decl" id="149NextUse" title='NextUse' data-type='MachineRegisterInfo::use_iterator' data-ref="149NextUse">NextUse</dfn>;</td></tr>
<tr><th id="831">831</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a></td></tr>
<tr><th id="832">832</th><td>           <dfn class="local col0 decl" id="150Use" title='Use' data-type='MachineRegisterInfo::use_iterator' data-ref="150Use">Use</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col4 ref" href="#144Dst" title='Dst' data-ref="144Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <dfn class="local col1 decl" id="151E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="151E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="833">833</th><td>         <a class="local col0 ref" href="#150Use" title='Use' data-ref="150Use">Use</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#151E" title='E' data-ref="151E">E</a>; <a class="local col0 ref" href="#150Use" title='Use' data-ref="150Use">Use</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSERKS2_">=</a> <a class="local col9 ref" href="#149NextUse" title='NextUse' data-ref="149NextUse">NextUse</a>) {</td></tr>
<tr><th id="834">834</th><td>      <a class="local col9 ref" href="#149NextUse" title='NextUse' data-ref="149NextUse">NextUse</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#150Use" title='Use' data-ref="150Use">Use</a>);</td></tr>
<tr><th id="835">835</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="152UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="152UseMI">UseMI</dfn> = <a class="local col0 ref" href="#150Use" title='Use' data-ref="150Use">Use</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="836">836</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="153OpNo" title='OpNo' data-type='unsigned int' data-ref="153OpNo">OpNo</dfn> = <a class="local col0 ref" href="#150Use" title='Use' data-ref="150Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>();</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>      <i>// Folding the immediate may reveal operations that can be constant</i></td></tr>
<tr><th id="839">839</th><td><i>      // folded or replaced with a copy. This can happen for example after</i></td></tr>
<tr><th id="840">840</th><td><i>      // frame indices are lowered to constants or from splitting 64-bit</i></td></tr>
<tr><th id="841">841</th><td><i>      // constants.</i></td></tr>
<tr><th id="842">842</th><td><i>      //</i></td></tr>
<tr><th id="843">843</th><td><i>      // We may also encounter cases where one or both operands are</i></td></tr>
<tr><th id="844">844</th><td><i>      // immediates materialized into a register, which would ordinarily not</i></td></tr>
<tr><th id="845">845</th><td><i>      // be folded due to multiple uses or operand constraints.</i></td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>      <b>if</b> (<a class="local col1 ref" href="#141OpToFold" title='OpToFold' data-ref="141OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="tu ref" href="#_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE" title='tryConstantFoldOp' data-use='c' data-ref="_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE">tryConstantFoldOp</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a></span>, <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>, <a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>, &amp;<a class="local col1 ref" href="#141OpToFold" title='OpToFold' data-ref="141OpToFold">OpToFold</a>)) {</td></tr>
<tr><th id="848">848</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fold-operands&quot;)) { dbgs() &lt;&lt; &quot;Constant folded &quot; &lt;&lt; *UseMI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Constant folded "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td>        <i>// Some constant folding cases change the same immediate's use to a new</i></td></tr>
<tr><th id="851">851</th><td><i>        // instruction, e.g. and x, 0 -&gt; 0. Make sure we re-visit the user</i></td></tr>
<tr><th id="852">852</th><td><i>        // again. The same constant folded instruction could also have a second</i></td></tr>
<tr><th id="853">853</th><td><i>        // use operand.</i></td></tr>
<tr><th id="854">854</th><td>        <a class="local col9 ref" href="#149NextUse" title='NextUse' data-ref="149NextUse">NextUse</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#953" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb1ELb0ELb0ELb1ELb0ELb0EEaSEOS2_">=</a> <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col4 ref" href="#144Dst" title='Dst' data-ref="144Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="855">855</th><td>        <a class="local col3 ref" href="#143FoldList" title='FoldList' data-ref="143FoldList">FoldList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="856">856</th><td>        <b>continue</b>;</td></tr>
<tr><th id="857">857</th><td>      }</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>      <i>// Try to fold any inline immediate uses, and then only fold other</i></td></tr>
<tr><th id="860">860</th><td><i>      // constants if they have one use.</i></td></tr>
<tr><th id="861">861</th><td><i>      //</i></td></tr>
<tr><th id="862">862</th><td><i>      // The legality of the inline immediate must be checked based on the use</i></td></tr>
<tr><th id="863">863</th><td><i>      // operand, not the defining instruction, because 32-bit instructions</i></td></tr>
<tr><th id="864">864</th><td><i>      // with 32-bit inline immediate sources may be used to materialize</i></td></tr>
<tr><th id="865">865</th><td><i>      // constants used in 16-bit operands.</i></td></tr>
<tr><th id="866">866</th><td><i>      //</i></td></tr>
<tr><th id="867">867</th><td><i>      // e.g. it is unsafe to fold:</i></td></tr>
<tr><th id="868">868</th><td><i>      //  s_mov_b32 s0, 1.0    // materializes 0x3f800000</i></td></tr>
<tr><th id="869">869</th><td><i>      //  v_add_f16 v0, v1, s0 // 1.0 f16 inline immediate sees 0x00003c00</i></td></tr>
<tr><th id="870">870</th><td><i></i></td></tr>
<tr><th id="871">871</th><td><i>      // Folding immediates with more than one use will increase program size.</i></td></tr>
<tr><th id="872">872</th><td><i>      // FIXME: This will also reduce register usage, which may be better</i></td></tr>
<tr><th id="873">873</th><td><i>      // in some cases. A better heuristic is needed.</i></td></tr>
<tr><th id="874">874</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL24isInlineConstantIfFoldedPKN4llvm11SIInstrInfoERKNS_12MachineInstrEjRKNS_14MachineOperandE" title='isInlineConstantIfFolded' data-use='c' data-ref="_ZL24isInlineConstantIfFoldedPKN4llvm11SIInstrInfoERKNS_12MachineInstrEjRKNS_14MachineOperandE">isInlineConstantIfFolded</a>(<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>, *<a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>, <a class="local col3 ref" href="#153OpNo" title='OpNo' data-ref="153OpNo">OpNo</a>, <a class="local col1 ref" href="#141OpToFold" title='OpToFold' data-ref="141OpToFold">OpToFold</a>)) {</td></tr>
<tr><th id="875">875</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE" title='(anonymous namespace)::SIFoldOperands::foldOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE">foldOperand</a>(<span class='refarg'><a class="local col1 ref" href="#141OpToFold" title='OpToFold' data-ref="141OpToFold">OpToFold</a></span>, <a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>, <a class="local col3 ref" href="#153OpNo" title='OpNo' data-ref="153OpNo">OpNo</a>, <span class='refarg'><a class="local col3 ref" href="#143FoldList" title='FoldList' data-ref="143FoldList">FoldList</a></span>, <span class='refarg'><a class="local col2 ref" href="#142CopiesToReplace" title='CopiesToReplace' data-ref="142CopiesToReplace">CopiesToReplace</a></span>);</td></tr>
<tr><th id="876">876</th><td>      } <b>else</b> {</td></tr>
<tr><th id="877">877</th><td>        <b>if</b> (++<a class="local col6 ref" href="#146NumLiteralUses" title='NumLiteralUses' data-ref="146NumLiteralUses">NumLiteralUses</a> == <var>1</var>) {</td></tr>
<tr><th id="878">878</th><td>          <a class="local col7 ref" href="#147NonInlineUse" title='NonInlineUse' data-ref="147NonInlineUse">NonInlineUse</a> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="local col0 ref" href="#150Use" title='Use' data-ref="150Use">Use</a>;</td></tr>
<tr><th id="879">879</th><td>          <a class="local col8 ref" href="#148NonInlineUseOpNo" title='NonInlineUseOpNo' data-ref="148NonInlineUseOpNo">NonInlineUseOpNo</a> = <a class="local col3 ref" href="#153OpNo" title='OpNo' data-ref="153OpNo">OpNo</a>;</td></tr>
<tr><th id="880">880</th><td>        }</td></tr>
<tr><th id="881">881</th><td>      }</td></tr>
<tr><th id="882">882</th><td>    }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>    <b>if</b> (<a class="local col6 ref" href="#146NumLiteralUses" title='NumLiteralUses' data-ref="146NumLiteralUses">NumLiteralUses</a> == <var>1</var>) {</td></tr>
<tr><th id="885">885</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="154UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="154UseMI">UseMI</dfn> = <a class="local col7 ref" href="#147NonInlineUse" title='NonInlineUse' data-ref="147NonInlineUse">NonInlineUse</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="886">886</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE" title='(anonymous namespace)::SIFoldOperands::foldOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE">foldOperand</a>(<span class='refarg'><a class="local col1 ref" href="#141OpToFold" title='OpToFold' data-ref="141OpToFold">OpToFold</a></span>, <a class="local col4 ref" href="#154UseMI" title='UseMI' data-ref="154UseMI">UseMI</a>, <a class="local col8 ref" href="#148NonInlineUseOpNo" title='NonInlineUseOpNo' data-ref="148NonInlineUseOpNo">NonInlineUseOpNo</a>, <span class='refarg'><a class="local col3 ref" href="#143FoldList" title='FoldList' data-ref="143FoldList">FoldList</a></span>, <span class='refarg'><a class="local col2 ref" href="#142CopiesToReplace" title='CopiesToReplace' data-ref="142CopiesToReplace">CopiesToReplace</a></span>);</td></tr>
<tr><th id="887">887</th><td>    }</td></tr>
<tr><th id="888">888</th><td>  } <b>else</b> {</td></tr>
<tr><th id="889">889</th><td>    <i>// Folding register.</i></td></tr>
<tr><th id="890">890</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a> &lt;<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="155UsesToProcess" title='UsesToProcess' data-type='SmallVector&lt;MachineRegisterInfo::use_iterator, 4&gt;' data-ref="155UsesToProcess">UsesToProcess</dfn>;</td></tr>
<tr><th id="891">891</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a></td></tr>
<tr><th id="892">892</th><td>           <dfn class="local col6 decl" id="156Use" title='Use' data-type='MachineRegisterInfo::use_iterator' data-ref="156Use">Use</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col4 ref" href="#144Dst" title='Dst' data-ref="144Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <dfn class="local col7 decl" id="157E" title='E' data-type='MachineRegisterInfo::use_iterator' data-ref="157E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="893">893</th><td>         <a class="local col6 ref" href="#156Use" title='Use' data-ref="156Use">Use</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col7 ref" href="#157E" title='E' data-ref="157E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col6 ref" href="#156Use" title='Use' data-ref="156Use">Use</a>) {</td></tr>
<tr><th id="894">894</th><td>      <a class="local col5 ref" href="#155UsesToProcess" title='UsesToProcess' data-ref="155UsesToProcess">UsesToProcess</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#156Use" title='Use' data-ref="156Use">Use</a>);</td></tr>
<tr><th id="895">895</th><td>    }</td></tr>
<tr><th id="896">896</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="158U" title='U' data-type='llvm::MachineRegisterInfo::defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="158U">U</dfn> : <a class="local col5 ref" href="#155UsesToProcess" title='UsesToProcess' data-ref="155UsesToProcess">UsesToProcess</a>) {</td></tr>
<tr><th id="897">897</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="159UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="159UseMI">UseMI</dfn> = <a class="local col8 ref" href="#158U" title='U' data-ref="158U">U</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE" title='(anonymous namespace)::SIFoldOperands::foldOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE">foldOperand</a>(<span class='refarg'><a class="local col1 ref" href="#141OpToFold" title='OpToFold' data-ref="141OpToFold">OpToFold</a></span>, <a class="local col9 ref" href="#159UseMI" title='UseMI' data-ref="159UseMI">UseMI</a>, <a class="local col8 ref" href="#158U" title='U' data-ref="158U">U</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</a>(),</td></tr>
<tr><th id="900">900</th><td>        <span class='refarg'><a class="local col3 ref" href="#143FoldList" title='FoldList' data-ref="143FoldList">FoldList</a></span>, <span class='refarg'><a class="local col2 ref" href="#142CopiesToReplace" title='CopiesToReplace' data-ref="142CopiesToReplace">CopiesToReplace</a></span>);</td></tr>
<tr><th id="901">901</th><td>    }</td></tr>
<tr><th id="902">902</th><td>  }</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="160MF" title='MF' data-type='llvm::MachineFunction *' data-ref="160MF">MF</dfn> = <a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="905">905</th><td>  <i>// Make sure we add EXEC uses to any new v_mov instructions created.</i></td></tr>
<tr><th id="906">906</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="161Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="161Copy">Copy</dfn> : <a class="local col2 ref" href="#142CopiesToReplace" title='CopiesToReplace' data-ref="142CopiesToReplace">CopiesToReplace</a>)</td></tr>
<tr><th id="907">907</th><td>    <a class="local col1 ref" href="#161Copy" title='Copy' data-ref="161Copy">Copy</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col0 ref" href="#160MF" title='MF' data-ref="160MF">MF</a></span>);</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::FoldCandidate" title='(anonymous namespace)::FoldCandidate' data-ref="(anonymousnamespace)::FoldCandidate">FoldCandidate</a> &amp;<dfn class="local col2 decl" id="162Fold" title='Fold' data-type='(anonymous namespace)::FoldCandidate &amp;' data-ref="162Fold">Fold</dfn> : <a class="local col3 ref" href="#143FoldList" title='FoldList' data-ref="143FoldList">FoldList</a>) {</td></tr>
<tr><th id="910">910</th><td>    <b>if</b> (<span class='error' title="no matching function for call to &apos;updateOperand&apos;">updateOperand</span>(Fold, *TII, *TRI, *ST)) {</td></tr>
<tr><th id="911">911</th><td>      <i>// Clear kill flags.</i></td></tr>
<tr><th id="912">912</th><td>      <b>if</b> (<a class="local col2 ref" href="#162Fold" title='Fold' data-ref="162Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate5isRegEv" title='(anonymous namespace)::FoldCandidate::isReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="913">913</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Fold.OpToFold &amp;&amp; Fold.OpToFold-&gt;isReg()) ? void (0) : __assert_fail (&quot;Fold.OpToFold &amp;&amp; Fold.OpToFold-&gt;isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 913, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#162Fold" title='Fold' data-ref="162Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::OpToFold' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold">OpToFold</a> &amp;&amp; <a class="local col2 ref" href="#162Fold" title='Fold' data-ref="162Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::OpToFold' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold">OpToFold</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>());</td></tr>
<tr><th id="914">914</th><td>        <i>// FIXME: Probably shouldn't bother trying to fold if not an</i></td></tr>
<tr><th id="915">915</th><td><i>        // SGPR. PeepholeOptimizer can eliminate redundant VGPR-&gt;VGPR</i></td></tr>
<tr><th id="916">916</th><td><i>        // copies.</i></td></tr>
<tr><th id="917">917</th><td>        <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col2 ref" href="#162Fold" title='Fold' data-ref="162Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold" title='(anonymous namespace)::FoldCandidate::(anonymous union)::OpToFold' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::(anonymous)::OpToFold">OpToFold</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="918">918</th><td>      }</td></tr>
<tr><th id="919">919</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fold-operands&quot;)) { dbgs() &lt;&lt; &quot;Folded source from &quot; &lt;&lt; MI &lt;&lt; &quot; into OpNo &quot; &lt;&lt; static_cast&lt;int&gt;(Fold.UseOpNo) &lt;&lt; &quot; of &quot; &lt;&lt; *Fold.UseMI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Folded source from "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into OpNo "</q></td></tr>
<tr><th id="920">920</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <b>static_cast</b>&lt;<em>int</em>&gt;(<a class="local col2 ref" href="#162Fold" title='Fold' data-ref="162Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::UseOpNo" title='(anonymous namespace)::FoldCandidate::UseOpNo' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::UseOpNo">UseOpNo</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" of "</q></td></tr>
<tr><th id="921">921</th><td>                        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#162Fold" title='Fold' data-ref="162Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::UseMI" title='(anonymous namespace)::FoldCandidate::UseMI' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::UseMI">UseMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="922">922</th><td>      <a class="tu ref" href="#_ZL11tryFoldInstPKN4llvm11SIInstrInfoEPNS_12MachineInstrE" title='tryFoldInst' data-use='c' data-ref="_ZL11tryFoldInstPKN4llvm11SIInstrInfoEPNS_12MachineInstrE">tryFoldInst</a>(<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>, <a class="local col2 ref" href="#162Fold" title='Fold' data-ref="162Fold">Fold</a>.<a class="tu ref" href="#(anonymousnamespace)::FoldCandidate::UseMI" title='(anonymous namespace)::FoldCandidate::UseMI' data-use='r' data-ref="(anonymousnamespace)::FoldCandidate::UseMI">UseMI</a>);</td></tr>
<tr><th id="923">923</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#162Fold" title='Fold' data-ref="162Fold">Fold</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_113FoldCandidate10isCommutedEv" title='(anonymous namespace)::FoldCandidate::isCommuted' data-use='c' data-ref="_ZNK12_GLOBAL__N_113FoldCandidate10isCommutedEv">isCommuted</a>()) {</td></tr>
<tr><th id="924">924</th><td>      <i>// Restoring instruction's original operand order if fold has failed.</i></td></tr>
<tr><th id="925">925</th><td>      TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::SIInstrInfo&apos;">commuteInstruction</span>(*Fold.UseMI, <b>false</b>);</td></tr>
<tr><th id="926">926</th><td>    }</td></tr>
<tr><th id="927">927</th><td>  }</td></tr>
<tr><th id="928">928</th><td>}</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIFoldOperands7isClampERKN4llvm12MachineInstrE">// Clamp patterns are canonically selected to v_max_* instructions, so only</i></td></tr>
<tr><th id="931">931</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIFoldOperands7isClampERKN4llvm12MachineInstrE">// handle them.</i></td></tr>
<tr><th id="932">932</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SIFoldOperands7isClampERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::isClamp' data-type='const llvm::MachineOperand * (anonymous namespace)::SIFoldOperands::isClamp(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands7isClampERKN4llvm12MachineInstrE">isClamp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="163MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="163MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="933">933</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164Op" title='Op' data-type='unsigned int' data-ref="164Op">Op</dfn> = <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="934">934</th><td>  <b>switch</b> (<a class="local col4 ref" href="#164Op" title='Op' data-ref="164Op">Op</a>) {</td></tr>
<tr><th id="935">935</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAX_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAX_F32_e64</span>:</td></tr>
<tr><th id="936">936</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAX_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAX_F16_e64</span>:</td></tr>
<tr><th id="937">937</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MAX_F64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MAX_F64</span>:</td></tr>
<tr><th id="938">938</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_PK_MAX_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PK_MAX_F16</span>: {</td></tr>
<tr><th id="939">939</th><td>    <b>if</b> (!TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp)-&gt;getImm())</td></tr>
<tr><th id="940">940</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>    <i>// Make sure sources are identical.</i></td></tr>
<tr><th id="943">943</th><td>    <em>const</em> MachineOperand *Src0 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="944">944</th><td>    <em>const</em> MachineOperand *Src1 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="945">945</th><td>    <b>if</b> (!Src0-&gt;isReg() || !Src1-&gt;isReg() ||</td></tr>
<tr><th id="946">946</th><td>        Src0-&gt;getReg() != Src1-&gt;getReg() ||</td></tr>
<tr><th id="947">947</th><td>        Src0-&gt;getSubReg() != Src1-&gt;getSubReg() ||</td></tr>
<tr><th id="948">948</th><td>        Src0-&gt;getSubReg() != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span>)</td></tr>
<tr><th id="949">949</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>    <i>// Can't fold up if we have modifiers.</i></td></tr>
<tr><th id="952">952</th><td>    <b>if</b> (TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod))</td></tr>
<tr><th id="953">953</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>    <em>unsigned</em> Src0Mods</td></tr>
<tr><th id="956">956</th><td>      = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers)-&gt;getImm();</td></tr>
<tr><th id="957">957</th><td>    <em>unsigned</em> Src1Mods</td></tr>
<tr><th id="958">958</th><td>      = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers)-&gt;getImm();</td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td>    <i>// Having a 0 op_sel_hi would require swizzling the output in the source</i></td></tr>
<tr><th id="961">961</th><td><i>    // instruction, which we can't do.</i></td></tr>
<tr><th id="962">962</th><td>    <em>unsigned</em> UnsetMods = (Op == AMDGPU::<span class='error' title="no member named &apos;V_PK_MAX_F16&apos; in namespace &apos;llvm::AMDGPU&apos;">V_PK_MAX_F16</span>) ? SISrcMods::OP_SEL_1</td></tr>
<tr><th id="963">963</th><td>                                                      : <var>0u</var>;</td></tr>
<tr><th id="964">964</th><td>    <b>if</b> (Src0Mods != UnsetMods &amp;&amp; Src1Mods != UnsetMods)</td></tr>
<tr><th id="965">965</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="966">966</th><td>    <b>return</b> Src0;</td></tr>
<tr><th id="967">967</th><td>  }</td></tr>
<tr><th id="968">968</th><td>  <b>default</b>:</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="970">970</th><td>  }</td></tr>
<tr><th id="971">971</th><td>}</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><i  data-doc="_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj">// We obviously have multiple uses in a clamp since the register is used twice</i></td></tr>
<tr><th id="974">974</th><td><i  data-doc="_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj">// in the same instruction.</i></td></tr>
<tr><th id="975">975</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj" title='hasOneNonDBGUseInst' data-type='bool hasOneNonDBGUseInst(const llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg)' data-ref="_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj">hasOneNonDBGUseInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="165MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="165MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="166Reg" title='Reg' data-type='unsigned int' data-ref="166Reg">Reg</dfn>) {</td></tr>
<tr><th id="976">976</th><td>  <em>int</em> <dfn class="local col7 decl" id="167Count" title='Count' data-type='int' data-ref="167Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="977">977</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="168I" title='I' data-type='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="168I">I</dfn> = <a class="local col5 ref" href="#165MRI" title='MRI' data-ref="165MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col6 ref" href="#166Reg" title='Reg' data-ref="166Reg">Reg</a>), <dfn class="local col9 decl" id="169E" title='E' data-type='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="169E">E</dfn> = <a class="local col5 ref" href="#165MRI" title='MRI' data-ref="165MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::use_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv">use_instr_nodbg_end</a>();</td></tr>
<tr><th id="978">978</th><td>       <a class="local col8 ref" href="#168I" title='I' data-ref="168I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#169E" title='E' data-ref="169E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col8 ref" href="#168I" title='I' data-ref="168I">I</a>) {</td></tr>
<tr><th id="979">979</th><td>    <b>if</b> (++<a class="local col7 ref" href="#167Count" title='Count' data-ref="167Count">Count</a> &gt; <var>1</var>)</td></tr>
<tr><th id="980">980</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="981">981</th><td>  }</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="984">984</th><td>}</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE">// FIXME: Clamp for v_mad_mixhi_f16 handled during isel.</i></td></tr>
<tr><th id="987">987</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::tryFoldClamp' data-type='bool (anonymous namespace)::SIFoldOperands::tryFoldClamp(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE">tryFoldClamp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="170MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="170MI">MI</dfn>) {</td></tr>
<tr><th id="988">988</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="171ClampSrc" title='ClampSrc' data-type='const llvm::MachineOperand *' data-ref="171ClampSrc">ClampSrc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIFoldOperands7isClampERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::isClamp' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands7isClampERKN4llvm12MachineInstrE">isClamp</a>(<a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>);</td></tr>
<tr><th id="989">989</th><td>  <b>if</b> (!<a class="local col1 ref" href="#171ClampSrc" title='ClampSrc' data-ref="171ClampSrc">ClampSrc</a> || !<a class="tu ref" href="#_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj" title='hasOneNonDBGUseInst' data-use='c' data-ref="_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj">hasOneNonDBGUseInst</a>(*<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>, <a class="local col1 ref" href="#171ClampSrc" title='ClampSrc' data-ref="171ClampSrc">ClampSrc</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="990">990</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="172Def" title='Def' data-type='llvm::MachineInstr *' data-ref="172Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#171ClampSrc" title='ClampSrc' data-ref="171ClampSrc">ClampSrc</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>  <i>// The type of clamp must be compatible.</i></td></tr>
<tr><th id="995">995</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getClampMask' data-ref="_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE">getClampMask</a>(*<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>) != <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getClampMask' data-ref="_ZNK4llvm11SIInstrInfo12getClampMaskERKNS_12MachineInstrE">getClampMask</a>(<a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>))</td></tr>
<tr><th id="996">996</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="173DefClamp" title='DefClamp' data-type='llvm::MachineOperand *' data-ref="173DefClamp">DefClamp</dfn> = TII-&gt;getNamedOperand(*Def, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp);</td></tr>
<tr><th id="999">999</th><td>  <b>if</b> (!<a class="local col3 ref" href="#173DefClamp" title='DefClamp' data-ref="173DefClamp">DefClamp</a>)</td></tr>
<tr><th id="1000">1000</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fold-operands&quot;)) { dbgs() &lt;&lt; &quot;Folding clamp &quot; &lt;&lt; *DefClamp &lt;&lt; &quot; into &quot; &lt;&lt; *Def &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Folding clamp "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> *<a class="local col3 ref" href="#173DefClamp" title='DefClamp' data-ref="173DefClamp">DefClamp</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a></td></tr>
<tr><th id="1003">1003</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>  <i>// Clamp is applied after omod, so it is OK if omod is set.</i></td></tr>
<tr><th id="1006">1006</th><td>  <a class="local col3 ref" href="#173DefClamp" title='DefClamp' data-ref="173DefClamp">DefClamp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>1</var>);</td></tr>
<tr><th id="1007">1007</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#172Def" title='Def' data-ref="172Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1008">1008</th><td>  <a class="local col0 ref" href="#170MI" title='MI' data-ref="170MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1009">1009</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1010">1010</th><td>}</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL12getOModValuejl" title='getOModValue' data-type='int getOModValue(unsigned int Opc, int64_t Val)' data-ref="_ZL12getOModValuejl">getOModValue</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="174Opc" title='Opc' data-type='unsigned int' data-ref="174Opc">Opc</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="175Val" title='Val' data-type='int64_t' data-ref="175Val">Val</dfn>) {</td></tr>
<tr><th id="1013">1013</th><td>  <b>switch</b> (<a class="local col4 ref" href="#174Opc" title='Opc' data-ref="174Opc">Opc</a>) {</td></tr>
<tr><th id="1014">1014</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MUL_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_F32_e64</span>: {</td></tr>
<tr><th id="1015">1015</th><td>    <b>switch</b> (<b>static_cast</b>&lt;uint32_t&gt;(Val)) {</td></tr>
<tr><th id="1016">1016</th><td>    <b>case</b> <var>0x3f000000</var>: <i>// 0.5</i></td></tr>
<tr><th id="1017">1017</th><td>      <b>return</b> SIOutMods::DIV2;</td></tr>
<tr><th id="1018">1018</th><td>    <b>case</b> <var>0x40000000</var>: <i>// 2.0</i></td></tr>
<tr><th id="1019">1019</th><td>      <b>return</b> SIOutMods::MUL2;</td></tr>
<tr><th id="1020">1020</th><td>    <b>case</b> <var>0x40800000</var>: <i>// 4.0</i></td></tr>
<tr><th id="1021">1021</th><td>      <b>return</b> SIOutMods::MUL4;</td></tr>
<tr><th id="1022">1022</th><td>    <b>default</b>:</td></tr>
<tr><th id="1023">1023</th><td>      <b>return</b> SIOutMods::NONE;</td></tr>
<tr><th id="1024">1024</th><td>    }</td></tr>
<tr><th id="1025">1025</th><td>  }</td></tr>
<tr><th id="1026">1026</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MUL_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_F16_e64</span>: {</td></tr>
<tr><th id="1027">1027</th><td>    <b>switch</b> (<b>static_cast</b>&lt;uint16_t&gt;(Val)) {</td></tr>
<tr><th id="1028">1028</th><td>    <b>case</b> <var>0x3800</var>: <i>// 0.5</i></td></tr>
<tr><th id="1029">1029</th><td>      <b>return</b> SIOutMods::DIV2;</td></tr>
<tr><th id="1030">1030</th><td>    <b>case</b> <var>0x4000</var>: <i>// 2.0</i></td></tr>
<tr><th id="1031">1031</th><td>      <b>return</b> SIOutMods::MUL2;</td></tr>
<tr><th id="1032">1032</th><td>    <b>case</b> <var>0x4400</var>: <i>// 4.0</i></td></tr>
<tr><th id="1033">1033</th><td>      <b>return</b> SIOutMods::MUL4;</td></tr>
<tr><th id="1034">1034</th><td>    <b>default</b>:</td></tr>
<tr><th id="1035">1035</th><td>      <b>return</b> SIOutMods::NONE;</td></tr>
<tr><th id="1036">1036</th><td>    }</td></tr>
<tr><th id="1037">1037</th><td>  }</td></tr>
<tr><th id="1038">1038</th><td>  <b>default</b>:</td></tr>
<tr><th id="1039">1039</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid mul opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp&quot;, 1039)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid mul opcode"</q>);</td></tr>
<tr><th id="1040">1040</th><td>  }</td></tr>
<tr><th id="1041">1041</th><td>}</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE">// FIXME: Does this really not support denormals with f16?</i></td></tr>
<tr><th id="1044">1044</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE">// FIXME: Does this need to check IEEE mode bit? SNaNs are generally not</i></td></tr>
<tr><th id="1045">1045</th><td><i  data-doc="_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE">// handled, so will anything other than that break?</i></td></tr>
<tr><th id="1046">1046</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *, <em>int</em>&gt;</td></tr>
<tr><th id="1047">1047</th><td><a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::isOMod' data-type='std::pair&lt;const MachineOperand *, int&gt; (anonymous namespace)::SIFoldOperands::isOMod(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE">isOMod</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="176MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1048">1048</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177Op" title='Op' data-type='unsigned int' data-ref="177Op">Op</dfn> = <a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1049">1049</th><td>  <b>switch</b> (<a class="local col7 ref" href="#177Op" title='Op' data-ref="177Op">Op</a>) {</td></tr>
<tr><th id="1050">1050</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MUL_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_F32_e64</span>:</td></tr>
<tr><th id="1051">1051</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_MUL_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_F16_e64</span>: {</td></tr>
<tr><th id="1052">1052</th><td>    <i>// If output denormals are enabled, omod is ignored.</i></td></tr>
<tr><th id="1053">1053</th><td>    <b>if</b> ((Op == AMDGPU::<span class='error' title="no member named &apos;V_MUL_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_F32_e64</span> &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;hasFP32Denormals()) ||</td></tr>
<tr><th id="1054">1054</th><td>        (Op == AMDGPU::<span class='error' title="no member named &apos;V_MUL_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MUL_F16_e64</span> &amp;&amp; ST-&gt;hasFP16Denormals()))</td></tr>
<tr><th id="1055">1055</th><td>      <b>return</b> std::make_pair(<b>nullptr</b>, SIOutMods::NONE);</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>    <em>const</em> MachineOperand *RegOp = <b>nullptr</b>;</td></tr>
<tr><th id="1058">1058</th><td>    <em>const</em> MachineOperand *ImmOp = <b>nullptr</b>;</td></tr>
<tr><th id="1059">1059</th><td>    <em>const</em> MachineOperand *Src0 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="1060">1060</th><td>    <em>const</em> MachineOperand *Src1 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="1061">1061</th><td>    <b>if</b> (Src0-&gt;isImm()) {</td></tr>
<tr><th id="1062">1062</th><td>      ImmOp = Src0;</td></tr>
<tr><th id="1063">1063</th><td>      RegOp = Src1;</td></tr>
<tr><th id="1064">1064</th><td>    } <b>else</b> <b>if</b> (Src1-&gt;isImm()) {</td></tr>
<tr><th id="1065">1065</th><td>      ImmOp = Src1;</td></tr>
<tr><th id="1066">1066</th><td>      RegOp = Src0;</td></tr>
<tr><th id="1067">1067</th><td>    } <b>else</b></td></tr>
<tr><th id="1068">1068</th><td>      <b>return</b> std::make_pair(<b>nullptr</b>, SIOutMods::NONE);</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>    <em>int</em> OMod = getOModValue(Op, ImmOp-&gt;getImm());</td></tr>
<tr><th id="1071">1071</th><td>    <b>if</b> (OMod == SIOutMods::NONE ||</td></tr>
<tr><th id="1072">1072</th><td>        TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers) ||</td></tr>
<tr><th id="1073">1073</th><td>        TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers) ||</td></tr>
<tr><th id="1074">1074</th><td>        TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod) ||</td></tr>
<tr><th id="1075">1075</th><td>        TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp))</td></tr>
<tr><th id="1076">1076</th><td>      <b>return</b> std::make_pair(<b>nullptr</b>, SIOutMods::NONE);</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>    <b>return</b> std::make_pair(RegOp, OMod);</td></tr>
<tr><th id="1079">1079</th><td>  }</td></tr>
<tr><th id="1080">1080</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ADD_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_F32_e64</span>:</td></tr>
<tr><th id="1081">1081</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;V_ADD_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_F16_e64</span>: {</td></tr>
<tr><th id="1082">1082</th><td>    <i>// If output denormals are enabled, omod is ignored.</i></td></tr>
<tr><th id="1083">1083</th><td>    <b>if</b> ((Op == AMDGPU::<span class='error' title="no member named &apos;V_ADD_F32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_F32_e64</span> &amp;&amp; <span class='error' title="cannot initialize object parameter of type &apos;const llvm::AMDGPUSubtarget&apos; with an expression of type &apos;const llvm::GCNSubtarget&apos;">ST</span>-&gt;hasFP32Denormals()) ||</td></tr>
<tr><th id="1084">1084</th><td>        (Op == AMDGPU::<span class='error' title="no member named &apos;V_ADD_F16_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_ADD_F16_e64</span> &amp;&amp; ST-&gt;hasFP16Denormals()))</td></tr>
<tr><th id="1085">1085</th><td>      <b>return</b> std::make_pair(<b>nullptr</b>, SIOutMods::NONE);</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>    <i>// Look through the DAGCombiner canonicalization fmul x, 2 -&gt; fadd x, x</i></td></tr>
<tr><th id="1088">1088</th><td>    <em>const</em> MachineOperand *Src0 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0);</td></tr>
<tr><th id="1089">1089</th><td>    <em>const</em> MachineOperand *Src1 = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1);</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>    <b>if</b> (Src0-&gt;isReg() &amp;&amp; Src1-&gt;isReg() &amp;&amp; Src0-&gt;getReg() == Src1-&gt;getReg() &amp;&amp;</td></tr>
<tr><th id="1092">1092</th><td>        Src0-&gt;getSubReg() == Src1-&gt;getSubReg() &amp;&amp;</td></tr>
<tr><th id="1093">1093</th><td>        !TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src0_modifiers) &amp;&amp;</td></tr>
<tr><th id="1094">1094</th><td>        !TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::src1_modifiers) &amp;&amp;</td></tr>
<tr><th id="1095">1095</th><td>        !TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp) &amp;&amp;</td></tr>
<tr><th id="1096">1096</th><td>        !TII-&gt;hasModifiersSet(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod))</td></tr>
<tr><th id="1097">1097</th><td>      <b>return</b> std::make_pair(Src0, SIOutMods::MUL2);</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> std::make_pair(<b>nullptr</b>, SIOutMods::NONE);</td></tr>
<tr><th id="1100">1100</th><td>  }</td></tr>
<tr><th id="1101">1101</th><td>  <b>default</b>:</td></tr>
<tr><th id="1102">1102</th><td>    <b>return</b> <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-use='c' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="local col8 ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#178make_pair" title='make_pair' data-ref="178make_pair">make_pair</a>(<b>nullptr</b>, <span class="namespace">SIOutMods::</span><a class="enum" href="SIDefines.h.html#llvm::SIOutMods::NONE" title='llvm::SIOutMods::NONE' data-ref="llvm::SIOutMods::NONE">NONE</a>);</td></tr>
<tr><th id="1103">1103</th><td>  }</td></tr>
<tr><th id="1104">1104</th><td>}</td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE">// FIXME: Does this need to check IEEE bit on function?</i></td></tr>
<tr><th id="1107">1107</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::tryFoldOMod' data-type='bool (anonymous namespace)::SIFoldOperands::tryFoldOMod(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE">tryFoldOMod</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="179MI">MI</dfn>) {</td></tr>
<tr><th id="1108">1108</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="180RegOp" title='RegOp' data-type='const llvm::MachineOperand *' data-ref="180RegOp">RegOp</dfn>;</td></tr>
<tr><th id="1109">1109</th><td>  <em>int</em> <dfn class="local col1 decl" id="181OMod" title='OMod' data-type='int' data-ref="181OMod">OMod</dfn>;</td></tr>
<tr><th id="1110">1110</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<span class='refarg'><a class="local col0 ref" href="#180RegOp" title='RegOp' data-ref="180RegOp">RegOp</a></span>, <span class='refarg'><a class="local col1 ref" href="#181OMod" title='OMod' data-ref="181OMod">OMod</a></span>) <a class="ref" href="../../../../../include/c++/7/tuple.html#_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E" title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairIT_T0_E">=</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::isOMod' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands6isOModERKN4llvm12MachineInstrE">isOMod</a>(<a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>);</td></tr>
<tr><th id="1111">1111</th><td>  <b>if</b> (OMod == SIOutMods::NONE || !RegOp-&gt;isReg() ||</td></tr>
<tr><th id="1112">1112</th><td>      RegOp-&gt;getSubReg() != AMDGPU::<span class='error' title="no member named &apos;NoSubRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoSubRegister</span> ||</td></tr>
<tr><th id="1113">1113</th><td>      !hasOneNonDBGUseInst(*MRI, RegOp-&gt;getReg()))</td></tr>
<tr><th id="1114">1114</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="182Def" title='Def' data-type='llvm::MachineInstr *' data-ref="182Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#180RegOp" title='RegOp' data-ref="180RegOp">RegOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1117">1117</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="183DefOMod" title='DefOMod' data-type='llvm::MachineOperand *' data-ref="183DefOMod">DefOMod</dfn> = TII-&gt;getNamedOperand(*Def, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::omod);</td></tr>
<tr><th id="1118">1118</th><td>  <b>if</b> (!<a class="local col3 ref" href="#183DefOMod" title='DefOMod' data-ref="183DefOMod">DefOMod</a> || <a class="local col3 ref" href="#183DefOMod" title='DefOMod' data-ref="183DefOMod">DefOMod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <span class="namespace">SIOutMods::</span><a class="enum" href="SIDefines.h.html#llvm::SIOutMods::NONE" title='llvm::SIOutMods::NONE' data-ref="llvm::SIOutMods::NONE">NONE</a>)</td></tr>
<tr><th id="1119">1119</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>  <i>// Clamp is applied after omod. If the source already has clamp set, don't</i></td></tr>
<tr><th id="1122">1122</th><td><i>  // fold it.</i></td></tr>
<tr><th id="1123">1123</th><td>  <b>if</b> (TII-&gt;hasModifiersSet(*Def, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::clamp))</td></tr>
<tr><th id="1124">1124</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-fold-operands&quot;)) { dbgs() &lt;&lt; &quot;Folding omod &quot; &lt;&lt; MI &lt;&lt; &quot; into &quot; &lt;&lt; *Def &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Folding omod "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#182Def" title='Def' data-ref="182Def">Def</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td>  <a class="local col3 ref" href="#183DefOMod" title='DefOMod' data-ref="183DefOMod">DefOMod</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#181OMod" title='OMod' data-ref="181OMod">OMod</a>);</td></tr>
<tr><th id="1129">1129</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col2 ref" href="#182Def" title='Def' data-ref="182Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1130">1130</th><td>  <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1131">1131</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1132">1132</th><td>}</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIFoldOperands" title='(anonymous namespace)::SIFoldOperands' data-ref="(anonymousnamespace)::SIFoldOperands">SIFoldOperands</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114SIFoldOperands20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIFoldOperands::runOnMachineFunction' data-type='bool (anonymous namespace)::SIFoldOperands::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114SIFoldOperands20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="184MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="184MF">MF</dfn>) {</td></tr>
<tr><th id="1135">1135</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#184MF" title='MF' data-ref="184MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1136">1136</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::MRI" title='(anonymous namespace)::SIFoldOperands::MRI' data-use='w' data-ref="(anonymousnamespace)::SIFoldOperands::MRI">MRI</a> = &amp;<a class="local col4 ref" href="#184MF" title='MF' data-ref="184MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1139">1139</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::ST" title='(anonymous namespace)::SIFoldOperands::ST' data-use='w' data-ref="(anonymousnamespace)::SIFoldOperands::ST">ST</a> = &amp;<a class="local col4 ref" href="#184MF" title='MF' data-ref="184MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1140">1140</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='w' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::ST" title='(anonymous namespace)::SIFoldOperands::ST' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::ST">ST</a>-&gt;<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1141">1141</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TRI" title='(anonymous namespace)::SIFoldOperands::TRI' data-use='w' data-ref="(anonymousnamespace)::SIFoldOperands::TRI">TRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="185MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="185MFI">MFI</dfn> = <a class="local col4 ref" href="#184MF" title='MF' data-ref="184MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td>  <i>// omod is ignored by hardware if IEEE bit is enabled. omod also does not</i></td></tr>
<tr><th id="1146">1146</th><td><i>  // correctly handle signed zeros.</i></td></tr>
<tr><th id="1147">1147</th><td><i>  //</i></td></tr>
<tr><th id="1148">1148</th><td><i>  // FIXME: Also need to check strictfp</i></td></tr>
<tr><th id="1149">1149</th><td>  <em>bool</em> <dfn class="local col6 decl" id="186IsIEEEMode" title='IsIEEEMode' data-type='bool' data-ref="186IsIEEEMode">IsIEEEMode</dfn> = <a class="local col5 ref" href="#185MFI" title='MFI' data-ref="185MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo7getModeEv" title='llvm::SIMachineFunctionInfo::getMode' data-ref="_ZNK4llvm21SIMachineFunctionInfo7getModeEv">getMode</a>().<a class="ref" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE">IEEE</a>;</td></tr>
<tr><th id="1150">1150</th><td>  <em>bool</em> <dfn class="local col7 decl" id="187HasNSZ" title='HasNSZ' data-type='bool' data-ref="187HasNSZ">HasNSZ</dfn> = <a class="local col5 ref" href="#185MFI" title='MFI' data-ref="185MFI">MFI</a>-&gt;<a class="ref" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction22hasNoSignedZerosFPMathEv" title='llvm::AMDGPUMachineFunction::hasNoSignedZerosFPMath' data-ref="_ZNK4llvm21AMDGPUMachineFunction22hasNoSignedZerosFPMathEv">hasNoSignedZerosFPMath</a>();</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="188MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="188MBB">MBB</dfn> : <a class="ref" href="../../../include/llvm/ADT/DepthFirstIterator.h.html#_ZN4llvm11depth_firstERKT_" title='llvm::depth_first' data-ref="_ZN4llvm11depth_firstERKT_">depth_first</a>(&amp;<a class="local col4 ref" href="#184MF" title='MF' data-ref="184MF">MF</a>)) {</td></tr>
<tr><th id="1153">1153</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col9 decl" id="189I" title='I' data-type='MachineBasicBlock::iterator' data-ref="189I">I</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="190Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="190Next">Next</dfn>;</td></tr>
<tr><th id="1154">1154</th><td>    <b>for</b> (<a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#188MBB" title='MBB' data-ref="188MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#188MBB" title='MBB' data-ref="188MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#190Next" title='Next' data-ref="190Next">Next</a>) {</td></tr>
<tr><th id="1155">1155</th><td>      <a class="local col0 ref" href="#190Next" title='Next' data-ref="190Next">Next</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>);</td></tr>
<tr><th id="1156">1156</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="191MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="191MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>;</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>      <a class="tu ref" href="#_ZL11tryFoldInstPKN4llvm11SIInstrInfoEPNS_12MachineInstrE" title='tryFoldInst' data-use='c' data-ref="_ZL11tryFoldInstPKN4llvm11SIInstrInfoEPNS_12MachineInstrE">tryFoldInst</a>(<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>, &amp;<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>);</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIFoldOperands::TII" title='(anonymous namespace)::SIFoldOperands::TII' data-use='r' data-ref="(anonymousnamespace)::SIFoldOperands::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFoldableCopy' data-ref="_ZNK4llvm11SIInstrInfo14isFoldableCopyERKNS_12MachineInstrE">isFoldableCopy</a>(<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>)) {</td></tr>
<tr><th id="1161">1161</th><td>        <i>// TODO: Omod might be OK if there is NSZ only on the source</i></td></tr>
<tr><th id="1162">1162</th><td><i>        // instruction, and not the omod multiply.</i></td></tr>
<tr><th id="1163">1163</th><td>        <b>if</b> (<a class="local col6 ref" href="#186IsIEEEMode" title='IsIEEEMode' data-ref="186IsIEEEMode">IsIEEEMode</a> || (!<a class="local col7 ref" href="#187HasNSZ" title='HasNSZ' data-ref="187HasNSZ">HasNSZ</a> &amp;&amp; !<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::FmNsz" title='llvm::MachineInstr::MIFlag::FmNsz' data-ref="llvm::MachineInstr::MIFlag::FmNsz">FmNsz</a>)) ||</td></tr>
<tr><th id="1164">1164</th><td>            !<a class="tu member" href="#_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::tryFoldOMod' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE">tryFoldOMod</a>(<span class='refarg'><a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a></span>))</td></tr>
<tr><th id="1165">1165</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE" title='(anonymous namespace)::SIFoldOperands::tryFoldClamp' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE">tryFoldClamp</a>(<span class='refarg'><a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a></span>);</td></tr>
<tr><th id="1166">1166</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1167">1167</th><td>      }</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="192OpToFold" title='OpToFold' data-type='llvm::MachineOperand &amp;' data-ref="192OpToFold">OpToFold</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1170">1170</th><td>      <em>bool</em> <dfn class="local col3 decl" id="193FoldingImm" title='FoldingImm' data-type='bool' data-ref="193FoldingImm">FoldingImm</dfn> = <a class="local col2 ref" href="#192OpToFold" title='OpToFold' data-ref="192OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col2 ref" href="#192OpToFold" title='OpToFold' data-ref="192OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>();</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>      <i>// FIXME: We could also be folding things like TargetIndexes.</i></td></tr>
<tr><th id="1173">1173</th><td>      <b>if</b> (!<a class="local col3 ref" href="#193FoldingImm" title='FoldingImm' data-ref="193FoldingImm">FoldingImm</a> &amp;&amp; !<a class="local col2 ref" href="#192OpToFold" title='OpToFold' data-ref="192OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1174">1174</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>      <b>if</b> (<a class="local col2 ref" href="#192OpToFold" title='OpToFold' data-ref="192OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1177">1177</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#192OpToFold" title='OpToFold' data-ref="192OpToFold">OpToFold</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1178">1178</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>      <i>// Prevent folding operands backwards in the function. For example,</i></td></tr>
<tr><th id="1181">1181</th><td><i>      // the COPY opcode must not be replaced by 1 in this example:</i></td></tr>
<tr><th id="1182">1182</th><td><i>      //</i></td></tr>
<tr><th id="1183">1183</th><td><i>      //    %3 = COPY %vgpr0; VGPR_32:%3</i></td></tr>
<tr><th id="1184">1184</th><td><i>      //    ...</i></td></tr>
<tr><th id="1185">1185</th><td><i>      //    %vgpr0 = V_MOV_B32_e32 1, implicit %exec</i></td></tr>
<tr><th id="1186">1186</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="194Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="194Dst">Dst</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1187">1187</th><td>      <b>if</b> (<a class="local col4 ref" href="#194Dst" title='Dst' data-ref="194Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1188">1188</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#194Dst" title='Dst' data-ref="194Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1189">1189</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_114SIFoldOperands15foldInstOperandERN4llvm12MachineInstrERNS1_14MachineOperandE" title='(anonymous namespace)::SIFoldOperands::foldInstOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_114SIFoldOperands15foldInstOperandERN4llvm12MachineInstrERNS1_14MachineOperandE">foldInstOperand</a>(<span class='refarg'><a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#192OpToFold" title='OpToFold' data-ref="192OpToFold">OpToFold</a></span>);</td></tr>
<tr><th id="1192">1192</th><td>    }</td></tr>
<tr><th id="1193">1193</th><td>  }</td></tr>
<tr><th id="1194">1194</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1195">1195</th><td>}</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
