## RCC is on AHB1

set RCC_BASE      0x40023800
set RCC(CR)       [+ $RCC_BASE 0x00] ;# 0000 XX81 (HSION)
set RCC(AHB1RSTR) [+ $RCC_BASE 0x10] ;# 0000 0000
set RCC(APB1RSTR) [+ $RCC_BASE 0x20] ;# 0000 0000
set RCC(AHB1ENR)  [+ $RCC_BASE 0x30] ;# 0000 0000
set RCC(APB2ENR)  [+ $RCC_BASE 0x40] ;# 0000 0400

## GPIOs are on AHB1

set GPIOB_BASE     0x40020400
set GPIOB(MODER)   [+ $GPIOB_BASE 0x00] ;# RSTV: 0000 0280
set GPIOB(OTYPER)  [+ $GPIOB_BASE 0x04] ;# RSTV: 0000 0000
set GPIOB(OSPEEDR) [+ $GPIOB_BASE 0x08] ;# RSTV: 0000 00C0
set GPIOB(PUPDR)   [+ $GPIOB_BASE 0x0C] ;# RSTV: 0000 0100
set GPIOB(IDR)     [+ $GPIOB_BASE 0x10] ;# RSTV: 0000 XXXX
set GPIOB(ODR)     [+ $GPIOB_BASE 0x14] ;# RSTV: 0000 0000
set GPIOB(BSRR)    [+ $GPIOB_BASE 0x18] ;# RSTV: 0000 0000
set GPIOB(LCKR)    [+ $GPIOB_BASE 0x1C] ;# RSTV: 0000 0000
set GPIOB(AFRL)    [+ $GPIOB_BASE 0x20] ;# RSTV: 0000 0000
set GPIOB(AFRH)    [+ $GPIOB_BASE 0x24] ;# RSTV: 0000 0000

## IIC is on APB1

set IIC_BASE   0x40005400
set IIC(CR1)   [+ $IIC_BASE 0x00] ;# 0000
set IIC(CR2)   [+ $IIC_BASE 0x04] ;# 0000
set IIC(OAR1)  [+ $IIC_BASE 0x08] ;# 0000
set IIC(OAR2)  [+ $IIC_BASE 0x0C] ;# 0000
set IIC(DR)    [+ $IIC_BASE 0x10] ;# 0000
set IIC(SR1)   [+ $IIC_BASE 0x14] ;# 0000
set IIC(SR2)   [+ $IIC_BASE 0x18] ;# 0000
set IIC(CCR)   [+ $IIC_BASE 0x1C] ;# 0000
set IIC(TRISE) [+ $IIC_BASE 0x20] ;# 0002
set IIC(FLTR)  [+ $IIC_BASE 0x24] ;# 0000
