<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/spi3.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">spi3.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="spi3_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="spi3_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a409e659d16f03b3aebb99559e377dfdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a409e659d16f03b3aebb99559e377dfdd">REG_SPI3_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018400U)</td></tr>
<tr class="memdesc:a409e659d16f03b3aebb99559e377dfdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Control Register  <a href="#a409e659d16f03b3aebb99559e377dfdd">More...</a><br /></td></tr>
<tr class="separator:a409e659d16f03b3aebb99559e377dfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8baf643f0355cce7f15a91ede05ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a0d8baf643f0355cce7f15a91ede05ea4">REG_SPI3_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018404U)</td></tr>
<tr class="memdesc:a0d8baf643f0355cce7f15a91ede05ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Mode Register  <a href="#a0d8baf643f0355cce7f15a91ede05ea4">More...</a><br /></td></tr>
<tr class="separator:a0d8baf643f0355cce7f15a91ede05ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdf9a6566ce8093a41d88b7c7d0e17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#aefdf9a6566ce8093a41d88b7c7d0e17e">REG_SPI3_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018408U)</td></tr>
<tr class="memdesc:aefdf9a6566ce8093a41d88b7c7d0e17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Receive Data Register  <a href="#aefdf9a6566ce8093a41d88b7c7d0e17e">More...</a><br /></td></tr>
<tr class="separator:aefdf9a6566ce8093a41d88b7c7d0e17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86e14604e280fa50471f18f653499d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a86e14604e280fa50471f18f653499d4c">REG_SPI3_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001840CU)</td></tr>
<tr class="memdesc:a86e14604e280fa50471f18f653499d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Transmit Data Register  <a href="#a86e14604e280fa50471f18f653499d4c">More...</a><br /></td></tr>
<tr class="separator:a86e14604e280fa50471f18f653499d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8b24b05d032e1ece19a82171623372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a8c8b24b05d032e1ece19a82171623372">REG_SPI3_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018410U)</td></tr>
<tr class="memdesc:a8c8b24b05d032e1ece19a82171623372"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Status Register  <a href="#a8c8b24b05d032e1ece19a82171623372">More...</a><br /></td></tr>
<tr class="separator:a8c8b24b05d032e1ece19a82171623372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886eab65595a1a6a6c10f68721499580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a886eab65595a1a6a6c10f68721499580">REG_SPI3_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018414U)</td></tr>
<tr class="memdesc:a886eab65595a1a6a6c10f68721499580"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Interrupt Enable Register  <a href="#a886eab65595a1a6a6c10f68721499580">More...</a><br /></td></tr>
<tr class="separator:a886eab65595a1a6a6c10f68721499580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c538812ccf0b1e719c7f4830681b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#ae8c538812ccf0b1e719c7f4830681b89">REG_SPI3_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018418U)</td></tr>
<tr class="memdesc:ae8c538812ccf0b1e719c7f4830681b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Interrupt Disable Register  <a href="#ae8c538812ccf0b1e719c7f4830681b89">More...</a><br /></td></tr>
<tr class="separator:ae8c538812ccf0b1e719c7f4830681b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b57276670bbfd1a7966214dc221ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a52b57276670bbfd1a7966214dc221ded">REG_SPI3_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001841CU)</td></tr>
<tr class="memdesc:a52b57276670bbfd1a7966214dc221ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Interrupt Mask Register  <a href="#a52b57276670bbfd1a7966214dc221ded">More...</a><br /></td></tr>
<tr class="separator:a52b57276670bbfd1a7966214dc221ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f677f598a993cad1a2bf59466c377cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a3f677f598a993cad1a2bf59466c377cd">REG_SPI3_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018430U)</td></tr>
<tr class="memdesc:a3f677f598a993cad1a2bf59466c377cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Chip Select Register  <a href="#a3f677f598a993cad1a2bf59466c377cd">More...</a><br /></td></tr>
<tr class="separator:a3f677f598a993cad1a2bf59466c377cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750133826710fafa4889ec10f8dd0e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a750133826710fafa4889ec10f8dd0e3f">REG_SPI3_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018448U)</td></tr>
<tr class="memdesc:a750133826710fafa4889ec10f8dd0e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Comparison Register  <a href="#a750133826710fafa4889ec10f8dd0e3f">More...</a><br /></td></tr>
<tr class="separator:a750133826710fafa4889ec10f8dd0e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8559fd2d3e6043d44bb64b2ac094256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#aa8559fd2d3e6043d44bb64b2ac094256">REG_SPI3_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400184E4U)</td></tr>
<tr class="memdesc:aa8559fd2d3e6043d44bb64b2ac094256"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Write Protection Mode Register  <a href="#aa8559fd2d3e6043d44bb64b2ac094256">More...</a><br /></td></tr>
<tr class="separator:aa8559fd2d3e6043d44bb64b2ac094256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f1afd93a791ca26e7b239dcb50dad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a04f1afd93a791ca26e7b239dcb50dad7">REG_SPI3_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400184E8U)</td></tr>
<tr class="memdesc:a04f1afd93a791ca26e7b239dcb50dad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) SPI Write Protection Status Register  <a href="#a04f1afd93a791ca26e7b239dcb50dad7">More...</a><br /></td></tr>
<tr class="separator:a04f1afd93a791ca26e7b239dcb50dad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bfdfcb7df0a7f2acb52c8fb96c2516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a57bfdfcb7df0a7f2acb52c8fb96c2516">REG_SPI3_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018500U)</td></tr>
<tr class="memdesc:a57bfdfcb7df0a7f2acb52c8fb96c2516"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Receive Pointer Register  <a href="#a57bfdfcb7df0a7f2acb52c8fb96c2516">More...</a><br /></td></tr>
<tr class="separator:a57bfdfcb7df0a7f2acb52c8fb96c2516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3229994ee0671bb7e6bf660f7cbad2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a3229994ee0671bb7e6bf660f7cbad2aa">REG_SPI3_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018504U)</td></tr>
<tr class="memdesc:a3229994ee0671bb7e6bf660f7cbad2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Receive Counter Register  <a href="#a3229994ee0671bb7e6bf660f7cbad2aa">More...</a><br /></td></tr>
<tr class="separator:a3229994ee0671bb7e6bf660f7cbad2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfc832ec7c17310b94cca88ea6dd77a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a9bfc832ec7c17310b94cca88ea6dd77a">REG_SPI3_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018508U)</td></tr>
<tr class="memdesc:a9bfc832ec7c17310b94cca88ea6dd77a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Transmit Pointer Register  <a href="#a9bfc832ec7c17310b94cca88ea6dd77a">More...</a><br /></td></tr>
<tr class="separator:a9bfc832ec7c17310b94cca88ea6dd77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995411e15674e3a22e4ede13d2dd2606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a995411e15674e3a22e4ede13d2dd2606">REG_SPI3_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001850CU)</td></tr>
<tr class="memdesc:a995411e15674e3a22e4ede13d2dd2606"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Transmit Counter Register  <a href="#a995411e15674e3a22e4ede13d2dd2606">More...</a><br /></td></tr>
<tr class="separator:a995411e15674e3a22e4ede13d2dd2606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a1fd04cbdec48986074c40992bff96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#ad5a1fd04cbdec48986074c40992bff96">REG_SPI3_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018510U)</td></tr>
<tr class="memdesc:ad5a1fd04cbdec48986074c40992bff96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Receive Next Pointer Register  <a href="#ad5a1fd04cbdec48986074c40992bff96">More...</a><br /></td></tr>
<tr class="separator:ad5a1fd04cbdec48986074c40992bff96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c167ca5de76d72008b3ba623d56853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#aa8c167ca5de76d72008b3ba623d56853">REG_SPI3_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018514U)</td></tr>
<tr class="memdesc:aa8c167ca5de76d72008b3ba623d56853"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Receive Next Counter Register  <a href="#aa8c167ca5de76d72008b3ba623d56853">More...</a><br /></td></tr>
<tr class="separator:aa8c167ca5de76d72008b3ba623d56853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878df0e2fb2cf30b777feeeea14a1841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a878df0e2fb2cf30b777feeeea14a1841">REG_SPI3_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018518U)</td></tr>
<tr class="memdesc:a878df0e2fb2cf30b777feeeea14a1841"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Transmit Next Pointer Register  <a href="#a878df0e2fb2cf30b777feeeea14a1841">More...</a><br /></td></tr>
<tr class="separator:a878df0e2fb2cf30b777feeeea14a1841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70b7ae5f9a1af9728e6ed36c50e61fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#ab70b7ae5f9a1af9728e6ed36c50e61fc">REG_SPI3_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001851CU)</td></tr>
<tr class="memdesc:ab70b7ae5f9a1af9728e6ed36c50e61fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Transmit Next Counter Register  <a href="#ab70b7ae5f9a1af9728e6ed36c50e61fc">More...</a><br /></td></tr>
<tr class="separator:ab70b7ae5f9a1af9728e6ed36c50e61fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1796f93aea3838917c08ecb14db4fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#ab1796f93aea3838917c08ecb14db4fc1">REG_SPI3_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018520U)</td></tr>
<tr class="memdesc:ab1796f93aea3838917c08ecb14db4fc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Transfer Control Register  <a href="#ab1796f93aea3838917c08ecb14db4fc1">More...</a><br /></td></tr>
<tr class="separator:ab1796f93aea3838917c08ecb14db4fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91fcd60e504cf76bbfc902a8156c11d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi3_8h.xhtml#a91fcd60e504cf76bbfc902a8156c11d2">REG_SPI3_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018524U)</td></tr>
<tr class="memdesc:a91fcd60e504cf76bbfc902a8156c11d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI3) Transfer Status Register  <a href="#a91fcd60e504cf76bbfc902a8156c11d2">More...</a><br /></td></tr>
<tr class="separator:a91fcd60e504cf76bbfc902a8156c11d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a750133826710fafa4889ec10f8dd0e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750133826710fafa4889ec10f8dd0e3f">&sect;&nbsp;</a></span>REG_SPI3_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018448U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Comparison Register </p>

</div>
</div>
<a id="a409e659d16f03b3aebb99559e377dfdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409e659d16f03b3aebb99559e377dfdd">&sect;&nbsp;</a></span>REG_SPI3_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Control Register </p>

</div>
</div>
<a id="a3f677f598a993cad1a2bf59466c377cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f677f598a993cad1a2bf59466c377cd">&sect;&nbsp;</a></span>REG_SPI3_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Chip Select Register </p>

</div>
</div>
<a id="ae8c538812ccf0b1e719c7f4830681b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8c538812ccf0b1e719c7f4830681b89">&sect;&nbsp;</a></span>REG_SPI3_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Interrupt Disable Register </p>

</div>
</div>
<a id="a886eab65595a1a6a6c10f68721499580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886eab65595a1a6a6c10f68721499580">&sect;&nbsp;</a></span>REG_SPI3_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Interrupt Enable Register </p>

</div>
</div>
<a id="a52b57276670bbfd1a7966214dc221ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b57276670bbfd1a7966214dc221ded">&sect;&nbsp;</a></span>REG_SPI3_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001841CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Interrupt Mask Register </p>

</div>
</div>
<a id="a0d8baf643f0355cce7f15a91ede05ea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d8baf643f0355cce7f15a91ede05ea4">&sect;&nbsp;</a></span>REG_SPI3_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Mode Register </p>

</div>
</div>
<a id="ab1796f93aea3838917c08ecb14db4fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1796f93aea3838917c08ecb14db4fc1">&sect;&nbsp;</a></span>REG_SPI3_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40018520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Transfer Control Register </p>

</div>
</div>
<a id="a91fcd60e504cf76bbfc902a8156c11d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91fcd60e504cf76bbfc902a8156c11d2">&sect;&nbsp;</a></span>REG_SPI3_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Transfer Status Register </p>

</div>
</div>
<a id="a3229994ee0671bb7e6bf660f7cbad2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3229994ee0671bb7e6bf660f7cbad2aa">&sect;&nbsp;</a></span>REG_SPI3_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Receive Counter Register </p>

</div>
</div>
<a id="aefdf9a6566ce8093a41d88b7c7d0e17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefdf9a6566ce8093a41d88b7c7d0e17e">&sect;&nbsp;</a></span>REG_SPI3_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_RDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Receive Data Register </p>

</div>
</div>
<a id="aa8c167ca5de76d72008b3ba623d56853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c167ca5de76d72008b3ba623d56853">&sect;&nbsp;</a></span>REG_SPI3_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Receive Next Counter Register </p>

</div>
</div>
<a id="ad5a1fd04cbdec48986074c40992bff96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a1fd04cbdec48986074c40992bff96">&sect;&nbsp;</a></span>REG_SPI3_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Receive Next Pointer Register </p>

</div>
</div>
<a id="a57bfdfcb7df0a7f2acb52c8fb96c2516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57bfdfcb7df0a7f2acb52c8fb96c2516">&sect;&nbsp;</a></span>REG_SPI3_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Receive Pointer Register </p>

</div>
</div>
<a id="a8c8b24b05d032e1ece19a82171623372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c8b24b05d032e1ece19a82171623372">&sect;&nbsp;</a></span>REG_SPI3_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40018410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Status Register </p>

</div>
</div>
<a id="a995411e15674e3a22e4ede13d2dd2606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995411e15674e3a22e4ede13d2dd2606">&sect;&nbsp;</a></span>REG_SPI3_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001850CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Transmit Counter Register </p>

</div>
</div>
<a id="a86e14604e280fa50471f18f653499d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86e14604e280fa50471f18f653499d4c">&sect;&nbsp;</a></span>REG_SPI3_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_TDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4001840CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Transmit Data Register </p>

</div>
</div>
<a id="ab70b7ae5f9a1af9728e6ed36c50e61fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70b7ae5f9a1af9728e6ed36c50e61fc">&sect;&nbsp;</a></span>REG_SPI3_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001851CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Transmit Next Counter Register </p>

</div>
</div>
<a id="a878df0e2fb2cf30b777feeeea14a1841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a878df0e2fb2cf30b777feeeea14a1841">&sect;&nbsp;</a></span>REG_SPI3_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a9bfc832ec7c17310b94cca88ea6dd77a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bfc832ec7c17310b94cca88ea6dd77a">&sect;&nbsp;</a></span>REG_SPI3_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40018508U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) Transmit Pointer Register </p>

</div>
</div>
<a id="aa8559fd2d3e6043d44bb64b2ac094256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8559fd2d3e6043d44bb64b2ac094256">&sect;&nbsp;</a></span>REG_SPI3_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400184E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Write Protection Mode Register </p>

</div>
</div>
<a id="a04f1afd93a791ca26e7b239dcb50dad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f1afd93a791ca26e7b239dcb50dad7">&sect;&nbsp;</a></span>REG_SPI3_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI3_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400184E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI3) SPI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
