
*** Running vivado
    with args -log hisBuilderFSM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hisBuilderFSM.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source hisBuilderFSM.tcl -notrace
Command: synth_design -top hisBuilderFSM -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15636 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 436.113 ; gain = 97.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hisBuilderFSM' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:19]
WARNING: [Synth 8-6014] Unused sequential element acq_count_finish_reg was removed.  [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:225]
WARNING: [Synth 8-6014] Unused sequential element pixelCountFlag_reg was removed.  [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:235]
WARNING: [Synth 8-5788] Register inside_resss_reg in module hisBuilderFSM is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:260]
INFO: [Synth 8-6155] done synthesizing module 'hisBuilderFSM' (1#1) [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:19]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 525.605 ; gain = 187.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 525.605 ; gain = 187.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 525.605 ; gain = 187.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5545] ROM "BRAM_reg[191]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[190]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[189]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[188]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[187]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[186]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[185]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[184]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[183]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[182]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[181]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[180]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[179]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[178]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[177]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[176]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[175]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[174]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[173]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[172]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[171]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[170]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[169]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[168]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[167]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[166]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[165]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[164]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[163]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[162]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[161]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[160]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[159]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[158]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[157]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[156]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[155]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[154]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[153]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[152]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[108]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[107]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[106]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[105]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[104]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[103]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[102]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[101]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[100]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[99]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[98]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[97]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[96]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[95]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[94]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[93]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BRAM_reg[92]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "addrSaver_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addrSaver_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addrSaver_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pixel_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_countAD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "inside_resss" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'peakResult_reg[0]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:179]
WARNING: [Synth 8-327] inferring latch for variable 'peakResult_reg[1]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:179]
WARNING: [Synth 8-327] inferring latch for variable 'peakResult_reg[2]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:179]
WARNING: [Synth 8-327] inferring latch for variable 'THminus_reg[0]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'THpositive_reg[0]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'THpositive_reg[1]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'THpositive_reg[2]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:151]
WARNING: [Synth 8-327] inferring latch for variable 'THminus_reg[1]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'THminus_reg[2]' [D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.srcs/sources_1/imports/pipeline/hisBuilderFSM.v:152]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 659.652 ; gain = 321.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              192 Bit    Registers := 1     
	               21 Bit    Registers := 196   
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   3 Input     21 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 404   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hisBuilderFSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              192 Bit    Registers := 1     
	               21 Bit    Registers := 196   
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   3 Input     21 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 404   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "pixel_countAD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "addrSaver_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addrSaver_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addrSaver_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'THpositive_reg[2][0]' (LD) to 'THminus_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[1][0]' (LD) to 'THminus_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[0][0]' (LD) to 'THminus_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[2][1]' (LD) to 'THminus_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[1][1]' (LD) to 'THminus_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[0][1]' (LD) to 'THminus_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'pixel_countAD_reg[2]' (FDCE) to 'pixel_countAD_reg[3]'
INFO: [Synth 8-3886] merging instance 'pixel_countAD_reg[3]' (FDCE) to 'pixel_countAD_reg[4]'
INFO: [Synth 8-3886] merging instance 'pixel_countAD_reg[4]' (FDCE) to 'pixel_countAD_reg[5]'
INFO: [Synth 8-3886] merging instance 'pixel_countAD_reg[5]' (FDCE) to 'pixel_countAD_reg[6]'
INFO: [Synth 8-3886] merging instance 'pixel_countAD_reg[6]' (FDCE) to 'pixel_countAD_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_countAD_reg[7] )
INFO: [Synth 8-3886] merging instance 'THpositive_reg[2][2]' (LD) to 'THminus_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[1][2]' (LD) to 'THminus_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[0][2]' (LD) to 'THminus_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[2][3]' (LD) to 'THminus_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[1][3]' (LD) to 'THminus_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[0][3]' (LD) to 'THminus_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_count_reg[1] )
INFO: [Synth 8-3886] merging instance 'acq_count_reg[18]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[19]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[17]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[16]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[15]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[14]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[13]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[12]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[11]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[10]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[9]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[8]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[7]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[6]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[5]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[4]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[3]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'acq_count_reg[2]' (FDCE) to 'acq_count_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acq_count_reg[1] )
INFO: [Synth 8-3886] merging instance 'pixel_count_reg[6]' (FDCE) to 'pixel_count_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixel_count_reg[7]' (FDCE) to 'pixel_count_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixel_count_reg[5]' (FDCE) to 'pixel_count_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixel_count_reg[4]' (FDCE) to 'pixel_count_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixel_count_reg[3]' (FDCE) to 'pixel_count_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_count_reg[2] )
INFO: [Synth 8-3886] merging instance 'THminus_reg[0][0]' (LD) to 'THminus_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'THminus_reg[0][1]' (LD) to 'THminus_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'THminus_reg[0][2]' (LD) to 'THminus_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'THminus_reg[1][0]' (LD) to 'THminus_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'THminus_reg[1][1]' (LD) to 'THminus_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'THminus_reg[1][2]' (LD) to 'THminus_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\THminus_reg[2][0] )
INFO: [Synth 8-3886] merging instance 'THminus_reg[2][1]' (LD) to 'THminus_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'THminus_reg[2][2]' (LD) to 'THminus_reg[2][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_countt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_countt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_countt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_countt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_countt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_countt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pixel_countt_reg[2] )
WARNING: [Synth 8-3332] Sequential element (THminus_reg[2][0]) is unused and will be removed from module hisBuilderFSM.
INFO: [Synth 8-3886] merging instance 'THpositive_reg[2][4]' (LD) to 'THminus_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[1][4]' (LD) to 'THminus_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[0][4]' (LD) to 'THminus_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[2][5]' (LD) to 'THminus_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[1][5]' (LD) to 'THminus_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'THpositive_reg[0][5]' (LD) to 'THminus_reg[0][5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:28 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:30 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    23|
|3     |LUT1   |     3|
|4     |LUT2   |   171|
|5     |LUT3   |    79|
|6     |LUT4   |    62|
|7     |LUT5   |   314|
|8     |LUT6   |  1706|
|9     |MUXF7  |   528|
|10    |MUXF8  |   264|
|11    |FDCE   |  4336|
|12    |FDRE   |    40|
|13    |LD     |    63|
|14    |IBUF   |    13|
|15    |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  7634|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 841.422 ; gain = 503.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 878 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hisBuilderFSM' is not ideal for floorplanning, since the cellview 'hisBuilderFSM' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 841.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  LD => LDCE: 63 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:35 ; elapsed = 00:02:37 . Memory (MB): peak = 841.422 ; gain = 516.211
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 841.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - Delft University of Technology/thesis/RTL/VIVADO/pipeline/pipeline.runs/synth_1/hisBuilderFSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hisBuilderFSM_utilization_synth.rpt -pb hisBuilderFSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 17:48:30 2022...
