// Seed: 842571348
`define pp_4 0
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  logic id_4;
  always @(negedge 1 or id_2) begin
    id_3 = id_4;
  end
endmodule
