# BCD to 4x 7-Segment Display (Verilog)

This project converts a binary number into **4 decimal digits** (units, tens, hundreds, thousands) and drives **four 7-segment displays** using a BCD-to-7seg decoder.

## Contents
- **BCD decoder** (0–9 → 7-seg)
- **4-display splitter** (binary → decimal digits)
- **Testbench** with random inputs + **VCD waveform**
- Optional **FPGA wrapper** (switches → HEX displays)


## Files
- `BCD.v`  
  BCD (0–9) to 7-segment decoder.

- `BCD_4display.v`  
  Splits the input number into digits:
  - `unidades = bcd_in % 10`
  - `decenas  = (bcd_in / 10) % 10`
  - `centenas = (bcd_in / 100) % 10`
  - `milares  = (bcd_in / 1000) % 10`  
  Then each digit is decoded to 7-seg outputs: `D_un, D_de, D_ce, D_mi`.

- `BCD_4display_tb.v`  
  Testbench that randomizes input values and dumps a waveform.

- `BCD_4display_tb.vcd`  
  Waveform output generated by the testbench.

- `BCD_4display_w.v` (optional)  
  Wrapper example for FPGA boards (e.g., `SW[9:0]` → `HEX0..HEX3`).


## Module I/O

### `BCD_4display`
**Input**
- `bcd_in [N_in-1:0]` (default `N_in=10`) → range: `0..1023`

**Outputs**
- `D_un, D_de, D_ce, D_mi [6:0]`  
  7-segment patterns for units, tens, hundreds, thousands.


## 7-Segment Encoding
`BCD.v` outputs a 7-bit segment pattern. Depending on your hardware (common anode/common cathode), you may need **active-low** (inverted) or **active-high** patterns.  
If your display looks inverted, invert the outputs (or swap the table).


## Simulation (Icarus Verilog)

Compile:
```bash
iverilog -o sim BCD.v BCD_4display.v BCD_4display_tb.v
