ARM GAS  /tmp/ccQ1Avt8.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB343:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccQ1Avt8.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** /**
  61:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f0xx_hal_msp.c ****   */
  63:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f0xx_hal_msp.c **** 
  67:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f0xx_hal_msp.c **** 
  69:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 69 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
ARM GAS  /tmp/ccQ1Avt8.s 			page 3


  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 69 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 70 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 70 3 view .LVU8
  55              		.loc 1 70 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 70 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 70 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f0xx_hal_msp.c **** 
  74:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f0xx_hal_msp.c **** 
  76:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 77 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE343:
  80              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_Base_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_TIM_Base_MspInit:
  89              	.LVL0:
  90              	.LFB344:
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c **** /**
  80:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  81:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  83:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f0xx_hal_msp.c **** */
ARM GAS  /tmp/ccQ1Avt8.s 			page 4


  85:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  86:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 86 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 8
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		@ link register save eliminated.
  96              		.loc 1 86 1 is_stmt 0 view .LVU15
  97 0000 82B0     		sub	sp, sp, #8
  98              	.LCFI1:
  99              		.cfi_def_cfa_offset 8
  87:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 100              		.loc 1 87 3 is_stmt 1 view .LVU16
 101              		.loc 1 87 15 is_stmt 0 view .LVU17
 102 0002 0268     		ldr	r2, [r0]
 103              		.loc 1 87 5 view .LVU18
 104 0004 074B     		ldr	r3, .L7
 105 0006 9A42     		cmp	r2, r3
 106 0008 01D0     		beq	.L6
 107              	.LVL1:
 108              	.L4:
  88:Core/Src/stm32f0xx_hal_msp.c ****   {
  89:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
  90:Core/Src/stm32f0xx_hal_msp.c **** 
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
  95:Core/Src/stm32f0xx_hal_msp.c **** 
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
  97:Core/Src/stm32f0xx_hal_msp.c ****   }
  98:Core/Src/stm32f0xx_hal_msp.c **** 
  99:Core/Src/stm32f0xx_hal_msp.c **** }
 109              		.loc 1 99 1 view .LVU19
 110 000a 02B0     		add	sp, sp, #8
 111              		@ sp needed
 112 000c 7047     		bx	lr
 113              	.LVL2:
 114              	.L6:
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 115              		.loc 1 93 5 is_stmt 1 view .LVU20
 116              	.LBB4:
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 117              		.loc 1 93 5 view .LVU21
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 118              		.loc 1 93 5 view .LVU22
 119 000e 064A     		ldr	r2, .L7+4
 120 0010 9169     		ldr	r1, [r2, #24]
 121 0012 8020     		movs	r0, #128
 122              	.LVL3:
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 123              		.loc 1 93 5 is_stmt 0 view .LVU23
 124 0014 8002     		lsls	r0, r0, #10
 125 0016 0143     		orrs	r1, r0
 126 0018 9161     		str	r1, [r2, #24]
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 127              		.loc 1 93 5 is_stmt 1 view .LVU24
ARM GAS  /tmp/ccQ1Avt8.s 			page 5


 128 001a 9369     		ldr	r3, [r2, #24]
 129 001c 0340     		ands	r3, r0
 130 001e 0193     		str	r3, [sp, #4]
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 131              		.loc 1 93 5 view .LVU25
 132 0020 019B     		ldr	r3, [sp, #4]
 133              	.LBE4:
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 134              		.loc 1 93 5 view .LVU26
 135              		.loc 1 99 1 is_stmt 0 view .LVU27
 136 0022 F2E7     		b	.L4
 137              	.L8:
 138              		.align	2
 139              	.L7:
 140 0024 00440140 		.word	1073824768
 141 0028 00100240 		.word	1073876992
 142              		.cfi_endproc
 143              	.LFE344:
 145              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 146              		.align	1
 147              		.global	HAL_TIM_Base_MspDeInit
 148              		.syntax unified
 149              		.code	16
 150              		.thumb_func
 151              		.fpu softvfp
 153              	HAL_TIM_Base_MspDeInit:
 154              	.LVL4:
 155              	.LFB345:
 100:Core/Src/stm32f0xx_hal_msp.c **** 
 101:Core/Src/stm32f0xx_hal_msp.c **** /**
 102:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 103:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 104:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 105:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 106:Core/Src/stm32f0xx_hal_msp.c **** */
 107:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 108:Core/Src/stm32f0xx_hal_msp.c **** {
 156              		.loc 1 108 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
 109:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 161              		.loc 1 109 3 view .LVU29
 162              		.loc 1 109 15 is_stmt 0 view .LVU30
 163 0000 0268     		ldr	r2, [r0]
 164              		.loc 1 109 5 view .LVU31
 165 0002 054B     		ldr	r3, .L12
 166 0004 9A42     		cmp	r2, r3
 167 0006 00D0     		beq	.L11
 168              	.L9:
 110:Core/Src/stm32f0xx_hal_msp.c ****   {
 111:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 114:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 115:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
ARM GAS  /tmp/ccQ1Avt8.s 			page 6


 116:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 117:Core/Src/stm32f0xx_hal_msp.c **** 
 118:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 119:Core/Src/stm32f0xx_hal_msp.c ****   }
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 121:Core/Src/stm32f0xx_hal_msp.c **** }
 169              		.loc 1 121 1 view .LVU32
 170              		@ sp needed
 171 0008 7047     		bx	lr
 172              	.L11:
 115:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 173              		.loc 1 115 5 is_stmt 1 view .LVU33
 174 000a 044A     		ldr	r2, .L12+4
 175 000c 9369     		ldr	r3, [r2, #24]
 176 000e 0449     		ldr	r1, .L12+8
 177 0010 0B40     		ands	r3, r1
 178 0012 9361     		str	r3, [r2, #24]
 179              		.loc 1 121 1 is_stmt 0 view .LVU34
 180 0014 F8E7     		b	.L9
 181              	.L13:
 182 0016 C046     		.align	2
 183              	.L12:
 184 0018 00440140 		.word	1073824768
 185 001c 00100240 		.word	1073876992
 186 0020 FFFFFDFF 		.word	-131073
 187              		.cfi_endproc
 188              	.LFE345:
 190              		.text
 191              	.Letext0:
 192              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 193              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 194              		.file 4 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 195              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 196              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 197              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h"
ARM GAS  /tmp/ccQ1Avt8.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccQ1Avt8.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccQ1Avt8.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccQ1Avt8.s:76     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccQ1Avt8.s:81     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccQ1Avt8.s:88     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccQ1Avt8.s:140    .text.HAL_TIM_Base_MspInit:0000000000000024 $d
     /tmp/ccQ1Avt8.s:146    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccQ1Avt8.s:153    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccQ1Avt8.s:184    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d

NO UNDEFINED SYMBOLS
