$date
	Tue Sep  2 22:30:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_regfile $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 5 % rs1 [4:0] $end
$var reg 5 & rs2 [4:0] $end
$var reg 32 ' wd [31:0] $end
$var reg 1 ( we $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 ) rd [4:0] $end
$var wire 5 * rs1 [4:0] $end
$var wire 5 + rs2 [4:0] $end
$var wire 32 , wd [31:0] $end
$var wire 1 ( we $end
$var wire 32 - rd2 [31:0] $end
$var wire 32 . rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
b1010 '
b1010 ,
b1 $
b1 )
1(
#15000
1#
#20000
0#
0(
#25000
1#
#30000
0#
b10100 '
b10100 ,
b10 $
b10 )
1(
#35000
1#
#40000
0#
0(
#45000
1#
#50000
b10100 !
b10100 -
b1010 "
b1010 .
0#
b10 &
b10 +
b1 %
b1 *
#55000
1#
#60000
0#
b1100011 '
b1100011 ,
b0 $
b0 )
1(
#65000
1#
#70000
0#
0(
#75000
1#
#80000
b0 !
b0 -
b0 "
b0 .
0#
b0 &
b0 +
b0 %
b0 *
#85000
1#
#90000
0#
#95000
1#
#100000
0#
