#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b70bf0ca40 .scope module, "uProcessor_tb" "uProcessor_tb" 2 8;
 .timescale -9 -12;
v0x55b70c345d20_0 .net "adrs_bus", 15 0, L_0x55b70c357e20;  1 drivers
v0x55b70c345e00_0 .var "clock", 0 0;
v0x55b70c345ec0_0 .net "data_in", 15 0, L_0x55b70c3581c0;  1 drivers
v0x55b70c345fb0_0 .net "data_out", 15 0, L_0x55b70bec32e0;  1 drivers
v0x55b70c3460a0_0 .net "mem_rd", 0 0, v0x55b70c33fc90_0;  1 drivers
v0x55b70c346190_0 .net "mem_wr", 0 0, v0x55b70c33fd30_0;  1 drivers
v0x55b70c346230_0 .var "reset", 0 0;
v0x55b70c3462d0_0 .net "result", 15 0, L_0x55b70c3582f0;  1 drivers
S_0x55b70bf0b860 .scope module, "mem" "memory" 2 21, 3 1 0, S_0x55b70bf0ca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ADDR"
    .port_info 1 /OUTPUT 16 "RDBUS"
    .port_info 2 /INPUT 16 "WDBUS"
    .port_info 3 /INPUT 1 "RD"
    .port_info 4 /INPUT 1 "WR"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "RST"
    .port_info 7 /OUTPUT 16 "RESULT"
v0x55b70bf11f30_1450 .array/port v0x55b70bf11f30, 1450;
L_0x55b70c3582f0 .functor BUFZ 16, v0x55b70bf11f30_1450, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b70bf0bad0_0 .net "ADDR", 15 0, L_0x55b70c357e20;  alias, 1 drivers
v0x55b70bf0f050_0 .net "CLK", 0 0, v0x55b70c345e00_0;  1 drivers
v0x55b70bf11f30 .array "MEM", 0 65536, 15 0;
v0x55b70bf13640_0 .net "RD", 0 0, v0x55b70c33fc90_0;  alias, 1 drivers
v0x55b70bf13d90_0 .net "RDBUS", 15 0, L_0x55b70c3581c0;  alias, 1 drivers
v0x55b70bea1b20_0 .net "RESULT", 15 0, L_0x55b70c3582f0;  alias, 1 drivers
v0x55b70c3360d0_0 .net "RST", 0 0, v0x55b70c346230_0;  1 drivers
v0x55b70c336190_0 .net "WDBUS", 15 0, L_0x55b70bec32e0;  alias, 1 drivers
v0x55b70c336270_0 .net "WR", 0 0, v0x55b70c33fd30_0;  alias, 1 drivers
v0x55b70c336330_0 .net *"_s0", 15 0, L_0x55b70c358050;  1 drivers
v0x55b70c336410_0 .net *"_s2", 17 0, L_0x55b70c358120;  1 drivers
L_0x7f5478d3f450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b70c3364f0_0 .net *"_s5", 1 0, L_0x7f5478d3f450;  1 drivers
L_0x7f5478d3f498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c3365d0_0 .net/2u *"_s6", 15 0, L_0x7f5478d3f498;  1 drivers
v0x55b70c3366b0_0 .var/i "ii", 31 0;
E_0x55b70beb3d30 .event posedge, v0x55b70bf0f050_0;
L_0x55b70c358050 .array/port v0x55b70bf11f30, L_0x55b70c358120;
L_0x55b70c358120 .concat [ 16 2 0 0], L_0x55b70c357e20, L_0x7f5478d3f450;
L_0x55b70c3581c0 .functor MUXZ 16, L_0x7f5478d3f498, L_0x55b70c358050, v0x55b70c33fc90_0, C4<>;
S_0x55b70c336890 .scope module, "uut" "uProcessor" 2 20, 4 11 0, S_0x55b70bf0ca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 16 "adrs_bus"
    .port_info 3 /OUTPUT 16 "data_out"
    .port_info 4 /INPUT 16 "data_in"
    .port_info 5 /OUTPUT 1 "mem_rd"
    .port_info 6 /OUTPUT 1 "mem_wr"
L_0x55b70bec3c70 .functor BUFZ 16, L_0x55b70c3581c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b70bec32e0 .functor BUFZ 16, L_0x55b70bec3e90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b70bec3e90 .functor BUFZ 16, v0x55b70c342d10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b70bec19b0 .functor BUFZ 16, L_0x55b70bec3c70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b70c344010_0 .net "adrs_bus", 15 0, L_0x55b70c357e20;  alias, 1 drivers
v0x55b70c344140_0 .net "adrs_ctrl", 0 0, v0x55b70c33f820_0;  1 drivers
v0x55b70c344250_0 .net "alu_out", 15 0, v0x55b70c33ccf0_0;  1 drivers
v0x55b70c3442f0_0 .net "clock", 0 0, v0x55b70c345e00_0;  alias, 1 drivers
v0x55b70c344390_0 .net "data_in", 15 0, L_0x55b70c3581c0;  alias, 1 drivers
v0x55b70c344480_0 .net "data_out", 15 0, L_0x55b70bec32e0;  alias, 1 drivers
v0x55b70c344520_0 .net "eq_flag", 0 0, L_0x55b70c3577e0;  1 drivers
v0x55b70c3445c0_0 .net "flag", 0 0, v0x55b70c341c60_0;  1 drivers
v0x55b70c3446f0_0 .net "imm", 7 0, v0x55b70c341d80_0;  1 drivers
v0x55b70c344820_0 .net "imm_en", 0 0, v0x55b70c33fae0_0;  1 drivers
v0x55b70c3448c0_0 .net "imm_out", 15 0, L_0x55b70c357a10;  1 drivers
v0x55b70c344960_0 .net "inst", 15 0, L_0x55b70bec19b0;  1 drivers
v0x55b70c344a40_0 .net "inst_wr", 0 0, v0x55b70c33fbd0_0;  1 drivers
v0x55b70c344b30_0 .net "mem_rd", 0 0, v0x55b70c33fc90_0;  alias, 1 drivers
v0x55b70c344c20_0 .net "mem_wr", 0 0, v0x55b70c33fd30_0;  alias, 1 drivers
v0x55b70c344d10_0 .net "op_code", 3 0, v0x55b70c341f10_0;  1 drivers
v0x55b70c344dd0_0 .net "pc_in", 15 0, L_0x55b70c357d80;  1 drivers
v0x55b70c344ff0_0 .net "pc_op", 1 0, v0x55b70c340010_0;  1 drivers
v0x55b70c345100_0 .net "pc_out", 15 0, v0x55b70c343520_0;  1 drivers
v0x55b70c345210_0 .net "rD_wr", 0 0, v0x55b70c3400f0_0;  1 drivers
v0x55b70c345300_0 .net "read_data_bus", 15 0, L_0x55b70bec3c70;  1 drivers
v0x55b70c345410_0 .net "regA", 15 0, v0x55b70c342ba0_0;  1 drivers
v0x55b70c3454d0_0 .net "regB", 15 0, v0x55b70c342d10_0;  1 drivers
v0x55b70c345590_0 .net "regD", 15 0, L_0x55b70c357fe0;  1 drivers
v0x55b70c3456a0_0 .net "reg_en", 0 0, v0x55b70c3401b0_0;  1 drivers
v0x55b70c345790_0 .net "reset", 0 0, v0x55b70c346230_0;  alias, 1 drivers
v0x55b70c345830_0 .net "selA", 2 0, v0x55b70c342040_0;  1 drivers
v0x55b70c345940_0 .net "selB", 2 0, v0x55b70c3420e0_0;  1 drivers
v0x55b70c345a50_0 .net "selD", 2 0, v0x55b70c3421c0_0;  1 drivers
v0x55b70c345b60_0 .net "write_data_bus", 15 0, L_0x55b70bec3e90;  1 drivers
S_0x55b70c336b30 .scope module, "address_mux_inst_05" "address_mux" 4 59, 5 1 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "regA"
    .port_info 1 /INPUT 16 "pc_out"
    .port_info 2 /INPUT 1 "adrs_ctrl"
    .port_info 3 /OUTPUT 16 "adrs_bus"
v0x55b70c336d00_0 .net "adrs_bus", 15 0, L_0x55b70c357e20;  alias, 1 drivers
v0x55b70c336de0_0 .net "adrs_ctrl", 0 0, v0x55b70c33f820_0;  alias, 1 drivers
v0x55b70c336e80_0 .net "pc_out", 15 0, v0x55b70c343520_0;  alias, 1 drivers
v0x55b70c336f40_0 .net "regA", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
L_0x55b70c357e20 .functor MUXZ 16, v0x55b70c343520_0, v0x55b70c342ba0_0, v0x55b70c33f820_0, C4<>;
S_0x55b70c3370a0 .scope module, "alu_inst01" "alu_16bit" 4 55, 6 17 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /OUTPUT 1 "flag"
    .port_info 3 /INPUT 4 "op_code"
    .port_info 4 /OUTPUT 16 "result"
v0x55b70c33baa0_0 .net *"_s10", 31 0, L_0x55b70c3576b0;  1 drivers
L_0x7f5478d3f330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33d110_0 .net *"_s13", 15 0, L_0x7f5478d3f330;  1 drivers
L_0x7f5478d3f378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33d1f0_0 .net/2u *"_s14", 31 0, L_0x7f5478d3f378;  1 drivers
v0x55b70c33d2e0_0 .net "a", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c33d3a0_0 .net "b", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c33d460_0 .net "flag", 0 0, L_0x55b70c3577e0;  alias, 1 drivers
v0x55b70c33d520_0 .net "m0", 15 0, L_0x55b70c346440;  1 drivers
v0x55b70c33d630_0 .net "m10", 15 0, L_0x55b70c356c30;  1 drivers
v0x55b70c33d740_0 .net "m12", 15 0, L_0x55b70c356de0;  1 drivers
v0x55b70c33d800_0 .net "m13", 15 0, L_0x55b70c357010;  1 drivers
v0x55b70c33d910_0 .net "m14", 15 0, L_0x55b70c3571f0;  1 drivers
v0x55b70c33da20_0 .net "m15", 15 0, L_0x55b70c3574e0;  1 drivers
v0x55b70c33db30_0 .net "m4", 15 0, L_0x55b70c3464e0;  1 drivers
v0x55b70c33dc40_0 .net "m6", 15 0, L_0x55b70c346780;  1 drivers
v0x55b70c33dd50_0 .net "m7", 15 0, L_0x55b70c346830;  1 drivers
v0x55b70c33de60_0 .net "m8", 15 0, L_0x55b70c346980;  1 drivers
v0x55b70c33df70_0 .net "m9", 15 0, L_0x55b70c356af0;  1 drivers
v0x55b70c33e190_0 .net "op_code", 3 0, v0x55b70c341f10_0;  alias, 1 drivers
v0x55b70c33e250_0 .net "result", 15 0, v0x55b70c33ccf0_0;  alias, 1 drivers
L_0x55b70c3576b0 .concat [ 16 16 0 0], v0x55b70c33ccf0_0, L_0x7f5478d3f330;
L_0x55b70c3577e0 .cmp/eq 32, L_0x55b70c3576b0, L_0x7f5478d3f378;
S_0x55b70c337310 .scope module, "inst01" "sum_16bit" 6 36, 7 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
v0x55b70c337550_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c337630_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c3376f0_0 .net "result", 15 0, L_0x55b70c346440;  alias, 1 drivers
L_0x55b70c346440 .arith/sum 16, v0x55b70c342ba0_0, v0x55b70c342d10_0;
S_0x55b70c337860 .scope module, "inst02" "xor_16bit" 6 37, 8 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
L_0x55b70c3464e0 .functor XOR 16, v0x55b70c342ba0_0, v0x55b70c342d10_0, C4<0000000000000000>, C4<0000000000000000>;
v0x55b70c337a80_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c337bb0_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c337c70_0 .net "result", 15 0, L_0x55b70c3464e0;  alias, 1 drivers
S_0x55b70c337dc0 .scope module, "inst03" "or_16bit" 6 38, 9 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
L_0x55b70c346780 .functor OR 16, v0x55b70c342ba0_0, v0x55b70c342d10_0, C4<0000000000000000>, C4<0000000000000000>;
v0x55b70c338010_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c3380d0_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c3381e0_0 .net "result", 15 0, L_0x55b70c346780;  alias, 1 drivers
S_0x55b70c338320 .scope module, "inst04" "and_16bit" 6 39, 10 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
L_0x55b70c346830 .functor AND 16, v0x55b70c342ba0_0, v0x55b70c342d10_0, C4<1111111111111111>, C4<1111111111111111>;
v0x55b70c338540_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c338620_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c3386e0_0 .net "result", 15 0, L_0x55b70c346830;  alias, 1 drivers
S_0x55b70c338850 .scope module, "inst05" "isEqual_16bit" 6 40, 11 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
v0x55b70c338a70_0 .net *"_s2", 0 0, L_0x55b70c3468e0;  1 drivers
L_0x7f5478d3f018 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c338b50_0 .net/2u *"_s7", 14 0, L_0x7f5478d3f018;  1 drivers
v0x55b70c338c30_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c338cd0_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c338e20_0 .net "result", 15 0, L_0x55b70c346980;  alias, 1 drivers
L_0x55b70c3468e0 .cmp/eq 16, v0x55b70c342ba0_0, v0x55b70c342d10_0;
L_0x55b70c346980 .concat8 [ 1 15 0 0], L_0x55b70c3468e0, L_0x7f5478d3f018;
S_0x55b70c338f80 .scope module, "inst06" "isNotEqual_16bit" 6 41, 12 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
v0x55b70c3391a0_0 .net *"_s2", 0 0, L_0x55b70c356a50;  1 drivers
L_0x7f5478d3f060 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c339280_0 .net/2u *"_s7", 14 0, L_0x7f5478d3f060;  1 drivers
v0x55b70c339360_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c339400_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c3394c0_0 .net "result", 15 0, L_0x55b70c356af0;  alias, 1 drivers
L_0x55b70c356a50 .cmp/ne 16, v0x55b70c342ba0_0, v0x55b70c342d10_0;
L_0x55b70c356af0 .concat8 [ 1 15 0 0], L_0x55b70c356a50, L_0x7f5478d3f060;
S_0x55b70c339670 .scope module, "inst07" "sub_16bit" 6 42, 13 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
v0x55b70c339890_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c339970_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c339a30_0 .net "result", 15 0, L_0x55b70c356c30;  alias, 1 drivers
L_0x55b70c356c30 .arith/sub 16, v0x55b70c342ba0_0, v0x55b70c342d10_0;
S_0x55b70c339b70 .scope module, "inst08" "signedLessThen_16bit" 6 43, 14 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
v0x55b70c339d90_0 .net *"_s2", 0 0, L_0x55b70c356d40;  1 drivers
L_0x7f5478d3f0a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c339e70_0 .net/2u *"_s7", 14 0, L_0x7f5478d3f0a8;  1 drivers
v0x55b70c339f50_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c33a020_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c33a0e0_0 .net "result", 15 0, L_0x55b70c356de0;  alias, 1 drivers
L_0x55b70c356d40 .cmp/gt.s 16, v0x55b70c342d10_0, v0x55b70c342ba0_0;
L_0x55b70c356de0 .concat8 [ 1 15 0 0], L_0x55b70c356d40, L_0x7f5478d3f0a8;
S_0x55b70c33a290 .scope module, "inst09" "signedGreaterOrEqual_16bit" 6 44, 15 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
L_0x55b70c356cd0 .functor NOT 1, L_0x55b70c356f20, C4<0>, C4<0>, C4<0>;
v0x55b70c33a460_0 .net *"_s2", 0 0, L_0x55b70c356f20;  1 drivers
v0x55b70c33a540_0 .net *"_s4", 0 0, L_0x55b70c356cd0;  1 drivers
L_0x7f5478d3f0f0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33a620_0 .net/2u *"_s9", 14 0, L_0x7f5478d3f0f0;  1 drivers
v0x55b70c33a6e0_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c33a7a0_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c33a8b0_0 .net "result", 15 0, L_0x55b70c357010;  alias, 1 drivers
L_0x55b70c356f20 .cmp/gt.s 16, v0x55b70c342d10_0, v0x55b70c342ba0_0;
L_0x55b70c357010 .concat8 [ 1 15 0 0], L_0x55b70c356cd0, L_0x7f5478d3f0f0;
S_0x55b70c33aa10 .scope module, "inst10" "unsignedLessThen_16bit" 6 45, 16 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
v0x55b70c33ac30_0 .net *"_s2", 0 0, L_0x55b70c357150;  1 drivers
L_0x7f5478d3f138 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33ad10_0 .net/2u *"_s7", 14 0, L_0x7f5478d3f138;  1 drivers
v0x55b70c33adf0_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c33ae90_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c33af50_0 .net "result", 15 0, L_0x55b70c3571f0;  alias, 1 drivers
L_0x55b70c357150 .cmp/gt 16, v0x55b70c342d10_0, v0x55b70c342ba0_0;
L_0x55b70c3571f0 .concat8 [ 1 15 0 0], L_0x55b70c357150, L_0x7f5478d3f138;
S_0x55b70c33b100 .scope module, "inst11" "unsignedGreaterOrEqual_16bit" 6 46, 17 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "op1"
    .port_info 1 /INPUT 16 "op2"
    .port_info 2 /OUTPUT 16 "result"
L_0x55b70c357420 .functor NOT 1, L_0x55b70c357380, C4<0>, C4<0>, C4<0>;
v0x55b70c33b320_0 .net *"_s2", 0 0, L_0x55b70c357380;  1 drivers
v0x55b70c33b400_0 .net *"_s4", 0 0, L_0x55b70c357420;  1 drivers
L_0x7f5478d3f180 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33b4e0_0 .net/2u *"_s9", 14 0, L_0x7f5478d3f180;  1 drivers
v0x55b70c33b5a0_0 .net "op1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c33b660_0 .net "op2", 15 0, v0x55b70c342d10_0;  alias, 1 drivers
v0x55b70c33b770_0 .net "result", 15 0, L_0x55b70c3574e0;  alias, 1 drivers
L_0x55b70c357380 .cmp/gt 16, v0x55b70c342d10_0, v0x55b70c342ba0_0;
L_0x55b70c3574e0 .concat8 [ 1 15 0 0], L_0x55b70c357420, L_0x7f5478d3f180;
S_0x55b70c33b8d0 .scope module, "inst12" "mux4_16bit" 6 48, 18 1 0, S_0x55b70c3370a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "mux_00"
    .port_info 1 /INPUT 16 "mux_01"
    .port_info 2 /INPUT 16 "mux_02"
    .port_info 3 /INPUT 16 "mux_03"
    .port_info 4 /INPUT 16 "mux_04"
    .port_info 5 /INPUT 16 "mux_05"
    .port_info 6 /INPUT 16 "mux_06"
    .port_info 7 /INPUT 16 "mux_07"
    .port_info 8 /INPUT 16 "mux_08"
    .port_info 9 /INPUT 16 "mux_09"
    .port_info 10 /INPUT 16 "mux_10"
    .port_info 11 /INPUT 16 "mux_11"
    .port_info 12 /INPUT 16 "mux_12"
    .port_info 13 /INPUT 16 "mux_13"
    .port_info 14 /INPUT 16 "mux_14"
    .port_info 15 /INPUT 16 "mux_15"
    .port_info 16 /OUTPUT 16 "y"
    .port_info 17 /INPUT 4 "sel"
v0x55b70c33bd90_0 .net "mux_00", 15 0, L_0x55b70c346440;  alias, 1 drivers
L_0x7f5478d3f1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33be70_0 .net "mux_01", 15 0, L_0x7f5478d3f1c8;  1 drivers
L_0x7f5478d3f210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33bf30_0 .net "mux_02", 15 0, L_0x7f5478d3f210;  1 drivers
L_0x7f5478d3f258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33c020_0 .net "mux_03", 15 0, L_0x7f5478d3f258;  1 drivers
v0x55b70c33c100_0 .net "mux_04", 15 0, L_0x55b70c3464e0;  alias, 1 drivers
L_0x7f5478d3f2a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33c210_0 .net "mux_05", 15 0, L_0x7f5478d3f2a0;  1 drivers
v0x55b70c33c2d0_0 .net "mux_06", 15 0, L_0x55b70c346780;  alias, 1 drivers
v0x55b70c33c3c0_0 .net "mux_07", 15 0, L_0x55b70c346830;  alias, 1 drivers
v0x55b70c33c490_0 .net "mux_08", 15 0, L_0x55b70c346980;  alias, 1 drivers
v0x55b70c33c560_0 .net "mux_09", 15 0, L_0x55b70c356af0;  alias, 1 drivers
v0x55b70c33c630_0 .net "mux_10", 15 0, L_0x55b70c356c30;  alias, 1 drivers
L_0x7f5478d3f2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c33c700_0 .net "mux_11", 15 0, L_0x7f5478d3f2e8;  1 drivers
v0x55b70c33c7c0_0 .net "mux_12", 15 0, L_0x55b70c356de0;  alias, 1 drivers
v0x55b70c33c8b0_0 .net "mux_13", 15 0, L_0x55b70c357010;  alias, 1 drivers
v0x55b70c33c980_0 .net "mux_14", 15 0, L_0x55b70c3571f0;  alias, 1 drivers
v0x55b70c33ca50_0 .net "mux_15", 15 0, L_0x55b70c3574e0;  alias, 1 drivers
v0x55b70c33cb20_0 .net "sel", 3 0, v0x55b70c341f10_0;  alias, 1 drivers
v0x55b70c33ccf0_0 .var "y", 15 0;
E_0x55b70beb39e0/0 .event edge, v0x55b70c33b770_0, v0x55b70c33af50_0, v0x55b70c33a8b0_0, v0x55b70c33a0e0_0;
E_0x55b70beb39e0/1 .event edge, v0x55b70c33c700_0, v0x55b70c339a30_0, v0x55b70c3394c0_0, v0x55b70c338e20_0;
E_0x55b70beb39e0/2 .event edge, v0x55b70c3386e0_0, v0x55b70c3381e0_0, v0x55b70c33c210_0, v0x55b70c337c70_0;
E_0x55b70beb39e0/3 .event edge, v0x55b70c33c020_0, v0x55b70c33bf30_0, v0x55b70c33be70_0, v0x55b70c3376f0_0;
E_0x55b70beb39e0/4 .event edge, v0x55b70c33cb20_0;
E_0x55b70beb39e0 .event/or E_0x55b70beb39e0/0, E_0x55b70beb39e0/1, E_0x55b70beb39e0/2, E_0x55b70beb39e0/3, E_0x55b70beb39e0/4;
S_0x55b70c33e370 .scope module, "control_unit_ints_09" "control_unit" 4 67, 19 1 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "flag"
    .port_info 3 /INPUT 4 "opcode"
    .port_info 4 /OUTPUT 1 "inst_wr"
    .port_info 5 /OUTPUT 2 "pc_op"
    .port_info 6 /OUTPUT 1 "reg_en"
    .port_info 7 /OUTPUT 1 "rD_wr"
    .port_info 8 /OUTPUT 1 "imm_en"
    .port_info 9 /OUTPUT 1 "adrs_ctrl"
    .port_info 10 /OUTPUT 1 "mem_rd"
    .port_info 11 /OUTPUT 1 "mem_wr"
P_0x55b70c33e540 .param/l "add_u" 0 19 33, C4<0000>;
P_0x55b70c33e580 .param/l "and_b" 0 19 40, C4<0111>;
P_0x55b70c33e5c0 .param/l "decode" 0 19 29, C4<011>;
P_0x55b70c33e600 .param/l "execute" 0 19 29, C4<010>;
P_0x55b70c33e640 .param/l "fetch" 0 19 29, C4<001>;
P_0x55b70c33e680 .param/l "greaterThenEql_s" 0 19 45, C4<1101>;
P_0x55b70c33e6c0 .param/l "greaterThenEql_u" 0 19 47, C4<1111>;
P_0x55b70c33e700 .param/l "idle" 0 19 29, C4<000>;
P_0x55b70c33e740 .param/l "imm" 0 19 31, C4<100>;
P_0x55b70c33e780 .param/l "inNotEql" 0 19 42, C4<1001>;
P_0x55b70c33e7c0 .param/l "invalid" 0 19 31, C4<111>;
P_0x55b70c33e800 .param/l "isEql" 0 19 41, C4<1000>;
P_0x55b70c33e840 .param/l "jump" 0 19 38, C4<0101>;
P_0x55b70c33e880 .param/l "lessThen_s" 0 19 44, C4<1100>;
P_0x55b70c33e8c0 .param/l "lessThen_u" 0 19 46, C4<1110>;
P_0x55b70c33e900 .param/l "load" 0 19 36, C4<0011>;
P_0x55b70c33e940 .param/l "or_b" 0 19 39, C4<0110>;
P_0x55b70c33e980 .param/l "read" 0 19 34, C4<0001>;
P_0x55b70c33e9c0 .param/l "rimm" 0 19 31, C4<011>;
P_0x55b70c33ea00 .param/l "rrd" 0 19 31, C4<010>;
P_0x55b70c33ea40 .param/l "rrr" 0 19 31, C4<000>;
P_0x55b70c33ea80 .param/l "rrs" 0 19 31, C4<001>;
P_0x55b70c33eac0 .param/l "sub_u" 0 19 43, C4<1010>;
P_0x55b70c33eb00 .param/l "write" 0 19 35, C4<0010>;
P_0x55b70c33eb40 .param/l "write_back" 0 19 29, C4<110>;
P_0x55b70c33eb80 .param/l "xor_b" 0 19 37, C4<0100>;
v0x55b70c33f820_0 .var "adrs_ctrl", 0 0;
v0x55b70c33f8e0_0 .var "cState", 2 0;
v0x55b70c33f9a0_0 .net "clock", 0 0, v0x55b70c345e00_0;  alias, 1 drivers
v0x55b70c33fa40_0 .net "flag", 0 0, v0x55b70c341c60_0;  alias, 1 drivers
v0x55b70c33fae0_0 .var "imm_en", 0 0;
v0x55b70c33fbd0_0 .var "inst_wr", 0 0;
v0x55b70c33fc90_0 .var "mem_rd", 0 0;
v0x55b70c33fd30_0 .var "mem_wr", 0 0;
v0x55b70c33fdd0_0 .var "nState", 2 0;
v0x55b70c33fe70_0 .net "opcode", 3 0, v0x55b70c341f10_0;  alias, 1 drivers
v0x55b70c33ff30_0 .var "opcode_type", 2 0;
v0x55b70c340010_0 .var "pc_op", 1 0;
v0x55b70c3400f0_0 .var "rD_wr", 0 0;
v0x55b70c3401b0_0 .var "reg_en", 0 0;
v0x55b70c340270_0 .net "reset", 0 0, v0x55b70c346230_0;  alias, 1 drivers
E_0x55b70beb37a0 .event edge, v0x55b70c33cb20_0;
E_0x55b70bf1ec90 .event edge, v0x55b70c33f8e0_0;
E_0x55b70bf1f330 .event edge, v0x55b70c3360d0_0, v0x55b70c33f8e0_0;
S_0x55b70c340470 .scope module, "data_mux_inst_06" "data_mux" 4 60, 20 1 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "alu_out"
    .port_info 1 /INPUT 16 "imm_out"
    .port_info 2 /INPUT 16 "rd_data_bus"
    .port_info 3 /INPUT 1 "imm_en"
    .port_info 4 /INPUT 4 "op_code"
    .port_info 5 /OUTPUT 16 "regD"
L_0x55b70c357fe0 .functor BUFZ 16, v0x55b70c340a70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b70c3407b0_0 .net "alu_out", 15 0, v0x55b70c33ccf0_0;  alias, 1 drivers
v0x55b70c3408e0_0 .net "imm_en", 0 0, v0x55b70c33fae0_0;  alias, 1 drivers
v0x55b70c3409a0_0 .net "imm_out", 15 0, L_0x55b70c357a10;  alias, 1 drivers
v0x55b70c340a70_0 .var "m_regD", 15 0;
v0x55b70c340b30_0 .net "op_code", 3 0, v0x55b70c341f10_0;  alias, 1 drivers
v0x55b70c340c40_0 .net "rd_data_bus", 15 0, L_0x55b70bec3c70;  alias, 1 drivers
v0x55b70c340d20_0 .net "regD", 15 0, L_0x55b70c357fe0;  alias, 1 drivers
E_0x55b70c340720/0 .event edge, v0x55b70c33fae0_0, v0x55b70c3409a0_0, v0x55b70c33cb20_0, v0x55b70c340c40_0;
E_0x55b70c340720/1 .event edge, v0x55b70c33ccf0_0;
E_0x55b70c340720 .event/or E_0x55b70c340720/0, E_0x55b70c340720/1;
S_0x55b70c340f00 .scope module, "immediate_operation_inst02" "immediate_operation" 4 56, 21 1 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "imm"
    .port_info 1 /INPUT 1 "flag"
    .port_info 2 /OUTPUT 16 "imm_out"
v0x55b70c341190_0 .net *"_s11", 7 0, L_0x55b70c357b40;  1 drivers
L_0x7f5478d3f3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c341290_0 .net/2u *"_s2", 7 0, L_0x7f5478d3f3c0;  1 drivers
v0x55b70c341370_0 .net *"_s4", 7 0, L_0x55b70c357920;  1 drivers
L_0x7f5478d3f408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55b70c341430_0 .net/2u *"_s9", 7 0, L_0x7f5478d3f408;  1 drivers
v0x55b70c341510_0 .net "flag", 0 0, v0x55b70c341c60_0;  alias, 1 drivers
v0x55b70c341600_0 .net "imm", 7 0, v0x55b70c341d80_0;  alias, 1 drivers
v0x55b70c3416c0_0 .net "imm_out", 15 0, L_0x55b70c357a10;  alias, 1 drivers
L_0x55b70c357920 .functor MUXZ 8, v0x55b70c341d80_0, L_0x7f5478d3f3c0, v0x55b70c341c60_0, C4<>;
L_0x55b70c357a10 .concat8 [ 8 8 0 0], L_0x55b70c357920, L_0x55b70c357b40;
L_0x55b70c357b40 .functor MUXZ 8, L_0x7f5478d3f408, v0x55b70c341d80_0, v0x55b70c341c60_0, C4<>;
S_0x55b70c3417e0 .scope module, "instruction_decoder_inst_08" "instruction_decoder" 4 63, 22 3 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 16 "instruct"
    .port_info 4 /OUTPUT 4 "opcode"
    .port_info 5 /OUTPUT 3 "rDadrs"
    .port_info 6 /OUTPUT 3 "rAadrs"
    .port_info 7 /OUTPUT 3 "rBadrs"
    .port_info 8 /OUTPUT 8 "imm"
    .port_info 9 /OUTPUT 1 "flag"
v0x55b70c341ab0_0 .net "clock", 0 0, v0x55b70c345e00_0;  alias, 1 drivers
v0x55b70c341ba0_0 .net "enable", 0 0, v0x55b70c33fbd0_0;  alias, 1 drivers
v0x55b70c341c60_0 .var "flag", 0 0;
v0x55b70c341d80_0 .var "imm", 7 0;
v0x55b70c341e20_0 .net "instruct", 15 0, L_0x55b70bec3c70;  alias, 1 drivers
v0x55b70c341f10_0 .var "opcode", 3 0;
v0x55b70c342040_0 .var "rAadrs", 2 0;
v0x55b70c3420e0_0 .var "rBadrs", 2 0;
v0x55b70c3421c0_0 .var "rDadrs", 2 0;
v0x55b70c342330_0 .net "reset", 0 0, v0x55b70c346230_0;  alias, 1 drivers
S_0x55b70c342510 .scope module, "internal_register_inst_07" "internal_register" 4 61, 23 1 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 3 "rd_adrs"
    .port_info 4 /INPUT 3 "ra_adrs"
    .port_info 5 /INPUT 3 "rb_adrs"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 16 "data_in"
    .port_info 8 /OUTPUT 16 "ra_out"
    .port_info 9 /OUTPUT 16 "rb_out"
v0x55b70c342790_0 .net "clock", 0 0, v0x55b70c345e00_0;  alias, 1 drivers
v0x55b70c342850_0 .net "data_in", 15 0, L_0x55b70c357fe0;  alias, 1 drivers
v0x55b70c342910_0 .net "enable", 0 0, v0x55b70c3401b0_0;  alias, 1 drivers
v0x55b70c342a10 .array "internal_reg", 7 0, 15 0;
v0x55b70c342ab0_0 .net "ra_adrs", 2 0, v0x55b70c342040_0;  alias, 1 drivers
v0x55b70c342ba0_0 .var "ra_out", 15 0;
v0x55b70c342c40_0 .net "rb_adrs", 2 0, v0x55b70c3420e0_0;  alias, 1 drivers
v0x55b70c342d10_0 .var "rb_out", 15 0;
v0x55b70c342db0_0 .net "rd_adrs", 2 0, v0x55b70c3421c0_0;  alias, 1 drivers
v0x55b70c342f30_0 .net "reset", 0 0, v0x55b70c346230_0;  alias, 1 drivers
v0x55b70c342fd0_0 .net "wr_en", 0 0, v0x55b70c3400f0_0;  alias, 1 drivers
S_0x55b70c3431a0 .scope module, "program_counter_inst03" "program_counter" 4 57, 24 3 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 2 "opcode"
    .port_info 3 /INPUT 16 "pc_in"
    .port_info 4 /OUTPUT 16 "pc_out"
v0x55b70c3433d0_0 .net "clock", 0 0, v0x55b70c345e00_0;  alias, 1 drivers
v0x55b70c343520_0 .var "mPc", 15 0;
v0x55b70c343600_0 .net "opcode", 1 0, v0x55b70c340010_0;  alias, 1 drivers
v0x55b70c343700_0 .net "pc_in", 15 0, L_0x55b70c357d80;  alias, 1 drivers
v0x55b70c3437c0_0 .net "pc_out", 15 0, v0x55b70c343520_0;  alias, 1 drivers
v0x55b70c343880_0 .net "reset", 0 0, v0x55b70c346230_0;  alias, 1 drivers
S_0x55b70c343a60 .scope module, "program_counter_preset_inst_04" "program_counter_preset" 4 58, 25 1 0, S_0x55b70c336890;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ch0"
    .port_info 1 /INPUT 16 "ch1"
    .port_info 2 /OUTPUT 16 "q"
    .port_info 3 /INPUT 1 "sel"
v0x55b70c343c70_0 .net "ch0", 15 0, L_0x55b70c357a10;  alias, 1 drivers
v0x55b70c343d50_0 .net "ch1", 15 0, v0x55b70c342ba0_0;  alias, 1 drivers
v0x55b70c343e10_0 .net "q", 15 0, L_0x55b70c357d80;  alias, 1 drivers
v0x55b70c343ee0_0 .net "sel", 0 0, v0x55b70c341c60_0;  alias, 1 drivers
L_0x55b70c357d80 .functor MUXZ 16, L_0x55b70c357a10, v0x55b70c342ba0_0, v0x55b70c341c60_0, C4<>;
    .scope S_0x55b70c33b8d0;
T_0 ;
    %wait E_0x55b70beb39e0;
    %load/vec4 v0x55b70c33cb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %load/vec4 v0x55b70c33bd90_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.1 ;
    %load/vec4 v0x55b70c33be70_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.2 ;
    %load/vec4 v0x55b70c33bf30_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.3 ;
    %load/vec4 v0x55b70c33c020_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.4 ;
    %load/vec4 v0x55b70c33c100_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.5 ;
    %load/vec4 v0x55b70c33c210_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.6 ;
    %load/vec4 v0x55b70c33c2d0_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.7 ;
    %load/vec4 v0x55b70c33c3c0_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v0x55b70c33c490_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v0x55b70c33c560_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0x55b70c33c630_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0x55b70c33c700_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0x55b70c33c7c0_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0x55b70c33c8b0_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v0x55b70c33c980_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x55b70c33ca50_0;
    %store/vec4 v0x55b70c33ccf0_0, 0, 16;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b70c3431a0;
T_1 ;
    %wait E_0x55b70beb3d30;
    %load/vec4 v0x55b70c343880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b70c343520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b70c343600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b70c343520_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b70c343520_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x55b70c343700_0;
    %assign/vec4 v0x55b70c343520_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x55b70c343520_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55b70c343520_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x55b70c343520_0;
    %assign/vec4 v0x55b70c343520_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b70c340470;
T_2 ;
    %wait E_0x55b70c340720;
    %load/vec4 v0x55b70c3408e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55b70c3409a0_0;
    %store/vec4 v0x55b70c340a70_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b70c340b30_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55b70c340c40_0;
    %store/vec4 v0x55b70c340a70_0, 0, 16;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55b70c3407b0_0;
    %store/vec4 v0x55b70c340a70_0, 0, 16;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b70c342510;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b70c342ba0_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x55b70c342510;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b70c342d10_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x55b70c342510;
T_5 ;
    %wait E_0x55b70beb3d30;
    %load/vec4 v0x55b70c342f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b70c342ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55b70c342d10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b70c342910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b70c342fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55b70c342850_0;
    %load/vec4 v0x55b70c342db0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70c342a10, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55b70c342ab0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b70c342a10, 4;
    %assign/vec4 v0x55b70c342ba0_0, 0;
    %load/vec4 v0x55b70c342c40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55b70c342a10, 4;
    %assign/vec4 v0x55b70c342d10_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b70c3417e0;
T_6 ;
    %wait E_0x55b70beb3d30;
    %load/vec4 v0x55b70c342330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b70c341f10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b70c3421c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b70c341c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b70c342040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b70c3420e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b70c341d80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55b70c341ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55b70c341e20_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0x55b70c341f10_0, 0;
    %load/vec4 v0x55b70c341e20_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x55b70c3421c0_0, 0;
    %load/vec4 v0x55b70c341e20_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x55b70c341c60_0, 0;
    %load/vec4 v0x55b70c341e20_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x55b70c342040_0, 0;
    %load/vec4 v0x55b70c341e20_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x55b70c3420e0_0, 0;
    %load/vec4 v0x55b70c341e20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55b70c341d80_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b70c33e370;
T_7 ;
    %wait E_0x55b70beb3d30;
    %load/vec4 v0x55b70c340270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b70c33f8e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55b70c33fdd0_0;
    %assign/vec4 v0x55b70c33f8e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b70c33e370;
T_8 ;
    %wait E_0x55b70bf1f330;
    %load/vec4 v0x55b70c33f8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b70c33fdd0_0, 0;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x55b70c340270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b70c33fdd0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b70c33fdd0_0, 0;
T_8.8 ;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55b70c33fdd0_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b70c33fdd0_0, 0;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55b70c33fdd0_0, 0;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b70c33fdd0_0, 0;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55b70c33e370;
T_9 ;
    %wait E_0x55b70bf1ec90;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55b70c340010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b70c33fbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b70c3400f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b70c33fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b70c33f820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b70c33fc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b70c33fd30_0, 0;
    %load/vec4 v0x55b70c33f8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b70c340010_0, 0;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b70c340010_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33fc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33fbd0_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x55b70c33ff30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.13;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %jmp T_9.13;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33f820_0, 0;
    %jmp T_9.13;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33f820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33fc90_0, 0;
    %jmp T_9.13;
T_9.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b70c340010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %jmp T_9.13;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33fae0_0, 0;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x55b70c33ff30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %jmp T_9.20;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3400f0_0, 0;
    %jmp T_9.20;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33f820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33fd30_0, 0;
    %jmp T_9.20;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3400f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33f820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33fc90_0, 0;
    %jmp T_9.20;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3401b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c33fae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b70c3400f0_0, 0;
    %jmp T_9.20;
T_9.18 ;
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55b70c33e370;
T_10 ;
    %wait E_0x55b70beb37a0;
    %load/vec4 v0x55b70c33fe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b70c33ff30_0, 0, 3;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55b70bf0b860;
T_11 ;
    %wait E_0x55b70beb3d30;
    %load/vec4 v0x55b70c3360d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 3056, 0, 16;
    %ix/load 3, 1450, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 12304, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 13097, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 25604, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 12458, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 13061, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 26116, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 2124, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %pushi/vec4 8304, 0, 16;
    %ix/getv/s 3, v0x55b70c3366b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
    %load/vec4 v0x55b70c3366b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b70c3366b0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55b70c336270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55b70c336190_0;
    %load/vec4 v0x55b70bf0bad0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b70bf11f30, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55b70bf0ca40;
T_12 ;
    %vpi_call 2 24 "$dumpfile", "uProcessor_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b70bf0ca40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b70c345e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b70c346230_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b70c346230_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x55b70bf0ca40;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x55b70c345e00_0;
    %inv;
    %assign/vec4 v0x55b70c345e00_0, 0;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "uProcessor_tb.v";
    "././memory.v";
    "././uProcessor.v";
    "././address_mux.v";
    "././alu/alu_16bit.v";
    "./alu/./sum_16bit.v";
    "./alu/./xor_16bit.v";
    "./alu/./or_16bit.v";
    "./alu/./and_16bit.v";
    "./alu/./isEqual_16bit.v";
    "./alu/./isNotEqual_16bit.v";
    "./alu/./sub_16bit.v";
    "./alu/./signedLessThen_16bit.v";
    "./alu/./signedGreaterOrEqual_16bit.v";
    "./alu/./unsignedLessThen_16bit.v";
    "./alu/./unsignedGreaterOrEqual_16bit.v";
    "./alu/./mux4_16bit.v";
    "././control_unit.v";
    "././data_mux.v";
    "././immediate_operation.v";
    "././instruction_decoder.v";
    "././internal_register.v";
    "././program_counter.v";
    "././program_counter_preset.v";
