/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [13:0] _07_;
  wire [14:0] _08_;
  wire [11:0] _09_;
  wire [3:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_5z ? celloutsig_0_18z[2] : celloutsig_0_13z;
  assign celloutsig_0_33z = celloutsig_0_0z ? celloutsig_0_13z : celloutsig_0_2z;
  assign celloutsig_1_9z = celloutsig_1_1z ? celloutsig_1_5z : _00_;
  assign celloutsig_0_10z = in_data[25] ? celloutsig_0_6z : celloutsig_0_1z;
  assign celloutsig_0_4z = ~(celloutsig_0_2z & celloutsig_0_0z);
  assign celloutsig_0_16z = ~(celloutsig_0_13z & _01_);
  assign celloutsig_0_22z = ~(celloutsig_0_15z[0] & celloutsig_0_6z);
  assign celloutsig_0_50z = ~(celloutsig_0_49z | celloutsig_0_36z[1]);
  assign celloutsig_0_97z = ~(celloutsig_0_30z | celloutsig_0_63z);
  assign celloutsig_0_32z = ~((in_data[82] | celloutsig_0_17z) & (celloutsig_0_26z | celloutsig_0_12z));
  assign celloutsig_0_40z = ~((celloutsig_0_5z | _02_) & (celloutsig_0_16z | celloutsig_0_33z));
  assign celloutsig_0_47z = ~((celloutsig_0_46z[6] | celloutsig_0_10z) & (_03_ | celloutsig_0_39z[9]));
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_6z) & (celloutsig_0_6z | celloutsig_0_0z));
  assign celloutsig_0_98z = ~((celloutsig_0_50z | celloutsig_0_17z) & (celloutsig_0_6z | celloutsig_0_69z));
  assign celloutsig_0_17z = ~((_04_ | celloutsig_0_2z) & (celloutsig_0_10z | celloutsig_0_6z));
  assign celloutsig_0_26z = ~((celloutsig_0_13z | celloutsig_0_21z) & (in_data[49] | celloutsig_0_2z));
  assign celloutsig_0_28z = ~((celloutsig_0_0z | celloutsig_0_3z) & (celloutsig_0_10z | in_data[76]));
  assign celloutsig_0_0z = in_data[9] | in_data[69];
  assign celloutsig_0_49z = celloutsig_0_35z | celloutsig_0_24z;
  assign celloutsig_1_3z = celloutsig_1_1z | in_data[175];
  assign celloutsig_0_27z = celloutsig_0_24z | celloutsig_0_2z;
  assign celloutsig_0_21z = celloutsig_0_5z ^ _06_;
  reg [13:0] _33_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _33_ <= 14'h0000;
    else _33_ <= { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign { _07_[13:3], _05_, _07_[1:0] } = _33_;
  reg [11:0] _34_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _34_ <= 12'h000;
    else _34_ <= { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign { _02_, _09_[10], _01_, _09_[8:0] } = _34_;
  reg [14:0] _35_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _35_ <= 15'h0000;
    else _35_ <= { celloutsig_1_6z[6:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign { _08_[14:11], _00_, _08_[9:0] } = _35_;
  reg [3:0] _36_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _36_ <= 4'h0;
    else _36_ <= { _09_[5:4], celloutsig_0_4z, celloutsig_0_8z };
  assign { _10_[3], _04_, _03_, _06_ } = _36_;
  assign celloutsig_1_19z = in_data[148:146] / { 1'h1, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_23z = { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_8z } / { 1'h1, _01_, _09_[8:7], _10_[3], _04_, _03_, _06_, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_17z = in_data[174:153] == { celloutsig_1_6z[5], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_19z = { in_data[82:77], celloutsig_0_13z, celloutsig_0_16z } == { _09_[6:3], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_63z = celloutsig_0_23z[4:2] > { celloutsig_0_8z, celloutsig_0_55z, celloutsig_0_26z };
  assign celloutsig_1_2z = in_data[135:109] > in_data[167:141];
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z } > { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[49:47], celloutsig_0_1z, celloutsig_0_0z } > in_data[83:79];
  assign celloutsig_0_25z = celloutsig_0_18z > { celloutsig_0_20z, _10_[3], _04_, _03_, _06_, celloutsig_0_10z, celloutsig_0_21z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[47:43], celloutsig_0_2z } || { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_23z[13:4], celloutsig_0_28z, celloutsig_0_2z } || { celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_32z, _10_[3], _04_, _03_, _06_, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_55z = { celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_47z, celloutsig_0_46z, celloutsig_0_0z } || { in_data[24:13], celloutsig_0_25z };
  assign celloutsig_0_12z = { in_data[65:52], celloutsig_0_10z } || { in_data[41:31], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_15z[3:1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_21z } || { in_data[76:49], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_29z = celloutsig_0_18z[6:3] < { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_69z = { celloutsig_0_23z[2], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_41z } < { celloutsig_0_41z[8:6], celloutsig_0_47z, celloutsig_0_43z, celloutsig_0_15z, celloutsig_0_32z };
  assign celloutsig_0_1z = celloutsig_0_0z & ~(in_data[5]);
  assign celloutsig_0_13z = celloutsig_0_10z & ~(celloutsig_0_12z);
  assign celloutsig_1_18z = in_data[124:112] * { in_data[108:98], celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_0_15z = { _02_, _09_[10], _01_, _09_[8], celloutsig_0_13z, celloutsig_0_4z } * { in_data[40:36], celloutsig_0_4z };
  assign celloutsig_0_39z = ~ { celloutsig_0_23z[14:3], celloutsig_0_33z };
  assign celloutsig_1_14z = ~ { _08_[14:12], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_18z = { celloutsig_0_15z[4:0], celloutsig_0_0z, celloutsig_0_2z } | { _01_, _09_[8:3] };
  assign celloutsig_0_37z = celloutsig_0_29z & celloutsig_0_12z;
  assign celloutsig_0_43z = celloutsig_0_37z & celloutsig_0_4z;
  assign celloutsig_1_1z = | celloutsig_1_0z;
  assign celloutsig_1_13z = | { _00_, _08_[14:11], _08_[9:2] };
  assign celloutsig_0_41z = { _07_[10:4], celloutsig_0_13z, celloutsig_0_28z } >> { _09_[7:6], celloutsig_0_33z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[130:128] >> in_data[117:115];
  assign celloutsig_0_36z = { _01_, _09_[8:0] } >>> { celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_26z };
  assign celloutsig_0_38z = { _07_[13:3], _05_, _07_[1:0], celloutsig_0_6z } >>> { _09_[10], _01_, _09_[8:0], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_0_46z = { celloutsig_0_40z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_30z } >>> { celloutsig_0_38z[9:4], celloutsig_0_32z };
  assign celloutsig_1_4z = in_data[181:175] >>> { in_data[159:154], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_6z[1:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } >>> celloutsig_1_6z;
  assign celloutsig_1_6z = { in_data[133:131], celloutsig_1_0z, celloutsig_1_3z } ~^ celloutsig_1_4z;
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_1z) | celloutsig_0_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_0z[1] & celloutsig_1_4z[0]) | celloutsig_1_2z);
  assign celloutsig_0_20z = ~((celloutsig_0_16z & celloutsig_0_2z) | celloutsig_0_17z);
  assign _07_[2] = _05_;
  assign _08_[10] = _00_;
  assign { _09_[11], _09_[9] } = { _02_, _01_ };
  assign _10_[2:0] = { _04_, _03_, _06_ };
  assign { out_data[140:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
