capacitance
vdd
cdfg
switched
scalp
clock
csteps
voltage
period
consumption
module
behavioral
adder
laxity
synthesis
power
dct
functional
resource
moves
supply
sharing
fu
multiplier
ripple
scheduling
template
sample
clk2
slack
switched capacitance
data path
sample period
the cdfg
module selection
clock period
resource sharing
the switched
period constraint
functional unit
power consumption
clock selection
low power
iterative improvement
control steps
re scheduling
area ratios
vdd scaling
area optimized
ratios s
the clock
of class
s area
supply voltage
moves of
behavioral synthesis
s power
power s
functional units
current vdd
the sample period
the switched capacitance
sample period constraint
moves of class
and area ratios
power and area
the data path
area ratios s
the clock period
a power s
of class b
of class a
in the cdfg
of the cdfg
functional unit template
allocation and assignment
the current vdd
ripple carry adder
for low power
of control steps
a data path
s area a
move of class
selection module selection
ratios s area
module selection and
switched capacitance in
controller data path
the delay of
the supply voltage
