// Seed: 1880684564
module module_0 (
    output wand id_0,
    input  tri1 id_1,
    input  wire id_2
);
  assign id_0 = 1;
  wire id_4, id_5;
  wor id_6 = 1 - id_6;
  id_7(
      .id_0(id_5), .id_1(1'b0), .id_2(id_1)
  );
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3
);
  always_latch @(posedge 1 or id_3) id_2 = 1;
  module_0(
      id_2, id_3, id_3
  );
  always @(posedge id_1) begin
    force id_0 = 1'b0;
  end
endmodule
