

================================================================
== Vitis HLS Report for 'calculate_pseudoimage_Pipeline_collection_loop'
================================================================
* Date:           Fri Dec 19 23:51:01 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.926 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     2032|     2032|  20.320 us|  20.320 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- collection_loop  |     2030|     2030|        33|          2|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 2, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [PFN.cpp:32]   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%pillar_count = alloca i32 1" [PFN.cpp:30]   --->   Operation 37 'alloca' 'pillar_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %pseudoimage_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pseudoimage_count, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %pointcloud, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.53ns)   --->   "%store_ln30 = store i32 0, i32 %pillar_count" [PFN.cpp:30]   --->   Operation 41 'store' 'store_ln30' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 42 [1/1] (0.53ns)   --->   "%store_ln32 = store i10 0, i10 %i" [PFN.cpp:32]   --->   Operation 42 'store' 'store_ln32' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [PFN.cpp:32]   --->   Operation 44 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.31ns)   --->   "%icmp_ln32 = icmp_eq  i10 %i_1, i10 1000" [PFN.cpp:32]   --->   Operation 45 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.31ns)   --->   "%add_ln32 = add i10 %i_1, i10 1" [PFN.cpp:32]   --->   Operation 46 'add' 'add_ln32' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body.split, void %sum_loop.preheader.exitStub" [PFN.cpp:32]   --->   Operation 47 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %i_1" [PFN.cpp:32]   --->   Operation 48 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%pointcloud_addr = getelementptr i256 %pointcloud, i64 0, i64 %zext_ln32" [PFN.cpp:33]   --->   Operation 49 'getelementptr' 'pointcloud_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.00ns)   --->   "%pointcloud_load = load i10 %pointcloud_addr" [PFN.cpp:33]   --->   Operation 50 'load' 'pointcloud_load' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1000> <RAM>
ST_1 : Operation 51 [1/1] (0.53ns)   --->   "%store_ln32 = store i10 %add_ln32, i10 %i" [PFN.cpp:32]   --->   Operation 51 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.53>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body" [PFN.cpp:32]   --->   Operation 52 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 53 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pointcloud_load = load i10 %pointcloud_addr" [PFN.cpp:33]   --->   Operation 53 'load' 'pointcloud_load' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1000> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %pointcloud_load, i32 52, i32 62" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 54 'partselect' 'xs_exp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i256 %pointcloud_load" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:505->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 55 'trunc' 'trunc_ln505' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 56 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 57 'zext' 'zext_ln68' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 58 'zext' 'zext_ln486' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.33ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 59 'add' 'add_ln486' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 60 'bitselect' 'tmp_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.33ns)   --->   "%sub_ln71 = sub i11 1023, i11 %xs_exp" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 61 'sub' 'sub_ln71' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i11 %sub_ln71" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 62 'sext' 'sext_ln71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.37ns)   --->   "%select_ln71 = select i1 %tmp_9, i12 %sext_ln71, i12 %add_ln486" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 63 'select' 'select_ln71' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i12 %select_ln71" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 64 'sext' 'sext_ln71_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %sext_ln71_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 65 'zext' 'zext_ln71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.63ns)   --->   "%lshr_ln71 = lshr i137 %zext_ln68, i137 %zext_ln71" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 66 'lshr' 'lshr_ln71' <Predicate = (!icmp_ln32)> <Delay = 1.63> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.63ns)   --->   "%shl_ln71 = shl i137 %zext_ln68, i137 %zext_ln71" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 67 'shl' 'shl_ln71' <Predicate = (!icmp_ln32)> <Delay = 1.63> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i137.i32.i32, i137 %lshr_ln71, i32 53, i32 77" [PFN.cpp:33]   --->   Operation 68 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i137.i32.i32, i137 %shl_ln71, i32 53, i32 77" [PFN.cpp:33]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.55ns)   --->   "%select_ln71_1 = select i1 %tmp_9, i25 %tmp, i25 %tmp_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 70 'select' 'select_ln71_1' <Predicate = (!icmp_ln32)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%xs_exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i256.i32.i32, i256 %pointcloud_load, i32 116, i32 126" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 71 'partselect' 'xs_exp_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_i1 = partselect i52 @_ssdm_op_PartSelect.i52.i256.i32.i32, i256 %pointcloud_load, i32 64, i32 115" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:505->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 72 'partselect' 'tmp_i1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_i1, i1 0" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 73 'bitconcatenate' 'mantissa_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i54 %mantissa_2" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 74 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln486_2 = zext i11 %xs_exp_2" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 75 'zext' 'zext_ln486_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.33ns)   --->   "%add_ln486_2 = add i12 %zext_ln486_2, i12 3073" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 76 'add' 'add_ln486_2' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486_2, i32 11" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 77 'bitselect' 'tmp_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.33ns)   --->   "%sub_ln71_2 = sub i11 1023, i11 %xs_exp_2" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 78 'sub' 'sub_ln71_2' <Predicate = (!icmp_ln32)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln71_4 = sext i11 %sub_ln71_2" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 79 'sext' 'sext_ln71_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.37ns)   --->   "%select_ln71_4 = select i1 %tmp_11, i12 %sext_ln71_4, i12 %add_ln486_2" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 80 'select' 'select_ln71_4' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln71_5 = sext i12 %select_ln71_4" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 81 'sext' 'sext_ln71_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i32 %sext_ln71_5" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 82 'zext' 'zext_ln71_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.63ns)   --->   "%lshr_ln71_2 = lshr i137 %zext_ln68_2, i137 %zext_ln71_2" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 83 'lshr' 'lshr_ln71_2' <Predicate = (!icmp_ln32)> <Delay = 1.63> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.63ns)   --->   "%shl_ln71_2 = shl i137 %zext_ln68_2, i137 %zext_ln71_2" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 84 'shl' 'shl_ln71_2' <Predicate = (!icmp_ln32)> <Delay = 1.63> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i25 @_ssdm_op_PartSelect.i25.i137.i32.i32, i137 %lshr_ln71_2, i32 53, i32 77" [PFN.cpp:34]   --->   Operation 85 'partselect' 'tmp_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i25 @_ssdm_op_PartSelect.i25.i137.i32.i32, i137 %shl_ln71_2, i32 53, i32 77" [PFN.cpp:34]   --->   Operation 86 'partselect' 'tmp_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.55ns)   --->   "%select_ln71_5 = select i1 %tmp_11, i25 %tmp_4, i25 %tmp_5" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 87 'select' 'select_ln71_5' <Predicate = (!icmp_ln32)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %select_ln71_1, i7 0" [PFN.cpp:33]   --->   Operation 88 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [4/4] (5.62ns)   --->   "%conv4 = uitodp i32 %and_ln" [PFN.cpp:33]   --->   Operation 89 'uitodp' 'conv4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 90 [3/4] (5.62ns)   --->   "%conv4 = uitodp i32 %and_ln" [PFN.cpp:33]   --->   Operation 90 'uitodp' 'conv4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %select_ln71_5, i7 0" [PFN.cpp:34]   --->   Operation 91 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [4/4] (5.62ns)   --->   "%conv = uitodp i32 %and_ln1" [PFN.cpp:34]   --->   Operation 92 'uitodp' 'conv' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.62>
ST_5 : Operation 93 [2/4] (5.62ns)   --->   "%conv4 = uitodp i32 %and_ln" [PFN.cpp:33]   --->   Operation 93 'uitodp' 'conv4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 94 [3/4] (5.62ns)   --->   "%conv = uitodp i32 %and_ln1" [PFN.cpp:34]   --->   Operation 94 'uitodp' 'conv' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.62>
ST_6 : Operation 95 [1/4] (5.62ns)   --->   "%conv4 = uitodp i32 %and_ln" [PFN.cpp:33]   --->   Operation 95 'uitodp' 'conv4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 96 [2/4] (5.62ns)   --->   "%conv = uitodp i32 %and_ln1" [PFN.cpp:34]   --->   Operation 96 'uitodp' 'conv' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 97 [22/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 97 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/4] (5.62ns)   --->   "%conv = uitodp i32 %and_ln1" [PFN.cpp:34]   --->   Operation 98 'uitodp' 'conv' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 99 [21/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 99 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [22/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 100 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 101 [20/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 101 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [21/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 102 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 103 [19/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 103 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [20/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 104 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 105 [18/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 105 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [19/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 106 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 107 [17/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 107 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [18/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 108 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 109 [16/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 109 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [17/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 110 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 111 [15/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 111 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [16/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 112 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 113 [14/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 113 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [15/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 114 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 115 [13/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 115 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [14/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 116 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 117 [12/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 117 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [13/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 118 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 119 [11/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 119 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [12/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 120 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.92>
ST_19 : Operation 121 [10/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 121 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 122 [11/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 122 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.92>
ST_20 : Operation 123 [9/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 123 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 124 [10/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 124 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.92>
ST_21 : Operation 125 [8/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 125 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 126 [9/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 126 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.92>
ST_22 : Operation 127 [7/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 127 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 128 [8/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 128 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.92>
ST_23 : Operation 129 [6/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 129 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [7/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 130 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.92>
ST_24 : Operation 131 [5/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 131 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 132 [6/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 132 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.92>
ST_25 : Operation 133 [4/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 133 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 134 [5/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 134 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.92>
ST_26 : Operation 135 [3/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 135 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 136 [4/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 136 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.92>
ST_27 : Operation 137 [2/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 137 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 138 [3/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 138 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.92>
ST_28 : Operation 139 [1/22] (5.92ns)   --->   "%dc = ddiv i64 %conv4, i64 500" [PFN.cpp:33]   --->   Operation 139 'ddiv' 'dc' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 140 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 141 'partselect' 'xs_exp_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln505_1 = trunc i64 %data" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:505->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 142 'trunc' 'trunc_ln505_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 143 [2/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 143 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.92>
ST_29 : Operation 144 [1/22] (5.92ns)   --->   "%dc_1 = ddiv i64 %conv, i64 500" [PFN.cpp:34]   --->   Operation 144 'ddiv' 'dc_1' <Predicate = true> <Delay = 5.92> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %dc_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 145 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.00ns)   --->   "%xs_exp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_1, i32 52" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 146 'partselect' 'xs_exp_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln505_2 = trunc i64 %data_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:505->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 147 'trunc' 'trunc_ln505_2' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 5.16>
ST_31 : Operation 148 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505_1, i1 0" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 148 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i54 %mantissa_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 149 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %xs_exp_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 150 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 151 [1/1] (1.33ns)   --->   "%add_ln486_1 = add i12 %zext_ln486_1, i12 3073" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 151 'add' 'add_ln486_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486_1, i32 11" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 152 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 153 [1/1] (1.33ns)   --->   "%sub_ln71_1 = sub i11 1023, i11 %xs_exp_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 153 'sub' 'sub_ln71_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i11 %sub_ln71_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 154 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.37ns)   --->   "%select_ln71_2 = select i1 %tmp_10, i12 %sext_ln71_2, i12 %add_ln486_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 155 'select' 'select_ln71_2' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln71_3 = sext i12 %select_ln71_2" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 156 'sext' 'sext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i32 %sext_ln71_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 157 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (1.63ns)   --->   "%lshr_ln71_1 = lshr i137 %zext_ln68_1, i137 %zext_ln71_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 158 'lshr' 'lshr_ln71_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 159 [1/1] (1.63ns)   --->   "%shl_ln71_1 = shl i137 %zext_ln68_1, i137 %zext_ln71_1" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 159 'shl' 'shl_ln71_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln71_1, i32 53, i32 84" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 160 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln71_1, i32 53, i32 84" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 161 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 162 [1/1] (0.44ns)   --->   "%val = select i1 %tmp_10, i32 %tmp_2, i32 %tmp_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 162 'select' 'val' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %val" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33]   --->   Operation 163 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505_2, i1 0" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 164 'bitconcatenate' 'mantissa_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i54 %mantissa_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 165 'zext' 'zext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln486_3 = zext i11 %xs_exp_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 166 'zext' 'zext_ln486_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 167 [1/1] (1.33ns)   --->   "%add_ln486_3 = add i12 %zext_ln486_3, i12 3073" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 167 'add' 'add_ln486_3' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486_3, i32 11" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 168 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 169 [1/1] (1.33ns)   --->   "%sub_ln71_3 = sub i11 1023, i11 %xs_exp_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 169 'sub' 'sub_ln71_3' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln71_6 = sext i11 %sub_ln71_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 170 'sext' 'sext_ln71_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 171 [1/1] (0.37ns)   --->   "%select_ln71_6 = select i1 %tmp_12, i12 %sext_ln71_6, i12 %add_ln486_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 171 'select' 'select_ln71_6' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln71_7 = sext i12 %select_ln71_6" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 172 'sext' 'sext_ln71_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i32 %sext_ln71_7" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 173 'zext' 'zext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (1.63ns)   --->   "%lshr_ln71_3 = lshr i137 %zext_ln68_3, i137 %zext_ln71_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 174 'lshr' 'lshr_ln71_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 175 [1/1] (1.63ns)   --->   "%shl_ln71_3 = shl i137 %zext_ln68_3, i137 %zext_ln71_3" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 175 'shl' 'shl_ln71_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln71_3, i32 53, i32 84" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 176 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln71_3, i32 53, i32 84" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 177 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.44ns)   --->   "%val_1 = select i1 %tmp_12, i32 %tmp_6, i32 %tmp_7" [C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:34]   --->   Operation 178 'select' 'val_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln74, i7 0" [PFN.cpp:36]   --->   Operation 179 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %val_1" [PFN.cpp:36]   --->   Operation 180 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (1.38ns)   --->   "%add_ln36 = add i14 %tmp_8, i14 %trunc_ln36" [PFN.cpp:36]   --->   Operation 181 'add' 'add_ln36' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i14 %add_ln36" [PFN.cpp:36]   --->   Operation 182 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%pseudoimage_count_addr = getelementptr i32 %pseudoimage_count, i64 0, i64 %zext_ln36" [PFN.cpp:36]   --->   Operation 183 'getelementptr' 'pseudoimage_count_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 184 [2/2] (0.00ns)   --->   "%c = load i14 %pseudoimage_count_addr" [PFN.cpp:36]   --->   Operation 184 'load' 'c' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_31 : Operation 217 [1/1] (0.00ns)   --->   "%pillar_count_load_1 = load i32 %pillar_count"   --->   Operation 217 'load' 'pillar_count_load_1' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %pillar_count_out, i32 %pillar_count_load_1"   --->   Operation 218 'write' 'write_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_31 : Operation 219 [1/1] (0.53ns)   --->   "%ret_ln0 = ret"   --->   Operation 219 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.53>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [PFN.cpp:32]   --->   Operation 185 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [PFN.cpp:32]   --->   Operation 186 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [PFN.cpp:32]   --->   Operation 187 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %add_ln36, i6 0" [PFN.cpp:43]   --->   Operation 188 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/2] ( I:0.00ns O:0.00ns )   --->   "%c = load i14 %pseudoimage_count_addr" [PFN.cpp:36]   --->   Operation 189 'load' 'c' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_32 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i32 %c" [PFN.cpp:36]   --->   Operation 190 'trunc' 'trunc_ln36_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %c, i32 6, i32 31" [PFN.cpp:37]   --->   Operation 191 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (1.46ns)   --->   "%icmp_ln37 = icmp_eq  i26 %tmp_15, i26 0" [PFN.cpp:37]   --->   Operation 192 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc, void %if.then" [PFN.cpp:37]   --->   Operation 193 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 194 [1/1] (1.48ns)   --->   "%icmp_ln38 = icmp_eq  i32 %c, i32 0" [PFN.cpp:38]   --->   Operation 194 'icmp' 'icmp_ln38' <Predicate = (icmp_ln37)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %if.end, void %if.then20" [PFN.cpp:38]   --->   Operation 195 'br' 'br_ln38' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "%pillar_count_load = load i32 %pillar_count" [PFN.cpp:40]   --->   Operation 196 'load' 'pillar_count_load' <Predicate = (icmp_ln37 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 197 [1/1] (0.00ns)   --->   "%this = getelementptr i32 %indices, i64 0, i64 %zext_ln32" [PFN.cpp:39]   --->   Operation 197 'getelementptr' 'this' <Predicate = (icmp_ln37 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 198 [1/1] (0.00ns)   --->   "%this_first = getelementptr i32 %indices_first, i64 0, i64 %zext_ln32" [PFN.cpp:39]   --->   Operation 198 'getelementptr' 'this_first' <Predicate = (icmp_ln37 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 199 [1/1] ( I:1.77ns O:1.77ns )   --->   "%store_ln396 = store i32 %val, i10 %this" [C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_pair.h:396->PFN.cpp:39]   --->   Operation 199 'store' 'store_ln396' <Predicate = (icmp_ln37 & icmp_ln38)> <Delay = 1.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_32 : Operation 200 [1/1] ( I:1.77ns O:1.77ns )   --->   "%store_ln397 = store i32 %val_1, i10 %this_first" [C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_pair.h:397->PFN.cpp:39]   --->   Operation 200 'store' 'store_ln397' <Predicate = (icmp_ln37 & icmp_ln38)> <Delay = 1.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_32 : Operation 201 [1/1] (1.48ns)   --->   "%pillar_count_1 = add i32 %pillar_count_load, i32 1" [PFN.cpp:40]   --->   Operation 201 'add' 'pillar_count_1' <Predicate = (icmp_ln37 & icmp_ln38)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [1/1] (0.53ns)   --->   "%store_ln30 = store i32 %pillar_count_1, i32 %pillar_count" [PFN.cpp:30]   --->   Operation 202 'store' 'store_ln30' <Predicate = (icmp_ln37 & icmp_ln38)> <Delay = 0.53>
ST_32 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln41 = br void %if.end" [PFN.cpp:41]   --->   Operation 203 'br' 'br_ln41' <Predicate = (icmp_ln37 & icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %c" [PFN.cpp:43]   --->   Operation 204 'trunc' 'trunc_ln43' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (1.43ns)   --->   "%add_ln43 = add i20 %tmp_13, i20 %trunc_ln43" [PFN.cpp:43]   --->   Operation 205 'add' 'add_ln43' <Predicate = (icmp_ln37)> <Delay = 1.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i20 %add_ln43" [PFN.cpp:43]   --->   Operation 206 'zext' 'zext_ln43' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "%pseudoimage_data_addr = getelementptr i576 %pseudoimage_data, i64 0, i64 %zext_ln43" [PFN.cpp:43]   --->   Operation 207 'getelementptr' 'pseudoimage_data_addr' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 208 [2/2] (0.00ns)   --->   "%pseudoimage_data_load = load i20 %pseudoimage_data_addr" [PFN.cpp:43]   --->   Operation 208 'load' 'pseudoimage_data_load' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_32 : Operation 209 [1/1] (1.20ns)   --->   "%add_ln48 = add i7 %trunc_ln36_1, i7 1" [PFN.cpp:48]   --->   Operation 209 'add' 'add_ln48' <Predicate = (icmp_ln37)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %add_ln48" [PFN.cpp:48]   --->   Operation 210 'zext' 'zext_ln48' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 211 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln48 = store i32 %zext_ln48, i14 %pseudoimage_count_addr" [PFN.cpp:48]   --->   Operation 211 'store' 'store_ln48' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 212 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pseudoimage_data_load = load i20 %pseudoimage_data_addr" [PFN.cpp:43]   --->   Operation 212 'load' 'pseudoimage_data_load' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_s = partselect i320 @_ssdm_op_PartSelect.i320.i576.i32.i32, i576 %pseudoimage_data_load, i32 256, i32 575" [PFN.cpp:46]   --->   Operation 213 'partselect' 'tmp_s' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 214 [1/1] (0.00ns)   --->   "%or_ln46_3 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i320.i256, i320 %tmp_s, i256 %pointcloud_load" [PFN.cpp:46]   --->   Operation 214 'bitconcatenate' 'or_ln46_3' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 215 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln46 = store i576 %or_ln46_3, i20 %pseudoimage_data_addr" [PFN.cpp:46]   --->   Operation 215 'store' 'store_ln46' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_33 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [PFN.cpp:49]   --->   Operation 216 'br' 'br_ln49' <Predicate = (icmp_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.394ns
The critical path consists of the following:
	'store' operation ('store_ln32', PFN.cpp:32) of constant 0 10 bit on local variable 'i', PFN.cpp:32 [13]  (0.538 ns)
	'load' operation 10 bit ('i', PFN.cpp:32) on local variable 'i', PFN.cpp:32 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln32', PFN.cpp:32) [17]  (1.319 ns)
	'store' operation ('store_ln32', PFN.cpp:32) of variable 'add_ln32', PFN.cpp:32 10 bit on local variable 'i', PFN.cpp:32 [141]  (0.538 ns)

 <State 2>: 3.897ns
The critical path consists of the following:
	'load' operation 256 bit ('pointcloud_load', PFN.cpp:33) on array 'pointcloud' [26]  (0.000 ns)
	'add' operation 12 bit ('add_ln486', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33) [32]  (1.335 ns)
	'select' operation 12 bit ('select_ln71', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33) [36]  (0.372 ns)
	'shl' operation 137 bit ('shl_ln71', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33) [40]  (1.635 ns)
	'select' operation 25 bit ('select_ln71_1', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33) [43]  (0.556 ns)

 <State 3>: 5.621ns
The critical path consists of the following:
	'uitodp' operation 64 bit ('conv4', PFN.cpp:33) [45]  (5.621 ns)

 <State 4>: 5.621ns
The critical path consists of the following:
	'uitodp' operation 64 bit ('conv4', PFN.cpp:33) [45]  (5.621 ns)

 <State 5>: 5.621ns
The critical path consists of the following:
	'uitodp' operation 64 bit ('conv4', PFN.cpp:33) [45]  (5.621 ns)

 <State 6>: 5.621ns
The critical path consists of the following:
	'uitodp' operation 64 bit ('conv4', PFN.cpp:33) [45]  (5.621 ns)

 <State 7>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 8>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 9>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 10>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 11>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 12>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 13>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 14>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 15>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 16>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 17>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 18>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 19>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 20>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 21>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 22>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 23>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 24>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 25>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 26>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 27>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 28>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:33) [46]  (5.926 ns)

 <State 29>: 5.926ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('x', PFN.cpp:34) [85]  (5.926 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 5.167ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln486_1', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33) [53]  (1.335 ns)
	'select' operation 12 bit ('select_ln71_2', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33) [57]  (0.372 ns)
	'lshr' operation 137 bit ('lshr_ln71_1', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33) [60]  (1.635 ns)
	'select' operation 32 bit ('val', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33) [64]  (0.440 ns)
	'add' operation 14 bit ('add_ln36', PFN.cpp:36) [106]  (1.385 ns)

 <State 32>: 3.257ns
The critical path consists of the following:
	'load' operation 32 bit ('c', PFN.cpp:36) on array 'pseudoimage_count' [110]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln38', PFN.cpp:38) [116]  (1.486 ns)
	'store' operation ('store_ln396', C:/AMDDesignTools/2025.2/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_pair.h:396->PFN.cpp:39) of variable 'val', C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2025.2\hls_product\666\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:69->PFN.cpp:33 32 bit on array 'indices' [122]  (1.771 ns)

 <State 33>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
