// Seed: 2461758372
module module_0 ();
  wire id_1;
  wire id_3, id_4;
  assign id_2 = id_1;
endmodule
module module_1 (
    output supply0 id_0
);
  wire id_2;
  uwire id_3, id_4, id_5;
  xor primCall (id_0, id_2, id_3, id_4, id_5, id_6);
  assign id_2 = id_4;
  parameter id_6 = 1;
  assign id_5 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input logic id_1,
    input tri1 id_2,
    input supply1 id_3
);
  wire id_5;
  assign id_6 = id_1;
  wand id_7 = id_3 & -1;
  always id_6 <= 1;
  wire id_8, id_9;
  always @(posedge -1 or negedge id_0 or posedge -1)
    if (1) id_6 <= 1;
    else $display(-1);
  module_0 modCall_1 ();
endmodule
