{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708648399205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708648399206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 00:33:19 2024 " "Processing started: Fri Feb 23 00:33:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708648399206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648399206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleCPU -c SimpleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleCPU -c SimpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648399206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708648399495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708648399496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/seven_seg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/seven_seg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "sv files/seven_seg_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/seven_seg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/fine_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/fine_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_clk_divN " "Found entity 1: fine_clk_divN" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/fine_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/testrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/testrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/testROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/systembus_muxn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/systembus_muxn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemBus_muxN " "Found entity 1: systemBus_muxN" {  } { { "sv files/systemBus_muxN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/systemBus_muxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_logic " "Found entity 1: CU_logic" {  } { { "sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_decoder " "Found entity 1: CU_decoder" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cu_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cu_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_counter " "Found entity 1: CU_counter" {  } { { "sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/cpu_regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/cpu_regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_regN " "Found entity 1: CPU_regN" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CPU_regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "sv files/ALU.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simplecpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleCPU " "Found entity 1: SimpleCPU" {  } { { "SimpleCPU.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708648404044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404044 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fine_clk_divN fine_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module \"fine_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/fine_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1708648404045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCPU " "Elaborating entity \"SimpleCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708648404066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN fine_clk_divN:inst16 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"fine_clk_divN:inst16\"" {  } { { "SimpleCPU.bdf" "inst16" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 40 424 576 120 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(19) " "Verilog HDL assignment warning at fine_clk_divN.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/fine_clk_divN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404082 "|SimpleCPU|fine_clk_divN:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404082 "|SimpleCPU|fine_clk_divN:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:inst19 " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:inst19\"" {  } { { "SimpleCPU.bdf" "inst19" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { -16 1016 1192 64 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst3 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst3\"" {  } { { "SimpleCPU.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 816 440 608 960 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (8)" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404084 "|SimpleCPU|CPU_regN:inst3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1708648404084 "|SimpleCPU|CPU_regN:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_logic CU_logic:inst13 " "Elaborating entity \"CU_logic\" for hierarchy \"CU_logic:inst13\"" {  } { { "SimpleCPU.bdf" "inst13" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 1368 840 1128 1608 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404084 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CU_logic.sv(35) " "Verilog HDL Case Statement information at CU_logic.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_logic.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1708648404085 "|SimpleCPU|CU_logic:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_decoder CU_decoder:inst11 " "Elaborating entity \"CU_decoder\" for hierarchy \"CU_decoder:inst11\"" {  } { { "SimpleCPU.bdf" "inst11" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 1368 480 752 1448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i CU_decoder.sv(9) " "Verilog HDL or VHDL warning at CU_decoder.sv(9): object \"i\" assigned a value but never read" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708648404085 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(28) " "Verilog HDL assignment warning at CU_decoder.sv(28): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404085 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(34) " "Verilog HDL assignment warning at CU_decoder.sv(34): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404085 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(40) " "Verilog HDL assignment warning at CU_decoder.sv(40): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404085 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(46) " "Verilog HDL assignment warning at CU_decoder.sv(46): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404085 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(52) " "Verilog HDL assignment warning at CU_decoder.sv(52): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404085 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(58) " "Verilog HDL assignment warning at CU_decoder.sv(58): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404086 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(64) " "Verilog HDL assignment warning at CU_decoder.sv(64): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404086 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(70) " "Verilog HDL assignment warning at CU_decoder.sv(70): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404086 "|SimpleCPU|CU_decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CU_decoder.sv(76) " "Verilog HDL assignment warning at CU_decoder.sv(76): truncated value with size 32 to match size of target (9)" {  } { { "sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_decoder.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404086 "|SimpleCPU|CU_decoder:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_counter CU_counter:inst12 " "Elaborating entity \"CU_counter\" for hierarchy \"CU_counter:inst12\"" {  } { { "SimpleCPU.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 1368 192 424 1512 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_reg CU_counter.sv(13) " "Verilog HDL or VHDL warning at CU_counter.sv(13): object \"opcode_reg\" assigned a value but never read" {  } { { "sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_counter.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1708648404086 "|SimpleCPU|CU_counter:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CU_counter.sv(104) " "Verilog HDL assignment warning at CU_counter.sv(104): truncated value with size 32 to match size of target (4)" {  } { { "sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_counter.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404086 "|SimpleCPU|CU_counter:inst12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CU_counter.sv(68) " "Verilog HDL Case Statement information at CU_counter.sv(68): all case item expressions in this case statement are onehot" {  } { { "sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CU_counter.sv" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1708648404086 "|SimpleCPU|CU_counter:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst4 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst4\"" {  } { { "SimpleCPU.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 1016 440 608 1160 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (2)" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404087 "|SimpleCPU|CPU_regN:inst4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1708648404087 "|SimpleCPU|CPU_regN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemBus_muxN systemBus_muxN:inst8 " "Elaborating entity \"systemBus_muxN\" for hierarchy \"systemBus_muxN:inst8\"" {  } { { "SimpleCPU.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 576 808 976 688 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst1 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst1\"" {  } { { "SimpleCPU.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 424 440 608 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (6)" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708648404089 "|SimpleCPU|CPU_regN:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1708648404089 "|SimpleCPU|CPU_regN:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testROM testROM:inst9 " "Elaborating entity \"testROM\" for hierarchy \"testROM:inst9\"" {  } { { "SimpleCPU.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 232 752 1104 312 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404089 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testROM.sv(24) " "Net \"rom.data_a\" at testROM.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/testROM.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708648404089 "|SimpleCPU|testROM:inst9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a\[0\] 0 testROM.sv(24) " "Net \"rom.waddr_a\[0\]\" at testROM.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/testROM.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708648404089 "|SimpleCPU|testROM:inst9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testROM.sv(24) " "Net \"rom.we_a\" at testROM.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/testROM.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708648404089 "|SimpleCPU|testROM:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst10 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst10\"" {  } { { "SimpleCPU.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/SimpleCPU.bdf" { { 816 136 312 928 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404090 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "testROM:inst9\|rom " "RAM logic \"testROM:inst9\|rom\" is uninferred due to inappropriate RAM size" {  } { { "sv files/testROM.sv" "rom" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/CPU Designs/Simple CPU/sv files/testROM.sv" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1708648404230 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1708648404230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708648404384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708648404565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708648404565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708648404586 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708648404586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708648404586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708648404586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708648404598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 00:33:24 2024 " "Processing ended: Fri Feb 23 00:33:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708648404598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708648404598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708648404598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708648404598 ""}
