// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_engine_64 (
        ap_clk,
        ap_rst,
        b_V,
        w_V,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [63:0] b_V;
input  [63:0] w_V;
output  [5:0] ap_return;

wire   [1:0] trunc_ln1355_fu_356_p1;
reg   [1:0] trunc_ln1355_reg_810;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] tmp_137_fu_370_p4;
reg   [1:0] tmp_137_reg_816;
wire   [1:0] tmp_138_fu_380_p4;
reg   [1:0] tmp_138_reg_821;
wire   [1:0] tmp_139_fu_390_p4;
reg   [1:0] tmp_139_reg_826;
wire   [1:0] tmp_140_fu_400_p4;
reg   [1:0] tmp_140_reg_831;
wire   [1:0] tmp_141_fu_410_p4;
reg   [1:0] tmp_141_reg_836;
wire   [1:0] tmp_142_fu_420_p4;
reg   [1:0] tmp_142_reg_841;
wire   [1:0] trunc_ln1355_1_fu_468_p4;
reg   [1:0] trunc_ln1355_1_reg_846;
wire   [1:0] tmp_144_fu_488_p4;
reg   [1:0] tmp_144_reg_852;
wire   [1:0] tmp_145_fu_498_p4;
reg   [1:0] tmp_145_reg_857;
wire   [1:0] tmp_146_fu_508_p4;
reg   [1:0] tmp_146_reg_862;
wire   [1:0] tmp_147_fu_518_p4;
reg   [1:0] tmp_147_reg_867;
wire   [1:0] tmp_148_fu_528_p4;
reg   [1:0] tmp_148_reg_872;
wire   [1:0] tmp_149_fu_538_p4;
reg   [1:0] tmp_149_reg_877;
reg   [26:0] tmp_150_reg_882;
reg   [3:0] trunc_ln_reg_887;
wire    ap_block_pp0_stage0;
wire   [31:0] trunc_ln769_fu_120_p1;
wire   [63:0] xor_ln769_fu_124_p2;
wire   [31:0] trunc_ln769_1_fu_130_p1;
wire   [31:0] xor_ln769_1_fu_134_p2;
wire   [31:0] xor_ln769_3_fu_146_p2;
wire   [0:0] tmp_fu_152_p3;
wire   [0:0] tmp_556_fu_160_p3;
wire   [0:0] tmp_557_fu_168_p3;
wire   [0:0] tmp_558_fu_176_p3;
wire   [0:0] tmp_559_fu_184_p3;
wire   [0:0] tmp_560_fu_192_p3;
wire   [0:0] tmp_561_fu_200_p3;
wire   [0:0] tmp_562_fu_208_p3;
wire   [0:0] tmp_563_fu_216_p3;
wire   [0:0] tmp_564_fu_224_p3;
wire   [0:0] tmp_565_fu_232_p3;
wire   [0:0] tmp_566_fu_240_p3;
wire   [0:0] tmp_567_fu_248_p3;
wire   [0:0] tmp_568_fu_256_p3;
wire   [0:0] tmp_569_fu_264_p3;
wire   [0:0] tmp_570_fu_272_p3;
wire   [30:0] ret_V_fu_280_p32;
wire   [63:0] r_V_2_fu_140_p2;
wire   [63:0] zext_ln1355_fu_346_p1;
wire   [63:0] x_V_4_fu_350_p2;
wire   [1:0] tmp_s_fu_360_p4;
wire   [29:0] ret_V_5_fu_430_p16;
wire   [1:0] tmp_143_fu_478_p4;
wire   [29:0] ret_V_6_fu_548_p16;
wire   [30:0] zext_ln1355_2_fu_582_p1;
wire   [30:0] zext_ln1355_1_fu_464_p1;
wire   [30:0] x_V_fu_592_p2;
wire   [29:0] add_ln209_1_fu_586_p2;
wire   [27:0] trunc_ln209_2_fu_649_p15;
wire   [27:0] trunc_ln209_1_fu_624_p15;
wire   [27:0] zext_ln209_2_fu_680_p1;
wire   [27:0] add_ln209_2_fu_674_p2;
wire   [3:0] zext_ln209_1_fu_621_p1;
wire   [3:0] zext_ln209_fu_618_p1;
wire   [3:0] add_ln209_4_fu_689_p2;
wire   [27:0] add_ln209_fu_683_p2;
wire   [3:0] tmp_151_fu_700_p4;
wire   [3:0] tmp_152_fu_710_p4;
wire   [3:0] tmp_153_fu_720_p4;
wire   [3:0] trunc_ln209_fu_730_p1;
wire   [19:0] r_V_4_fu_752_p6;
wire   [3:0] add_ln209_3_fu_694_p2;
wire   [27:0] x_V_3_fu_734_p8;
wire   [27:0] r_V_fu_766_p1;
wire   [27:0] add_ln700_fu_782_p2;
wire   [5:0] zext_ln700_fu_770_p1;
wire   [5:0] trunc_ln1_fu_774_p3;
wire   [5:0] add_ln214_1_fu_798_p2;
wire   [5:0] trunc_ln700_1_fu_788_p4;

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_137_reg_816 <= {{x_V_4_fu_350_p2[25:24]}};
        tmp_138_reg_821 <= {{x_V_4_fu_350_p2[21:20]}};
        tmp_139_reg_826 <= {{x_V_4_fu_350_p2[17:16]}};
        tmp_140_reg_831 <= {{x_V_4_fu_350_p2[13:12]}};
        tmp_141_reg_836 <= {{x_V_4_fu_350_p2[9:8]}};
        tmp_142_reg_841 <= {{x_V_4_fu_350_p2[5:4]}};
        tmp_144_reg_852 <= {{x_V_4_fu_350_p2[27:26]}};
        tmp_145_reg_857 <= {{x_V_4_fu_350_p2[23:22]}};
        tmp_146_reg_862 <= {{x_V_4_fu_350_p2[19:18]}};
        tmp_147_reg_867 <= {{x_V_4_fu_350_p2[15:14]}};
        tmp_148_reg_872 <= {{x_V_4_fu_350_p2[11:10]}};
        tmp_149_reg_877 <= {{x_V_4_fu_350_p2[7:6]}};
        tmp_150_reg_882 <= {{x_V_fu_592_p2[30:4]}};
        trunc_ln1355_1_reg_846 <= {{x_V_4_fu_350_p2[3:2]}};
        trunc_ln1355_reg_810 <= trunc_ln1355_fu_356_p1;
        trunc_ln_reg_887 <= {{add_ln209_1_fu_586_p2[7:4]}};
    end
end

assign add_ln209_1_fu_586_p2 = (ret_V_5_fu_430_p16 + ret_V_6_fu_548_p16);

assign add_ln209_2_fu_674_p2 = (trunc_ln209_2_fu_649_p15 + trunc_ln209_1_fu_624_p15);

assign add_ln209_3_fu_694_p2 = (zext_ln209_fu_618_p1 + add_ln209_4_fu_689_p2);

assign add_ln209_4_fu_689_p2 = (trunc_ln_reg_887 + zext_ln209_1_fu_621_p1);

assign add_ln209_fu_683_p2 = (zext_ln209_2_fu_680_p1 + add_ln209_2_fu_674_p2);

assign add_ln214_1_fu_798_p2 = (zext_ln700_fu_770_p1 + trunc_ln1_fu_774_p3);

assign add_ln700_fu_782_p2 = (x_V_3_fu_734_p8 + r_V_fu_766_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_return = (add_ln214_1_fu_798_p2 + trunc_ln700_1_fu_788_p4);

assign r_V_2_fu_140_p2 = (xor_ln769_fu_124_p2 ^ b_V);

assign r_V_4_fu_752_p6 = {{{{{tmp_151_fu_700_p4}, {4'd0}}, {tmp_152_fu_710_p4}}, {4'd0}}, {tmp_153_fu_720_p4}};

assign r_V_fu_766_p1 = r_V_4_fu_752_p6;

assign ret_V_5_fu_430_p16 = {{{{{{{{{{{{{{{tmp_s_fu_360_p4}, {2'd0}}, {tmp_137_fu_370_p4}}, {2'd0}}, {tmp_138_fu_380_p4}}, {2'd0}}, {tmp_139_fu_390_p4}}, {2'd0}}, {tmp_140_fu_400_p4}}, {2'd0}}, {tmp_141_fu_410_p4}}, {2'd0}}, {tmp_142_fu_420_p4}}, {2'd0}}, {trunc_ln1355_fu_356_p1}};

assign ret_V_6_fu_548_p16 = {{{{{{{{{{{{{{{tmp_143_fu_478_p4}, {2'd0}}, {tmp_144_fu_488_p4}}, {2'd0}}, {tmp_145_fu_498_p4}}, {2'd0}}, {tmp_146_fu_508_p4}}, {2'd0}}, {tmp_147_fu_518_p4}}, {2'd0}}, {tmp_148_fu_528_p4}}, {2'd0}}, {tmp_149_fu_538_p4}}, {2'd0}}, {trunc_ln1355_1_fu_468_p4}};

assign ret_V_fu_280_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_fu_152_p3}, {1'd0}}, {tmp_556_fu_160_p3}}, {1'd0}}, {tmp_557_fu_168_p3}}, {1'd0}}, {tmp_558_fu_176_p3}}, {1'd0}}, {tmp_559_fu_184_p3}}, {1'd0}}, {tmp_560_fu_192_p3}}, {1'd0}}, {tmp_561_fu_200_p3}}, {1'd0}}, {tmp_562_fu_208_p3}}, {1'd0}}, {tmp_563_fu_216_p3}}, {1'd0}}, {tmp_564_fu_224_p3}}, {1'd0}}, {tmp_565_fu_232_p3}}, {1'd0}}, {tmp_566_fu_240_p3}}, {1'd0}}, {tmp_567_fu_248_p3}}, {1'd0}}, {tmp_568_fu_256_p3}}, {1'd0}}, {tmp_569_fu_264_p3}}, {1'd0}}, {tmp_570_fu_272_p3}};

assign tmp_137_fu_370_p4 = {{x_V_4_fu_350_p2[25:24]}};

assign tmp_138_fu_380_p4 = {{x_V_4_fu_350_p2[21:20]}};

assign tmp_139_fu_390_p4 = {{x_V_4_fu_350_p2[17:16]}};

assign tmp_140_fu_400_p4 = {{x_V_4_fu_350_p2[13:12]}};

assign tmp_141_fu_410_p4 = {{x_V_4_fu_350_p2[9:8]}};

assign tmp_142_fu_420_p4 = {{x_V_4_fu_350_p2[5:4]}};

assign tmp_143_fu_478_p4 = {{x_V_4_fu_350_p2[31:30]}};

assign tmp_144_fu_488_p4 = {{x_V_4_fu_350_p2[27:26]}};

assign tmp_145_fu_498_p4 = {{x_V_4_fu_350_p2[23:22]}};

assign tmp_146_fu_508_p4 = {{x_V_4_fu_350_p2[19:18]}};

assign tmp_147_fu_518_p4 = {{x_V_4_fu_350_p2[15:14]}};

assign tmp_148_fu_528_p4 = {{x_V_4_fu_350_p2[11:10]}};

assign tmp_149_fu_538_p4 = {{x_V_4_fu_350_p2[7:6]}};

assign tmp_151_fu_700_p4 = {{add_ln209_fu_683_p2[27:24]}};

assign tmp_152_fu_710_p4 = {{add_ln209_fu_683_p2[19:16]}};

assign tmp_153_fu_720_p4 = {{add_ln209_fu_683_p2[11:8]}};

assign tmp_556_fu_160_p3 = xor_ln769_3_fu_146_p2[32'd29];

assign tmp_557_fu_168_p3 = xor_ln769_3_fu_146_p2[32'd27];

assign tmp_558_fu_176_p3 = xor_ln769_3_fu_146_p2[32'd25];

assign tmp_559_fu_184_p3 = xor_ln769_3_fu_146_p2[32'd23];

assign tmp_560_fu_192_p3 = xor_ln769_3_fu_146_p2[32'd21];

assign tmp_561_fu_200_p3 = xor_ln769_3_fu_146_p2[32'd19];

assign tmp_562_fu_208_p3 = xor_ln769_3_fu_146_p2[32'd17];

assign tmp_563_fu_216_p3 = xor_ln769_3_fu_146_p2[32'd15];

assign tmp_564_fu_224_p3 = xor_ln769_3_fu_146_p2[32'd13];

assign tmp_565_fu_232_p3 = xor_ln769_3_fu_146_p2[32'd11];

assign tmp_566_fu_240_p3 = xor_ln769_3_fu_146_p2[32'd9];

assign tmp_567_fu_248_p3 = xor_ln769_3_fu_146_p2[32'd7];

assign tmp_568_fu_256_p3 = xor_ln769_3_fu_146_p2[32'd5];

assign tmp_569_fu_264_p3 = xor_ln769_3_fu_146_p2[32'd3];

assign tmp_570_fu_272_p3 = xor_ln769_3_fu_146_p2[32'd1];

assign tmp_fu_152_p3 = xor_ln769_3_fu_146_p2[32'd31];

assign tmp_s_fu_360_p4 = {{x_V_4_fu_350_p2[29:28]}};

assign trunc_ln1355_1_fu_468_p4 = {{x_V_4_fu_350_p2[3:2]}};

assign trunc_ln1355_fu_356_p1 = x_V_4_fu_350_p2[1:0];

assign trunc_ln1_fu_774_p3 = {{2'd0}, {tmp_153_fu_720_p4}};

assign trunc_ln209_1_fu_624_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_144_reg_852}}}, {2'd0}}}, {tmp_145_reg_857}}}, {2'd0}}}, {tmp_146_reg_862}}}, {2'd0}}}, {tmp_147_reg_867}}}, {2'd0}}}, {tmp_148_reg_872}}}, {2'd0}}}, {tmp_149_reg_877}}}, {2'd0}}}, {trunc_ln1355_1_reg_846}};

assign trunc_ln209_2_fu_649_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_137_reg_816}}}, {2'd0}}}, {tmp_138_reg_821}}}, {2'd0}}}, {tmp_139_reg_826}}}, {2'd0}}}, {tmp_140_reg_831}}}, {2'd0}}}, {tmp_141_reg_836}}}, {2'd0}}}, {tmp_142_reg_841}}}, {2'd0}}}, {trunc_ln1355_reg_810}};

assign trunc_ln209_fu_730_p1 = add_ln209_fu_683_p2[3:0];

assign trunc_ln700_1_fu_788_p4 = {{add_ln700_fu_782_p2[21:16]}};

assign trunc_ln769_1_fu_130_p1 = b_V[31:0];

assign trunc_ln769_fu_120_p1 = w_V[31:0];

assign x_V_3_fu_734_p8 = {{{{{{{tmp_151_fu_700_p4}, {4'd0}}, {tmp_152_fu_710_p4}}, {4'd0}}, {tmp_153_fu_720_p4}}, {4'd0}}, {trunc_ln209_fu_730_p1}};

assign x_V_4_fu_350_p2 = (r_V_2_fu_140_p2 - zext_ln1355_fu_346_p1);

assign x_V_fu_592_p2 = (zext_ln1355_2_fu_582_p1 + zext_ln1355_1_fu_464_p1);

assign xor_ln769_1_fu_134_p2 = (trunc_ln769_fu_120_p1 ^ 32'd2863311530);

assign xor_ln769_3_fu_146_p2 = (xor_ln769_1_fu_134_p2 ^ trunc_ln769_1_fu_130_p1);

assign xor_ln769_fu_124_p2 = (w_V ^ 64'd18446744073709551615);

assign zext_ln1355_1_fu_464_p1 = ret_V_5_fu_430_p16;

assign zext_ln1355_2_fu_582_p1 = ret_V_6_fu_548_p16;

assign zext_ln1355_fu_346_p1 = ret_V_fu_280_p32;

assign zext_ln209_1_fu_621_p1 = trunc_ln1355_reg_810;

assign zext_ln209_2_fu_680_p1 = tmp_150_reg_882;

assign zext_ln209_fu_618_p1 = trunc_ln1355_1_reg_846;

assign zext_ln700_fu_770_p1 = add_ln209_3_fu_694_p2;

endmodule //compute_engine_64
