#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jul 12 15:05:23 2016
# Process ID: 22257
# Current directory: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6
# Command line: vivado -log dot_prod.vdi -applog -messageDb vivado.pb -mode batch -source dot_prod.tcl -notrace
# Log file: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/dot_prod.vdi
# Journal file: /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/vivado.jou
#-----------------------------------------------------------
source dot_prod.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dot_prod' is not ideal for floorplanning, since the cellview 'dot_prod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.srcs/constrs_1/new/dot_prod_timing.xdc]
Finished Parsing XDC File [/home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.srcs/constrs_1/new/dot_prod_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1276.121 ; gain = 68.031 ; free physical = 2733 ; free virtual = 8518
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: ede75382

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ede75382

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1663.613 ; gain = 0.000 ; free physical = 2364 ; free virtual = 8149

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 13 load pin(s).
INFO: [Opt 31-10] Eliminated 255 cells.
Phase 2 Constant Propagation | Checksum: fef0e785

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1663.613 ; gain = 0.000 ; free physical = 2353 ; free virtual = 8138

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 277 unconnected nets.
INFO: [Opt 31-11] Eliminated 239 unconnected cells.
Phase 3 Sweep | Checksum: 73d7d18b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1663.613 ; gain = 0.000 ; free physical = 2354 ; free virtual = 8139

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: d04446a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1663.613 ; gain = 0.000 ; free physical = 2357 ; free virtual = 8141

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: d04446a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1663.613 ; gain = 0.000 ; free physical = 2347 ; free virtual = 8132

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1663.613 ; gain = 0.000 ; free physical = 2354 ; free virtual = 8139
Ending Logic Optimization Task | Checksum: d04446a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1663.613 ; gain = 0.000 ; free physical = 2347 ; free virtual = 8132

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d04446a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1663.613 ; gain = 0.000 ; free physical = 2354 ; free virtual = 8138
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1663.613 ; gain = 464.527 ; free physical = 2355 ; free virtual = 8139
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/dot_prod_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.254 ; gain = 0.000 ; free physical = 2312 ; free virtual = 8097
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1744.254 ; gain = 0.000 ; free physical = 2312 ; free virtual = 8097

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1744.254 ; gain = 0.000 ; free physical = 2313 ; free virtual = 8098

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1760.262 ; gain = 16.008 ; free physical = 2294 ; free virtual = 8079

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1760.262 ; gain = 16.008 ; free physical = 2299 ; free virtual = 8084

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1760.262 ; gain = 16.008 ; free physical = 2299 ; free virtual = 8084
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c9f5569

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1760.262 ; gain = 16.008 ; free physical = 2299 ; free virtual = 8084

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 82a6f987

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1760.262 ; gain = 16.008 ; free physical = 2298 ; free virtual = 8083
Phase 1.2.1 Place Init Design | Checksum: efb9ee85

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1814.941 ; gain = 70.688 ; free physical = 2268 ; free virtual = 8053
Phase 1.2 Build Placer Netlist Model | Checksum: efb9ee85

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1814.941 ; gain = 70.688 ; free physical = 2268 ; free virtual = 8053

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: efb9ee85

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1814.941 ; gain = 70.688 ; free physical = 2268 ; free virtual = 8053
Phase 1.3 Constrain Clocks/Macros | Checksum: efb9ee85

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1814.941 ; gain = 70.688 ; free physical = 2268 ; free virtual = 8053
Phase 1 Placer Initialization | Checksum: efb9ee85

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1814.941 ; gain = 70.688 ; free physical = 2268 ; free virtual = 8053

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 107cd9013

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2322 ; free virtual = 8107

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 107cd9013

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2322 ; free virtual = 8107

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16877573e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2322 ; free virtual = 8108

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c00477b3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2322 ; free virtual = 8107

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: c00477b3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2322 ; free virtual = 8107

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 129bb1147

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2319 ; free virtual = 8104

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 8363bebd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2318 ; free virtual = 8104

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: ee6d7eff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2353 ; free virtual = 8139
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: ee6d7eff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2353 ; free virtual = 8139

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: ee6d7eff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2353 ; free virtual = 8138

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: ee6d7eff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2354 ; free virtual = 8139
Phase 3.7 Small Shape Detail Placement | Checksum: ee6d7eff

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2361 ; free virtual = 8146

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d6537ec5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2361 ; free virtual = 8146
Phase 3 Detail Placement | Checksum: d6537ec5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2361 ; free virtual = 8146

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 154a9bd0d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2364 ; free virtual = 8149

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 154a9bd0d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2364 ; free virtual = 8149

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 154a9bd0d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2364 ; free virtual = 8149

Phase 4.1.3.1.2 deleteLutnmShapes
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 154a9bd0d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2364 ; free virtual = 8149
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 154a9bd0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2364 ; free virtual = 8150

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2298 ; free virtual = 8084

Phase 4.1.3.2.2 updateTiming after Restore Best Placement
Phase 4.1.3.2.2 updateTiming after Restore Best Placement | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2290 ; free virtual = 8075
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.151. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2286 ; free virtual = 8072
Phase 4.1.3 Post Placement Optimization | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2289 ; free virtual = 8075
Phase 4.1 Post Commit Optimization | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2276 ; free virtual = 8062

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2273 ; free virtual = 8058

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2266 ; free virtual = 8052

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2261 ; free virtual = 8046
Phase 4.4 Placer Reporting | Checksum: 2ec4de00

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2245 ; free virtual = 8030

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 12258897

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2245 ; free virtual = 8030
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12258897

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2239 ; free virtual = 8024
Ending Placer Task | Checksum: 05646f25

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2238 ; free virtual = 8023
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 1870.969 ; gain = 126.715 ; free physical = 2234 ; free virtual = 8020
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2196 ; free virtual = 7989
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2195 ; free virtual = 7982
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2193 ; free virtual = 7980
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2193 ; free virtual = 7980
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: d5a8b5cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2164 ; free virtual = 7952
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2170 ; free virtual = 7957
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-7.864 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rowMux_reg[1]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net rowMux[1]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net rowMux_reg[0]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net rowMux[0]. Replicated 9 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 4 nets. Created 31 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.136 | TNS=-4.217 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2135 ; free virtual = 7922
Phase 2 Fanout Optimization | Checksum: 15362fa5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2133 ; free virtual = 7919

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_7_n_0.  Did not re-place instance outputMAC[350]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_13_n_0.  Did not re-place instance outputMAC[350]_i_13
INFO: [Physopt 32-662] Processed net outputMAC[494]_i_7_n_0.  Did not re-place instance outputMAC[494]_i_7
INFO: [Physopt 32-662] Processed net p_31_out[130].  Did not re-place instance outputMAC_reg[274]
INFO: [Physopt 32-663] Processed net outputMAC[494]_i_3_n_0.  Re-placed instance outputMAC[494]_i_3
INFO: [Physopt 32-662] Processed net outputMAC7_i_40_n_0.  Did not re-place instance outputMAC7_i_40
INFO: [Physopt 32-662] Processed net outputMAC[494]_i_1_n_0.  Did not re-place instance outputMAC[494]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_9_n_0.  Did not re-place instance outputMAC[350]_i_9
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_6_n_0.  Did not re-place instance outputMAC[350]_i_6
INFO: [Physopt 32-663] Processed net outputMAC[642]_i_6_n_0.  Re-placed instance outputMAC[642]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[610]_i_2_n_0.  Did not re-place instance outputMAC[610]_i_2
INFO: [Physopt 32-663] Processed net outputMAC[674]_i_6_n_0.  Re-placed instance outputMAC[674]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[286]_i_6_n_0.  Did not re-place instance outputMAC[286]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[703].  Did not re-place instance outputMAC_reg[703]
INFO: [Physopt 32-663] Processed net outputMAC4_i_55_n_0.  Re-placed instance outputMAC4_i_55
INFO: [Physopt 32-662] Processed net outputMAC[286]_i_1_n_0.  Did not re-place instance outputMAC[286]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[286]_i_3_n_0.  Did not re-place instance outputMAC[286]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[738]_i_1_n_0.  Did not re-place instance outputMAC[738]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[738]_i_2_n_0.  Re-placed instance outputMAC[738]_i_2
INFO: [Physopt 32-662] Processed net p_31_out[129].  Did not re-place instance outputMAC_reg[273]
INFO: [Physopt 32-662] Processed net outputMAC7_i_41_n_0.  Did not re-place instance outputMAC7_i_41
INFO: [Physopt 32-662] Processed net outputMAC[243]_i_4_n_0.  Did not re-place instance outputMAC[243]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[387]_i_5_n_0.  Did not re-place instance outputMAC[387]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_13_n_0.  Did not re-place instance outputMAC[351]_i_13
INFO: [Physopt 32-662] Processed net p_31_out[126].  Did not re-place instance outputMAC_reg[270]
INFO: [Physopt 32-662] Processed net outputMAC7_i_44_n_0.  Did not re-place instance outputMAC7_i_44
INFO: [Physopt 32-662] Processed net outputMAC[387]_i_1_n_0.  Did not re-place instance outputMAC[387]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[387]_i_2_n_0.  Re-placed instance outputMAC[387]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[631].  Did not re-place instance outputMAC_reg[631]
INFO: [Physopt 32-663] Processed net outputMAC4_i_53_n_0.  Re-placed instance outputMAC4_i_53
INFO: [Physopt 32-662] Processed net outputMAC[343]_i_7_n_0.  Did not re-place instance outputMAC[343]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_12_n_0.  Did not re-place instance outputMAC[351]_i_12
INFO: [Physopt 32-662] Processed net outputMAC[231]_i_2_n_0.  Did not re-place instance outputMAC[231]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[268].  Did not re-place instance outputMAC_reg[268]
INFO: [Physopt 32-662] Processed net outputMAC7_i_46_n_0.  Did not re-place instance outputMAC7_i_46
INFO: [Physopt 32-662] Processed net outputMAC[359]_i_1_n_0.  Did not re-place instance outputMAC[359]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[359]_i_2_n_0.  Re-placed instance outputMAC[359]_i_2
INFO: [Physopt 32-663] Processed net outputMAC[640]_i_6_n_0.  Re-placed instance outputMAC[640]_i_6
INFO: [Physopt 32-663] Processed net outputMAC[672]_i_5_n_0.  Re-placed instance outputMAC[672]_i_5
INFO: [Physopt 32-663] Processed net outputMAC[736]_i_3_n_0.  Re-placed instance outputMAC[736]_i_3
INFO: [Physopt 32-662] Processed net p_31_out[132].  Did not re-place instance outputMAC_reg[276]
INFO: [Physopt 32-662] Processed net outputMAC7_i_38_n_0.  Did not re-place instance outputMAC7_i_38
INFO: [Physopt 32-662] Processed net outputMAC[736]_i_1_n_0.  Did not re-place instance outputMAC[736]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[736]_i_2_n_0.  Re-placed instance outputMAC[736]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[291].  Did not re-place instance outputMAC_reg[291]
INFO: [Physopt 32-663] Processed net outputMAC7_i_23_n_0.  Re-placed instance outputMAC7_i_23
INFO: [Physopt 32-663] Processed net outputMAC[694]_i_5_n_0.  Re-placed instance outputMAC[694]_i_5
INFO: [Physopt 32-663] Processed net outputMAC[718]_i_4_n_0.  Re-placed instance outputMAC[718]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[726]_i_3_n_0.  Did not re-place instance outputMAC[726]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[632].  Did not re-place instance outputMAC_reg[632]
INFO: [Physopt 32-663] Processed net outputMAC4_i_52_n_0.  Re-placed instance outputMAC4_i_52
INFO: [Physopt 32-662] Processed net outputMAC[726]_i_1_n_0.  Did not re-place instance outputMAC[726]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[726]_i_2_n_0.  Re-placed instance outputMAC[726]_i_2
INFO: [Physopt 32-662] Processed net p_31_out[131].  Did not re-place instance outputMAC_reg[275]
INFO: [Physopt 32-662] Processed net outputMAC7_i_39_n_0.  Did not re-place instance outputMAC7_i_39
INFO: [Physopt 32-662] Processed net outputMAC[348]_i_7_n_0.  Did not re-place instance outputMAC[348]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[348]_i_13_n_0.  Did not re-place instance outputMAC[348]_i_13
INFO: [Physopt 32-662] Processed net outputMAC[396]_i_6_n_0.  Did not re-place instance outputMAC[396]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[396]_i_1_n_0.  Did not re-place instance outputMAC[396]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[396]_i_3_n_0.  Re-placed instance outputMAC[396]_i_3
INFO: [Physopt 32-663] Processed net outputMAC[718]_i_3_n_0.  Re-placed instance outputMAC[718]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[622]_i_1_n_0.  Did not re-place instance outputMAC[622]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[622]_i_2_n_0.  Re-placed instance outputMAC[622]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_11_n_0.  Did not re-place instance outputMAC[350]_i_11
INFO: [Physopt 32-663] Processed net outputMAC[334]_i_5_n_0.  Re-placed instance outputMAC[334]_i_5
INFO: [Physopt 32-663] Processed net outputMAC[186].  Re-placed instance outputMAC_reg[186]
INFO: [Physopt 32-662] Processed net outputMAC7_i_54_n_0.  Did not re-place instance outputMAC7_i_54
INFO: [Physopt 32-662] Processed net outputMAC[608]_i_1_n_0.  Did not re-place instance outputMAC[608]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[608]_i_3_n_0.  Re-placed instance outputMAC[608]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[638].  Did not re-place instance outputMAC_reg[638]
INFO: [Physopt 32-663] Processed net outputMAC4_i_46_n_0.  Re-placed instance outputMAC4_i_46
INFO: [Physopt 32-662] Processed net outputMAC[345]_i_7_n_0.  Did not re-place instance outputMAC[345]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[349]_i_13_n_0.  Did not re-place instance outputMAC[349]_i_13
INFO: [Physopt 32-663] Processed net outputMAC[852]_i_5_n_0.  Re-placed instance outputMAC[852]_i_5
INFO: [Physopt 32-663] Processed net outputMAC[820]_i_2_n_0.  Re-placed instance outputMAC[820]_i_2
INFO: [Physopt 32-663] Processed net outputMAC[860]_i_17_n_0.  Re-placed instance outputMAC[860]_i_17
INFO: [Physopt 32-662] Processed net p_31_out[424].  Did not re-place instance outputMAC_reg[872]
INFO: [Physopt 32-663] Processed net outputMAC[393]_i_6_n_0.  Re-placed instance outputMAC[393]_i_6
INFO: [Physopt 32-663] Processed net C[21].  Re-placed instance outputMAC3_i_34
INFO: [Physopt 32-662] Processed net outputMAC[393]_i_1_n_0.  Did not re-place instance outputMAC[393]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[393]_i_3_n_0.  Re-placed instance outputMAC[393]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[756]_i_1_n_0.  Did not re-place instance outputMAC[756]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[756]_i_2_n_0.  Re-placed instance outputMAC[756]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[414]_i_9_n_0.  Did not re-place instance outputMAC[414]_i_9
INFO: [Physopt 32-662] Processed net outputMAC[415]_i_12_n_0.  Did not re-place instance outputMAC[415]_i_12
INFO: [Physopt 32-663] Processed net outputMAC[407]_i_7_n_0.  Re-placed instance outputMAC[407]_i_7
INFO: [Physopt 32-663] Processed net outputMAC[350]_i_8_n_0.  Re-placed instance outputMAC[350]_i_8
INFO: [Physopt 32-663] Processed net outputMAC[343]_i_8_n_0.  Re-placed instance outputMAC[343]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[279]_i_1_n_0.  Did not re-place instance outputMAC[279]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[279]_i_2_n_0.  Re-placed instance outputMAC[279]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_16_n_0.  Did not re-place instance outputMAC[351]_i_16
INFO: [Physopt 32-662] Processed net outputMAC[243]_i_6_n_0.  Did not re-place instance outputMAC[243]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[264].  Did not re-place instance outputMAC_reg[264]
INFO: [Physopt 32-662] Processed net outputMAC7_i_50_n_0.  Did not re-place instance outputMAC7_i_50
INFO: [Physopt 32-662] Processed net outputMAC[724]_i_1_n_0.  Did not re-place instance outputMAC[724]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[724]_i_2_n_0.  Did not re-place instance outputMAC[724]_i_2
INFO: [Physopt 32-663] Processed net outputMAC[724]_i_4_n_0.  Re-placed instance outputMAC[724]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_8_n_0.  Did not re-place instance outputMAC[351]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[495]_i_8_n_0.  Did not re-place instance outputMAC[495]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_14_n_0.  Did not re-place instance outputMAC[351]_i_14
INFO: [Physopt 32-661] Optimized 36 nets.  Re-placed 36 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.128 | TNS=-2.246 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2143 ; free virtual = 7931
Phase 3 Placement Based Optimization | Checksum: bb99b134

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 1870.969 ; gain = 0.000 ; free physical = 2143 ; free virtual = 7931

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 112 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net outputMAC[539]_i_6_n_0. Rewired (signal push) outputMAC[411]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[27]_i_3_n_0. Rewired (signal push) outputMAC[411]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[388]_i_2_n_0. Rewired (signal push) outputMAC[388]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[338]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[380]_i_2_n_0. Rewired (signal push) outputMAC[252]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[503]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[211]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[1041]_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[362]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[23]_i_2_n_0. Rewired (signal push) outputMAC[407]_i_6_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net outputMAC[529]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC018_out[590]. Rewired (signal push) outputMAC[590]_i_4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[536]_i_5_n_0. Rewired (signal push) outputMAC[408]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[529]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[784]_i_5_n_0. Rewired (signal push) outputMAC[624]_i_5_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[658]_i_5_n_0. Rewired (signal push) outputMAC[642]_i_7_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[672]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[800]_i_4_n_0. Rewired (signal push) outputMAC[672]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[669]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[261]_i_4_n_0. Rewired (signal push) outputMAC[349]_i_8_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net p_22_in[772]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[334]_i_5_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[359]_i_2_n_0. Rewired (signal push) outputMAC[231]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[703]_i_2_n_0. Rewired (signal push) outputMAC[703]_i_4_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net outputMAC[629]_i_5_n_0. Rewired (signal push) outputMAC[1029]_i_7_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[370]_i_2_n_0. Rewired (signal push) outputMAC[370]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[973]_i_2_n_0. Rewired (signal push) outputMAC[925]_i_2_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[531]_i_6_n_0. Rewired (signal push) outputMAC[515]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[531]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[464]_i_5_n_0. Rewired (signal push) outputMAC[512]_i_7_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net p_25_in[658]. Rewired (signal push) outputMAC[722]_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[626]_i_5_n_0. Rewired (signal push) outputMAC[594]_i_5_n_0 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[658]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[328]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[466]_i_6_n_0. Rewired (signal push) outputMAC[514]_i_7_n_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net outputMAC[357]_i_2_n_0. Rewired (signal push) outputMAC[229]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[772]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[383]_i_2_n_0. Rewired (signal push) outputMAC[255]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[18]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[400]_i_8_n_0. Rewired (signal push) outputMAC[512]_i_7_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[319]_i_2_n_0. Rewired (signal push) outputMAC[255]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[443]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[372]_i_2_n_0. Rewired (signal push) outputMAC[244]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[335]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net p_25_in[647]. Rewired (signal push) outputMAC[711]_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[392]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[520]_i_8_n_0. Rewired (signal push) outputMAC[392]_i_2_n_0 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[264]_i_2_n_0. Rewired (signal push) outputMAC[392]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[625]_i_5_n_0. Rewired (signal push) outputMAC[593]_i_7_n_0 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[291]_i_4_n_0. Rewired (signal push) outputMAC[227]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC018_out[584]. Rewired (signal push) outputMAC[584]_i_4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[787]_i_7_n_0. Rewired (signal push) outputMAC[627]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[790]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[332]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[391]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[519]_i_8_n_0. Rewired (signal push) outputMAC[391]_i_2_n_0 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[268]_i_5_n_0. Rewired (signal push) outputMAC[332]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[417]_i_4_n_0. Rewired (signal push) outputMAC[353]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[464]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[208]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[144]_i_4_n_0. Rewired (signal push) outputMAC[208]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[404]_i_10_n_0. Rewired (signal push) outputMAC[524]_i_14_n_0 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[532]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[307]_i_2_n_0. Rewired (signal push) outputMAC[243]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[398]_i_8_n_0. Rewired (signal push) outputMAC[398]_i_11_n_0 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net outputMAC[317]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net p_19_in[935]. Rewired (signal push) outputMAC[999]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[442]_i_3_n_0. Rewired (signal push) outputMAC[506]_i_8_n_0 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net outputMAC[528]_i_5_n_0. Rewired (signal push) outputMAC[624]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[385]_i_2_n_0. Rewired (signal push) outputMAC[193]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[541]_i_5_n_0. Rewired (signal push) outputMAC[509]_i_5_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[413]_i_3_n_0. Rewired (signal push) outputMAC[509]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[577]_i_3_n_0. Rewired (signal push) outputMAC[577]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net p_25_in[653]. Rewired (signal push) outputMAC[717]_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[787]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[972]_i_2_n_0. Rewired (signal push) outputMAC[924]_i_3_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[401]_i_2_n_0. Rewired (signal push) outputMAC[401]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[381]_i_2_n_0. Rewired (signal push) outputMAC[253]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[387]_i_2_n_0. Rewired (signal push) outputMAC[387]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[608]_i_5_n_0. Rewired (signal push) outputMAC[784]_i_8_n_0 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[813]_i_3_n_0. Rewired (signal push) outputMAC[749]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net p_19_in[948]. Rewired (signal push) outputMAC[1012]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[565]_i_4_n_0. Rewired (signal push) outputMAC[1029]_i_7_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[276]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[790]_i_4_n_0. Rewired (signal push) outputMAC[1046]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[419]_i_3_n_0. Rewired (signal push) outputMAC[291]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[303]_i_3_n_0. Rewired (signal push) outputMAC[303]_i_7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[610]_i_3_n_0. Rewired (signal push) outputMAC[610]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net p_19_in[1030]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net p_19_in[1031]. Rewired (signal push) outputMAC[1015]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[1031]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[523]_i_8_n_0. Rewired (signal push) outputMAC[395]_i_2_n_0 to 3 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[356]_i_2_n_0. Rewired (signal push) outputMAC[228]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[975]_i_2_n_0. Rewired (signal push) outputMAC[1007]_i_4_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net p_19_in[1029]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net p_25_in[649]. Rewired (signal push) outputMAC[713]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[413]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[358]_i_2_n_0. Rewired (signal push) outputMAC[230]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net p_25_in[646]. Rewired (signal push) outputMAC[710]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[793]_i_4_n_0. Rewired (signal push) outputMAC[1049]_i_7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[611]_i_3_n_0. Rewired (signal push) outputMAC[611]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[538]_i_5_n_0. Rewired (signal push) outputMAC[410]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[295]_i_3_n_0. Rewired (signal push) outputMAC[423]_i_4_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[528]_i_6_n_0. Rewired (signal push) outputMAC[512]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[528]_i_3_n_0. Rewired (signal push) outputMAC[512]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[794]_i_4_n_0. Rewired (signal push) outputMAC[1050]_i_6_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[306]_i_2_n_0. Rewired (signal push) outputMAC[370]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 75 nets. Created 5 new instances.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2177 ; free virtual = 7964
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.128 | TNS=-1.870 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2177 ; free virtual = 7964
Phase 4 Rewire | Checksum: 8d75408c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2177 ; free virtual = 7965

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net outputMAC[350]_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net outputMAC[350]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[130] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[286]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[129] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net p_31_out[126]. Replicated 1 times.
INFO: [Physopt 32-572] Net outputMAC[268] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[132] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[131] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[784]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[1028]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[640]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[261] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[495]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[431]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[345]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[349]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[281]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net outputMAC[593]_i_7_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net outputMAC[549]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[350]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[350]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[494]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net outputMAC[577]_i_5_n_0 was not replicated.
INFO: [Physopt 32-572] Net outputMAC[415]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[285]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net outputMAC[521]_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 4 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.086 | TNS=-1.771 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2199 ; free virtual = 7986
Phase 5 Critical Cell Optimization | Checksum: 77153ca8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2202 ; free virtual = 7989

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rowMux[1]_repN_4. Replicated 8 times.
INFO: [Physopt 32-81] Processed net rowMux_reg[1]_rep_n_0_repN_3. Replicated 3 times.
INFO: [Physopt 32-572] Net rowMux[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 11 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.086 | TNS=-1.771 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2216 ; free virtual = 8004
Phase 6 Fanout Optimization | Checksum: 104509a24

Time (s): cpu = 00:01:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2216 ; free virtual = 8004

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net outputMAC[784]_i_8_n_0.  Did not re-place instance outputMAC[784]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[1028]_i_12_n_0.  Did not re-place instance outputMAC[1028]_i_12
INFO: [Physopt 32-662] Processed net outputMAC[640]_i_8_n_0.  Did not re-place instance outputMAC[640]_i_8
INFO: [Physopt 32-662] Processed net p_31_out[261].  Did not re-place instance outputMAC_reg[538]
INFO: [Physopt 32-662] Processed net outputMAC5_i_35_n_0.  Did not re-place instance outputMAC5_i_35
INFO: [Physopt 32-662] Processed net outputMAC[640]_i_1_n_0.  Did not re-place instance outputMAC[640]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[640]_i_3_n_0.  Re-placed instance outputMAC[640]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_6_n_0.  Did not re-place instance outputMAC[350]_i_6
INFO: [Physopt 32-662] Processed net p_31_out[130].  Did not re-place instance outputMAC_reg[274]
INFO: [Physopt 32-662] Processed net outputMAC[286]_i_6_n_0.  Did not re-place instance outputMAC[286]_i_6
INFO: [Physopt 32-662] Processed net outputMAC7_i_40_n_0.  Did not re-place instance outputMAC7_i_40
INFO: [Physopt 32-662] Processed net outputMAC[286]_i_1_n_0.  Did not re-place instance outputMAC[286]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[286]_i_3_n_0.  Re-placed instance outputMAC[286]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_9_n_0_repN.  Did not re-place instance outputMAC[350]_i_9_replica
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_8_n_0.  Did not re-place instance outputMAC[351]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[495]_i_8_n_0.  Did not re-place instance outputMAC[495]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_14_n_0.  Did not re-place instance outputMAC[351]_i_14
INFO: [Physopt 32-663] Processed net outputMAC[431]_i_3_n_0.  Re-placed instance outputMAC[431]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[431]_i_1_n_0.  Did not re-place instance outputMAC[431]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[345]_i_7_n_0.  Did not re-place instance outputMAC[345]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[349]_i_13_n_0.  Did not re-place instance outputMAC[349]_i_13
INFO: [Physopt 32-662] Processed net outputMAC[281]_i_6_n_0.  Did not re-place instance outputMAC[281]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[281]_i_1_n_0.  Did not re-place instance outputMAC[281]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[281]_i_2_n_0.  Did not re-place instance outputMAC[281]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_7_n_0.  Did not re-place instance outputMAC[350]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_13_n_0.  Did not re-place instance outputMAC[350]_i_13
INFO: [Physopt 32-662] Processed net outputMAC[494]_i_7_n_0.  Did not re-place instance outputMAC[494]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[302]_i_1_n_0.  Did not re-place instance outputMAC[302]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[302]_i_3_n_0.  Re-placed instance outputMAC[302]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[415]_i_12_n_0.  Did not re-place instance outputMAC[415]_i_12
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_9_n_0.  Did not re-place instance outputMAC[351]_i_9
INFO: [Physopt 32-662] Processed net outputMAC[399]_i_7_n_0.  Did not re-place instance outputMAC[399]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[399]_i_1_n_0.  Did not re-place instance outputMAC[399]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[399]_i_3_n_0.  Re-placed instance outputMAC[399]_i_3
INFO: [Physopt 32-662] Processed net p_31_out[129].  Did not re-place instance outputMAC_reg[273]
INFO: [Physopt 32-662] Processed net outputMAC7_i_41_n_0.  Did not re-place instance outputMAC7_i_41
INFO: [Physopt 32-662] Processed net outputMAC[410]_i_6_n_0.  Did not re-place instance outputMAC[410]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[594]_i_7_n_0.  Did not re-place instance outputMAC[594]_i_7
INFO: [Physopt 32-663] Processed net outputMAC[602]_i_5_n_0.  Re-placed instance outputMAC[602]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[602]_i_1_n_0.  Did not re-place instance outputMAC[602]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[602]_i_3_n_0.  Re-placed instance outputMAC[602]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[285]_i_5_n_0.  Did not re-place instance outputMAC[285]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[513]_i_10_n_0.  Did not re-place instance outputMAC[513]_i_10
INFO: [Physopt 32-663] Processed net outputMAC[477]_i_5_n_0.  Re-placed instance outputMAC[477]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[412].  Did not re-place instance outputMAC_reg[412]
INFO: [Physopt 32-663] Processed net outputMAC6_i_50_n_0.  Re-placed instance outputMAC6_i_50
INFO: [Physopt 32-662] Processed net outputMAC[349]_i_1_n_0.  Did not re-place instance outputMAC[349]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[349]_i_3_n_0.  Did not re-place instance outputMAC[349]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[652]_i_5_n_0.  Did not re-place instance outputMAC[652]_i_5
INFO: [Physopt 32-663] Processed net outputMAC[1028]_i_13_n_0.  Re-placed instance outputMAC[1028]_i_13
INFO: [Physopt 32-662] Processed net outputMAC[620]_i_5_n_0.  Did not re-place instance outputMAC[620]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[620]_i_1_n_0.  Did not re-place instance outputMAC[620]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[620]_i_3_n_0.  Re-placed instance outputMAC[620]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[226]_i_5_n_0.  Did not re-place instance outputMAC[226]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_16_n_0.  Did not re-place instance outputMAC[350]_i_16
INFO: [Physopt 32-663] Processed net outputMAC[338]_i_5_n_0.  Re-placed instance outputMAC[338]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[210]_i_1_n_0.  Did not re-place instance outputMAC[210]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[210]_i_2_n_0.  Re-placed instance outputMAC[210]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[1045]_i_7_n_0.  Did not re-place instance outputMAC[1045]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[409]_i_6_n_0.  Did not re-place instance outputMAC[409]_i_6
INFO: [Physopt 32-663] Processed net outputMAC[601]_i_6_n_0.  Re-placed instance outputMAC[601]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[601]_i_1_n_0.  Did not re-place instance outputMAC[601]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[601]_i_4_n_0.  Re-placed instance outputMAC[601]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[594]_i_8_n_0.  Did not re-place instance outputMAC[594]_i_8
INFO: [Physopt 32-663] Processed net outputMAC[524]_i_15_n_0.  Re-placed instance outputMAC[524]_i_15
INFO: [Physopt 32-662] Processed net outputMAC[520]_i_7_n_0.  Did not re-place instance outputMAC[520]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[488]_i_8_n_0.  Did not re-place instance outputMAC[488]_i_8
INFO: [Physopt 32-662] Processed net p_31_out[253].  Did not re-place instance outputMAC_reg[530]
INFO: [Physopt 32-662] Processed net outputMAC5_i_43_n_0.  Did not re-place instance outputMAC5_i_43
INFO: [Physopt 32-662] Processed net outputMAC[488]_i_1_n_0.  Did not re-place instance outputMAC[488]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[488]_i_4_n_0.  Re-placed instance outputMAC[488]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[268].  Did not re-place instance outputMAC_reg[268]
INFO: [Physopt 32-662] Processed net outputMAC7_i_46_n_0.  Did not re-place instance outputMAC7_i_46
INFO: [Physopt 32-662] Processed net p_31_out[132].  Did not re-place instance outputMAC_reg[276]
INFO: [Physopt 32-662] Processed net outputMAC7_i_38_n_0.  Did not re-place instance outputMAC7_i_38
INFO: [Physopt 32-662] Processed net outputMAC[527]_i_8_n_0.  Did not re-place instance outputMAC[527]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[503]_i_8_n_0.  Did not re-place instance outputMAC[503]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[627]_i_8_n_0.  Did not re-place instance outputMAC[627]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[343]_i_6_n_0.  Did not re-place instance outputMAC[343]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_11_n_0.  Did not re-place instance outputMAC[351]_i_11
INFO: [Physopt 32-662] Processed net outputMAC[503]_i_3_n_0.  Did not re-place instance outputMAC[503]_i_3
INFO: [Physopt 32-663] Processed net outputMAC[607]_i_4_n_0.  Re-placed instance outputMAC[607]_i_4
INFO: [Physopt 32-663] Processed net outputMAC018_out[607].  Re-placed instance outputMAC[607]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[503]_i_1_n_0.  Did not re-place instance outputMAC[503]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[607]_i_1_n_0.  Did not re-place instance outputMAC[607]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_16_n_0.  Did not re-place instance outputMAC[351]_i_16
INFO: [Physopt 32-662] Processed net outputMAC[243]_i_6_n_0.  Did not re-place instance outputMAC[243]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[211]_i_4_n_0.  Did not re-place instance outputMAC[211]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[375]_i_1_n_0.  Did not re-place instance outputMAC[375]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[375]_i_3_n_0.  Did not re-place instance outputMAC[375]_i_3
INFO: [Physopt 32-663] Processed net outputMAC[403]_i_1_n_0.  Re-placed instance outputMAC[403]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[403]_i_3_n_0.  Did not re-place instance outputMAC[403]_i_3
INFO: [Physopt 32-662] Processed net p_31_out[131].  Did not re-place instance outputMAC_reg[275]
INFO: [Physopt 32-663] Processed net outputMAC7_i_39_n_0.  Re-placed instance outputMAC7_i_39
INFO: [Physopt 32-662] Processed net outputMAC[641]_i_8_n_0.  Did not re-place instance outputMAC[641]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[609]_i_7_n_0.  Did not re-place instance outputMAC[609]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[609]_i_1_n_0.  Did not re-place instance outputMAC[609]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[609]_i_5_n_0.  Re-placed instance outputMAC[609]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[522]_i_6_n_0.  Did not re-place instance outputMAC[522]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[593]_i_9_n_0.  Did not re-place instance outputMAC[593]_i_9
INFO: [Physopt 32-661] Optimized 22 nets.  Re-placed 22 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.795 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2175 ; free virtual = 7963
Phase 7 Placement Based Optimization | Checksum: e0e2d5a9

Time (s): cpu = 00:01:44 ; elapsed = 00:00:27 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2175 ; free virtual = 7963

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 24 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net outputMAC[529]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[529]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[211]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[772]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[317]_i_2_n_0. Rewired (signal push) outputMAC[253]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[391]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[789]_i_4_n_0. Rewired (signal push) outputMAC[1045]_i_7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[789]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[1043]_i_5_n_0. Rewired (signal push) outputMAC[643]_i_5_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[1043]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[163]_i_3_n_0. Rewired (signal push) outputMAC[227]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net p_19_in[892]. Rewired (signal push) outputMAC[924]_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[138]_i_7_n_0. Rewired (signal push) outputMAC[350]_i_12_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[714]_i_4_n_0. Rewired (signal push) outputMAC[858]_i_7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net p_19_in[951]. Rewired (signal push) outputMAC[1015]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[574]_i_2_n_0. Rewired (signal push) outputMAC[446]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[687]_i_2_n_0. Rewired (signal push) outputMAC[719]_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[390]_i_2_n_0. Rewired (signal push) outputMAC[390]_i_5_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[573]_i_2_n_0. Rewired (signal push) outputMAC[445]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[752]_i_3_n_0. Rewired (signal push) outputMAC[816]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[763]_i_2_n_0. Rewired (signal push) outputMAC[827]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[265]_i_5_n_0. Rewired (signal push) outputMAC[329]_i_6_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[467]_i_6_n_0. Rewired (signal push) outputMAC[515]_i_7_n_0 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net outputMAC[572]_i_2_n_0. Rewired (signal push) outputMAC[444]_i_2_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 17 nets. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2185 ; free virtual = 7972
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.795 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2185 ; free virtual = 7972
Phase 8 Rewire | Checksum: f6c102bb

Time (s): cpu = 00:01:47 ; elapsed = 00:00:28 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2184 ; free virtual = 7972

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net p_31_out[130] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[784]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[1028]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[640]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[261] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net p_31_out[129]. Replicated 1 times.
INFO: [Physopt 32-572] Net outputMAC[351]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[495]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[431]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[415]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[503]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[343]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[503]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[268] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[132] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[253] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[1045]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[641]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[1041]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net outputMAC[348]_i_7_n_0 was not replicated.
INFO: [Physopt 32-572] Net outputMAC[348]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[396]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[243]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[227]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net outputMAC[349]_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net outputMAC[641]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.799 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2187 ; free virtual = 7975
Phase 9 Critical Cell Optimization | Checksum: ed094cdc

Time (s): cpu = 00:02:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2189 ; free virtual = 7976

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net rowMux[0]_repN_1. Replicated 2 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 2 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.799 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2189 ; free virtual = 7976
Phase 10 Fanout Optimization | Checksum: 19458becc

Time (s): cpu = 00:02:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2189 ; free virtual = 7976

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net outputMAC[345]_i_7_n_0.  Did not re-place instance outputMAC[345]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[349]_i_13_n_0.  Did not re-place instance outputMAC[349]_i_13
INFO: [Physopt 32-662] Processed net p_31_out[130].  Did not re-place instance outputMAC_reg[274]
INFO: [Physopt 32-662] Processed net outputMAC[281]_i_6_n_0.  Did not re-place instance outputMAC[281]_i_6
INFO: [Physopt 32-662] Processed net outputMAC7_i_40_n_0.  Did not re-place instance outputMAC7_i_40
INFO: [Physopt 32-662] Processed net outputMAC[281]_i_1_n_0.  Did not re-place instance outputMAC[281]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[281]_i_2_n_0.  Did not re-place instance outputMAC[281]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[784]_i_8_n_0.  Did not re-place instance outputMAC[784]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[1028]_i_12_n_0.  Did not re-place instance outputMAC[1028]_i_12
INFO: [Physopt 32-662] Processed net outputMAC[640]_i_8_n_0.  Did not re-place instance outputMAC[640]_i_8
INFO: [Physopt 32-662] Processed net p_31_out[261].  Did not re-place instance outputMAC_reg[538]
INFO: [Physopt 32-662] Processed net outputMAC5_i_35_n_0.  Did not re-place instance outputMAC5_i_35
INFO: [Physopt 32-662] Processed net outputMAC[640]_i_1_n_0.  Did not re-place instance outputMAC[640]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[640]_i_3_n_0.  Did not re-place instance outputMAC[640]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_8_n_0.  Did not re-place instance outputMAC[351]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[495]_i_8_n_0.  Did not re-place instance outputMAC[495]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_14_n_0.  Did not re-place instance outputMAC[351]_i_14
INFO: [Physopt 32-662] Processed net outputMAC[431]_i_3_n_0.  Did not re-place instance outputMAC[431]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[431]_i_1_n_0.  Did not re-place instance outputMAC[431]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[415]_i_12_n_0.  Did not re-place instance outputMAC[415]_i_12
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_9_n_0.  Did not re-place instance outputMAC[351]_i_9
INFO: [Physopt 32-662] Processed net outputMAC[503]_i_8_n_0.  Did not re-place instance outputMAC[503]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[343]_i_6_n_0.  Did not re-place instance outputMAC[343]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_11_n_0.  Did not re-place instance outputMAC[351]_i_11
INFO: [Physopt 32-662] Processed net outputMAC[503]_i_3_n_0.  Did not re-place instance outputMAC[503]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[268].  Did not re-place instance outputMAC_reg[268]
INFO: [Physopt 32-662] Processed net outputMAC7_i_46_n_0.  Did not re-place instance outputMAC7_i_46
INFO: [Physopt 32-662] Processed net outputMAC[503]_i_1_n_0.  Did not re-place instance outputMAC[503]_i_1
INFO: [Physopt 32-662] Processed net p_31_out[132].  Did not re-place instance outputMAC_reg[276]
INFO: [Physopt 32-662] Processed net p_31_out[253].  Did not re-place instance outputMAC_reg[530]
INFO: [Physopt 32-662] Processed net outputMAC5_i_43_n_0.  Did not re-place instance outputMAC5_i_43
INFO: [Physopt 32-662] Processed net outputMAC7_i_38_n_0.  Did not re-place instance outputMAC7_i_38
INFO: [Physopt 32-662] Processed net outputMAC[375]_i_1_n_0.  Did not re-place instance outputMAC[375]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[375]_i_3_n_0.  Did not re-place instance outputMAC[375]_i_3
INFO: [Physopt 32-662] Processed net outputMAC7_i_41_n_0.  Did not re-place instance outputMAC7_i_41
INFO: [Physopt 32-662] Processed net p_31_out[129]_repN.  Did not re-place instance outputMAC_reg[273]_replica
INFO: [Physopt 32-662] Processed net outputMAC[1045]_i_7_n_0.  Did not re-place instance outputMAC[1045]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[641]_i_8_n_0.  Did not re-place instance outputMAC[641]_i_8
INFO: [Physopt 32-662] Processed net outputMAC[1041]_i_7_n_0.  Did not re-place instance outputMAC[1041]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[529]_i_1_n_0.  Did not re-place instance outputMAC[529]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[529]_i_2_n_0.  Did not re-place instance outputMAC[529]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[348]_i_7_n_0.  Did not re-place instance outputMAC[348]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[351]_i_16_n_0.  Did not re-place instance outputMAC[351]_i_16
INFO: [Physopt 32-662] Processed net outputMAC[243]_i_6_n_0.  Did not re-place instance outputMAC[243]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[227]_i_2_n_0.  Did not re-place instance outputMAC[227]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[348]_i_13_n_0.  Did not re-place instance outputMAC[348]_i_13
INFO: [Physopt 32-662] Processed net outputMAC[396]_i_6_n_0.  Did not re-place instance outputMAC[396]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[355]_i_1_n_0.  Did not re-place instance outputMAC[355]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[355]_i_4_n_0.  Did not re-place instance outputMAC[355]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[396]_i_1_n_0.  Did not re-place instance outputMAC[396]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[396]_i_3_n_0.  Did not re-place instance outputMAC[396]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[549]_i_4_n_0.  Did not re-place instance outputMAC[549]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[593]_i_7_n_0.  Did not re-place instance outputMAC[593]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[529]_i_4_n_0.  Did not re-place instance outputMAC[529]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[641]_i_9_n_0.  Did not re-place instance outputMAC[641]_i_9
INFO: [Physopt 32-662] Processed net outputMAC[408]_i_6_n_0.  Did not re-place instance outputMAC[408]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[1028]_i_11_n_0.  Did not re-place instance outputMAC[1028]_i_11
INFO: [Physopt 32-662] Processed net outputMAC[600]_i_5_n_0.  Did not re-place instance outputMAC[600]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[600]_i_1_n_0.  Did not re-place instance outputMAC[600]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[600]_i_3_n_0.  Re-placed instance outputMAC[600]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[264].  Did not re-place instance outputMAC_reg[264]
INFO: [Physopt 32-662] Processed net outputMAC7_i_50_n_0.  Did not re-place instance outputMAC7_i_50
INFO: [Physopt 32-662] Processed net outputMAC[702]_i_5_n_0.  Did not re-place instance outputMAC[702]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[439]_i_3_n_0.  Did not re-place instance outputMAC[439]_i_3
INFO: [Physopt 32-663] Processed net outputMAC[710]_i_5_n_0.  Re-placed instance outputMAC[710]_i_5
INFO: [Physopt 32-663] Processed net p_31_out[322].  Re-placed instance outputMAC_reg[656]
INFO: [Physopt 32-663] Processed net outputMAC[734]_i_3_n_0.  Re-placed instance outputMAC[734]_i_3
INFO: [Physopt 32-662] Processed net outputMAC4_i_28_n_0.  Did not re-place instance outputMAC4_i_28
INFO: [Physopt 32-662] Processed net outputMAC[439]_i_1_n_0.  Did not re-place instance outputMAC[439]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[606]_i_1_n_0.  Did not re-place instance outputMAC[606]_i_1
INFO: [Physopt 32-663] Processed net outputMAC[606]_i_2_n_0.  Re-placed instance outputMAC[606]_i_2
INFO: [Physopt 32-662] Processed net outputMAC[404]_i_11_n_0.  Did not re-place instance outputMAC[404]_i_11
INFO: [Physopt 32-662] Processed net outputMAC[256]_i_5_n_0.  Did not re-place instance outputMAC[256]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[256]_i_3_n_0.  Did not re-place instance outputMAC[256]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[384]_i_1_n_0.  Did not re-place instance outputMAC[384]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[384]_i_3_n_0.  Did not re-place instance outputMAC[384]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_7_n_0.  Did not re-place instance outputMAC[350]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[350]_i_13_n_0.  Did not re-place instance outputMAC[350]_i_13
INFO: [Physopt 32-662] Processed net outputMAC[270]_i_1_n_0.  Did not re-place instance outputMAC[270]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[270]_i_3_n_0.  Did not re-place instance outputMAC[270]_i_3
INFO: [Physopt 32-663] Processed net outputMAC[270]_i_6_n_0.  Re-placed instance outputMAC[270]_i_6
INFO: [Physopt 32-662] Processed net outputMAC[483].  Did not re-place instance outputMAC_reg[483]
INFO: [Physopt 32-663] Processed net outputMAC5_i_53_n_0.  Re-placed instance outputMAC5_i_53
INFO: [Physopt 32-662] Processed net outputMAC[495]_i_3_n_0.  Did not re-place instance outputMAC[495]_i_3
INFO: [Physopt 32-662] Processed net outputMAC[495]_i_1_n_0.  Did not re-place instance outputMAC[495]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[526].  Did not re-place instance outputMAC_reg[526]
INFO: [Physopt 32-662] Processed net outputMAC[661].  Did not re-place instance outputMAC_reg[661]
INFO: [Physopt 32-663] Processed net outputMAC4_i_23_n_0.  Re-placed instance outputMAC4_i_23
INFO: [Physopt 32-663] Processed net outputMAC5_i_47_n_0.  Re-placed instance outputMAC5_i_47
INFO: [Physopt 32-662] Processed net outputMAC[594]_i_7_n_0.  Did not re-place instance outputMAC[594]_i_7
INFO: [Physopt 32-662] Processed net outputMAC[558]_i_4_n_0.  Did not re-place instance outputMAC[558]_i_4
INFO: [Physopt 32-663] Processed net outputMAC[622]_i_5_n_0.  Re-placed instance outputMAC[622]_i_5
INFO: [Physopt 32-662] Processed net outputMAC[639].  Did not re-place instance outputMAC_reg[639]
INFO: [Physopt 32-663] Processed net outputMAC4_i_45_n_0.  Re-placed instance outputMAC4_i_45
INFO: [Physopt 32-662] Processed net outputMAC[494]_i_1_n_0.  Did not re-place instance outputMAC[494]_i_1
INFO: [Physopt 32-662] Processed net outputMAC[494]_i_4_n_0.  Did not re-place instance outputMAC[494]_i_4
INFO: [Physopt 32-662] Processed net outputMAC[659].  Did not re-place instance outputMAC_reg[659]
INFO: [Physopt 32-663] Processed net outputMAC4_i_25_n_0.  Re-placed instance outputMAC4_i_25
INFO: [Physopt 32-662] Processed net outputMAC[195].  Did not re-place instance outputMAC_reg[195]
INFO: [Physopt 32-662] Processed net outputMAC7_i_45_n_0.  Did not re-place instance outputMAC7_i_45
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 12 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.693 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2195 ; free virtual = 7982
Phase 11 Placement Based Optimization | Checksum: e6bb4fb5

Time (s): cpu = 00:02:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2195 ; free virtual = 7982

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net outputMAC[211]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net outputMAC[273]_i_2_n_0. Rewired (signal push) outputMAC[513]_i_7_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net outputMAC[317]_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net outputMAC[787]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2194 ; free virtual = 7981
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.693 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2194 ; free virtual = 7981
Phase 12 Rewire | Checksum: fb476e06

Time (s): cpu = 00:02:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2194 ; free virtual = 7981

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net outputMAC[345]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_31_out[130] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[351]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net outputMAC[348]_i_7_n_0 was not replicated.
INFO: [Physopt 32-572] Net outputMAC[351]_i_16_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[243]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[227]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[264] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[439]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[404]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net outputMAC[256]_i_5_n_0 was not replicated.
INFO: [Physopt 32-572] Net outputMAC[256]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[495]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[195] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net outputMAC[669]_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net outputMAC[349]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[349]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net outputMAC[669]_i_5_n_0 was not replicated.
INFO: [Physopt 32-572] Net outputMAC[397]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[291] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net p_31_out[105]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net outputMAC[510]. Replicated 1 times.
INFO: [Physopt 32-572] Net outputMAC[350]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net outputMAC[350]_i_13_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net outputMAC[820]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-571] Net outputMAC[860]_i_14_n_0 was not replicated.
INFO: [Physopt 32-571] Net outputMAC[836]_i_3_n_0 was not replicated.
INFO: [Physopt 32-572] Net outputMAC[270]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net outputMAC[780]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 5 new instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.083 | TNS=-0.656 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2194 ; free virtual = 7981
Phase 13 Critical Cell Optimization | Checksum: 119c6735c

Time (s): cpu = 00:02:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2195 ; free virtual = 7983

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 119c6735c

Time (s): cpu = 00:02:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2195 ; free virtual = 7983

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 15 BRAM Register Optimization | Checksum: 119c6735c

Time (s): cpu = 00:02:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2196 ; free virtual = 7983

Phase 16 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 16 Shift Register Optimization | Checksum: 119c6735c

Time (s): cpu = 00:02:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2196 ; free virtual = 7984

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 119c6735c

Time (s): cpu = 00:02:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2196 ; free virtual = 7984

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 18 BRAM Register Optimization | Checksum: 119c6735c

Time (s): cpu = 00:02:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2196 ; free virtual = 7984

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 119c6735c

Time (s): cpu = 00:02:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2197 ; free virtual = 7984

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net outputMAC[345]_i_7_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC7_n_90.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net p_31_out[130].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[281]_i_2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[784]_i_8_n_0.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC[1028]_i_12_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC5_n_88.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net p_31_out[261].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[640]_i_3_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC5_n_87.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC7_n_84.  Swapped 3 critical pin.
INFO: [Physopt 32-609] Processed net outputMAC[495]_i_8_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net outputMAC[351]_i_14_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[431]_i_3_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net outputMAC[415]_i_12_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net outputMAC7_n_73.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC7_n_104.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC[343]_i_6_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[503]_i_3_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[268].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net p_31_out[132].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net p_31_out[129]_repN.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[1045]_i_7_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC5_n_83.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC[529]_i_2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[348]_i_7_n_0.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC7_n_81.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC[351]_i_16_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC7_n_92.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC[396]_i_3_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[549]_i_4_n_0.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC5_n_102.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC5_n_86.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC[264].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[439]_i_3_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[404]_i_11_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[384]_i_3_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC7_n_83.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC[495]_i_3_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[195].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[349]_i_6_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net outputMAC7_n_86.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net outputMAC[291].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net outputMAC7_n_91.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net outputMAC[350]_i_7_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net outputMAC7_n_85.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC6_n_102.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net outputMAC[513]_i_10_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net outputMAC[340].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[526]_i_9_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC6_n_86.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC2_n_100.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[1004]_i_2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[1035].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[474]_i_2_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC5_n_89.  Swapped 3 critical pin.
INFO: [Physopt 32-609] Processed net outputMAC[344]_i_7_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net outputMAC[348]_i_10_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[652]_i_5_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC5_n_72.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net outputMAC7_n_96.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net outputMAC[1028]_i_13_n_0.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net p_31_out[199].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC2_n_82.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net outputMAC[1022]_i_4_n_0.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 56 nets.  Swapped 80 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.017 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2195 ; free virtual = 7983
Phase 20 Critical Pin Optimization | Checksum: 5b14062b

Time (s): cpu = 00:02:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2195 ; free virtual = 7983

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 21 Very High Fanout Optimization | Checksum: 5b14062b

Time (s): cpu = 00:02:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2195 ; free virtual = 7983

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 5b14062b

Time (s): cpu = 00:02:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2196 ; free virtual = 7983
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2196 ; free virtual = 7983
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.017 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 14ac0f3bd
----- Checksum: : 5b14062b : efaced92 

Time (s): cpu = 00:02:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2197 ; free virtual = 7984
INFO: [Common 17-83] Releasing license: Implementation
696 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1875.973 ; gain = 5.004 ; free physical = 2197 ; free virtual = 7984
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1875.973 ; gain = 0.000 ; free physical = 2189 ; free virtual = 7984
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 56dc8c3 ConstDB: 0 ShapeSum: 0 RouteDB: efaced92

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inputVector[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inputVector[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inputVector[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[197]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[197]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[270]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[270]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[277]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[277]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[241]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[241]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[259]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[259]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[276]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[276]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[258]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[258]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[275]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[275]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[257]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[257]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[274]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[274]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[256]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[256]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[278]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[278]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[260]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[260]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[224]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[224]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[208]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[208]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[285]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[285]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[267]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[267]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[284]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[284]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[248]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[248]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[266]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[266]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[283]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[283]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[265]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[265]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[282]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[282]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[264]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[264]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "weightRow[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "weightRow[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: c6f9c6be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1930.691 ; gain = 54.719 ; free physical = 2077 ; free virtual = 7866

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c6f9c6be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1930.691 ; gain = 54.719 ; free physical = 2076 ; free virtual = 7865

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c6f9c6be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1941.680 ; gain = 65.707 ; free physical = 2047 ; free virtual = 7836
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1286eb3eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1948.734 ; gain = 72.762 ; free physical = 2041 ; free virtual = 7830
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.158  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 16d3ececa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1962.734 ; gain = 86.762 ; free physical = 2027 ; free virtual = 7816

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1488cc801

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1999 ; free virtual = 7788

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1662
 Number of Nodes with overlaps = 570
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 115532ea0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1898 ; free virtual = 7686
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.465 | TNS=-17.506| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 567a98a7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1902 ; free virtual = 7690

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 45005301

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1899 ; free virtual = 7687
Phase 4.1.2 GlobIterForTiming | Checksum: 9b80d65d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1907 ; free virtual = 7696
Phase 4.1 Global Iteration 0 | Checksum: 9b80d65d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1900 ; free virtual = 7689

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1079
 Number of Nodes with overlaps = 406
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ace1cff5

Time (s): cpu = 00:01:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1993 ; free virtual = 7782
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.282 | TNS=-5.303 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 169498eaf

Time (s): cpu = 00:01:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1992 ; free virtual = 7781

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 152cfdaeb

Time (s): cpu = 00:01:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1995 ; free virtual = 7783
Phase 4.2.2 GlobIterForTiming | Checksum: 1f8dc9620

Time (s): cpu = 00:01:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1993 ; free virtual = 7781
Phase 4.2 Global Iteration 1 | Checksum: 1f8dc9620

Time (s): cpu = 00:01:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 1993 ; free virtual = 7781

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1598
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: b30bc5a9

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2014 ; free virtual = 7803
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.305 | TNS=-5.779 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18a2f5170

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2014 ; free virtual = 7803
Phase 4 Rip-up And Reroute | Checksum: 18a2f5170

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2014 ; free virtual = 7803

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18a2f5170

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2012 ; free virtual = 7801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.282 | TNS=-5.303 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1315bc2b9

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2019 ; free virtual = 7808
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.282 | TNS=-4.814 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.3 Update Timing
Phase 5.1.3 Update Timing | Checksum: 19361360f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2019 ; free virtual = 7808
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.282 | TNS=-4.812 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19361360f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2019 ; free virtual = 7808

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19361360f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2019 ; free virtual = 7808
Phase 5 Delay and Skew Optimization | Checksum: 19361360f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2019 ; free virtual = 7808

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 217f731d3

Time (s): cpu = 00:01:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2019 ; free virtual = 7808
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.282 | TNS=-4.812 | WHS=0.166  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 217f731d3

Time (s): cpu = 00:01:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2019 ; free virtual = 7808

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 199afdd91

Time (s): cpu = 00:01:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2020 ; free virtual = 7809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.282 | TNS=-4.812 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 199afdd91

Time (s): cpu = 00:01:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2020 ; free virtual = 7809

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.04277 %
  Global Horizontal Routing Utilization  = 3.29091 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y32 -> INT_R_X25Y32
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y31 -> INT_R_X41Y31
   INT_R_X59Y20 -> INT_R_X59Y20
Phase 8 Route finalize | Checksum: 199afdd91

Time (s): cpu = 00:01:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2020 ; free virtual = 7809

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 199afdd91

Time (s): cpu = 00:01:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2020 ; free virtual = 7809

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 145b53c5c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2019 ; free virtual = 7808

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1991.734 ; gain = 0.000 ; free physical = 2020 ; free virtual = 7809
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.021. For the most accurate timing information please run report_timing.
Phase 11 Incr Placement Change | Checksum: 145b53c5c

Time (s): cpu = 00:01:44 ; elapsed = 00:00:40 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2008 ; free virtual = 7796

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
Phase 12 Build RT Design | Checksum: e2ca8431

Time (s): cpu = 00:01:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1991.734 ; gain = 115.762 ; free physical = 2016 ; free virtual = 7805

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: c169af1b

Time (s): cpu = 00:01:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2020 ; free virtual = 7808

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1f597a009

Time (s): cpu = 00:01:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2020 ; free virtual = 7809
 Number of Nodes with overlaps = 0

Phase 13.3 Update Timing
Phase 13.3 Update Timing | Checksum: 2895b36c1

Time (s): cpu = 00:01:48 ; elapsed = 00:00:42 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2018 ; free virtual = 7807
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.059 | WHS=0.158  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 2abb70086

Time (s): cpu = 00:01:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2018 ; free virtual = 7806

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 227af7059

Time (s): cpu = 00:01:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2020 ; free virtual = 7808

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 681
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 15.1.1 Update Timing
Phase 15.1.1 Update Timing | Checksum: 140b763ef

Time (s): cpu = 00:02:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2104 ; free virtual = 7892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.295 | TNS=-4.999 | WHS=N/A    | THS=N/A    |


Phase 15.1.2 GlobIterForTiming

Phase 15.1.2.1 Update Timing
Phase 15.1.2.1 Update Timing | Checksum: 12d7e73de

Time (s): cpu = 00:02:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2102 ; free virtual = 7891

Phase 15.1.2.2 Fast Budgeting
Phase 15.1.2.2 Fast Budgeting | Checksum: 162cb1ea2

Time (s): cpu = 00:02:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2100 ; free virtual = 7889
Phase 15.1.2 GlobIterForTiming | Checksum: 171efe556

Time (s): cpu = 00:02:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2102 ; free virtual = 7890
Phase 15.1 Global Iteration 0 | Checksum: 171efe556

Time (s): cpu = 00:02:09 ; elapsed = 00:00:47 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2102 ; free virtual = 7890

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 1521
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 15.2.1 Update Timing
Phase 15.2.1 Update Timing | Checksum: d9cb572c

Time (s): cpu = 00:02:23 ; elapsed = 00:00:51 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2102 ; free virtual = 7891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.237 | TNS=-1.845 | WHS=N/A    | THS=N/A    |


Phase 15.2.2 GlobIterForTiming

Phase 15.2.2.1 Update Timing
Phase 15.2.2.1 Update Timing | Checksum: 1b271ea27

Time (s): cpu = 00:02:23 ; elapsed = 00:00:51 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2101 ; free virtual = 7890

Phase 15.2.2.2 Fast Budgeting
Phase 15.2.2.2 Fast Budgeting | Checksum: 20b16b964

Time (s): cpu = 00:02:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2101 ; free virtual = 7890
Phase 15.2.2 GlobIterForTiming | Checksum: 171ab0260

Time (s): cpu = 00:02:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2099 ; free virtual = 7888
Phase 15.2 Global Iteration 1 | Checksum: 171ab0260

Time (s): cpu = 00:02:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2100 ; free virtual = 7889

Phase 15.3 Global Iteration 2
 Number of Nodes with overlaps = 1675
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 15.3.1 Update Timing
Phase 15.3.1 Update Timing | Checksum: 1286d9aad

Time (s): cpu = 00:02:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2097 ; free virtual = 7886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-2.015 | WHS=N/A    | THS=N/A    |


Phase 15.3.2 GlobIterForTiming

Phase 15.3.2.1 Update Timing
Phase 15.3.2.1 Update Timing | Checksum: 2a7d6f46b

Time (s): cpu = 00:02:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2091 ; free virtual = 7880

Phase 15.3.2.2 Fast Budgeting
Phase 15.3.2.2 Fast Budgeting | Checksum: 26cb0d324

Time (s): cpu = 00:02:45 ; elapsed = 00:00:59 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2086 ; free virtual = 7875
Phase 15.3.2 GlobIterForTiming | Checksum: 1af21f144

Time (s): cpu = 00:02:46 ; elapsed = 00:01:00 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2085 ; free virtual = 7874
Phase 15.3 Global Iteration 2 | Checksum: 1af21f144

Time (s): cpu = 00:02:46 ; elapsed = 00:01:00 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2085 ; free virtual = 7874

Phase 15.4 Global Iteration 3
 Number of Nodes with overlaps = 1575
 Number of Nodes with overlaps = 426
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 15.4.1 Update Timing
Phase 15.4.1 Update Timing | Checksum: 1244145be

Time (s): cpu = 00:03:16 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.207 | TNS=-0.821 | WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 1594613cf

Time (s): cpu = 00:03:16 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7912
Phase 15 Rip-up And Reroute | Checksum: 1594613cf

Time (s): cpu = 00:03:16 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7912

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1594613cf

Time (s): cpu = 00:03:17 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-2.015 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.2 Update Timing
Phase 16.1.2 Update Timing | Checksum: 20e64e89a

Time (s): cpu = 00:03:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2104 ; free virtual = 7910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.178 | TNS=-1.395 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.3 Update Timing
Phase 16.1.3 Update Timing | Checksum: 1ac930b5a

Time (s): cpu = 00:03:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.178 | TNS=-1.387 | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 1ac930b5a

Time (s): cpu = 00:03:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7912

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1ac930b5a

Time (s): cpu = 00:03:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7912
Phase 16 Delay and Skew Optimization | Checksum: 1ac930b5a

Time (s): cpu = 00:03:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7912

Phase 17 Post Hold Fix

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 1549e5fb5

Time (s): cpu = 00:03:19 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2104 ; free virtual = 7911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.178 | TNS=-1.387 | WHS=0.166  | THS=0.000  |

Phase 17 Post Hold Fix | Checksum: 1549e5fb5

Time (s): cpu = 00:03:19 ; elapsed = 00:01:08 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2104 ; free virtual = 7911

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 19ec0de66

Time (s): cpu = 00:03:20 ; elapsed = 00:01:09 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2106 ; free virtual = 7912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.178 | TNS=-1.387 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 19ec0de66

Time (s): cpu = 00:03:20 ; elapsed = 00:01:09 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2106 ; free virtual = 7912

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.06462 %
  Global Horizontal Routing Utilization  = 3.3439 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y33 -> INT_R_X25Y33
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 19 Route finalize | Checksum: 19ec0de66

Time (s): cpu = 00:03:20 ; elapsed = 00:01:09 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2106 ; free virtual = 7913

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 19ec0de66

Time (s): cpu = 00:03:20 ; elapsed = 00:01:09 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2105 ; free virtual = 7911

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 263716415

Time (s): cpu = 00:03:20 ; elapsed = 00:01:09 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2133 ; free virtual = 7939

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.173 | TNS=-1.306 | WHS=0.167  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 2799fec79

Time (s): cpu = 00:03:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2149 ; free virtual = 7955
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2149 ; free virtual = 7956

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
730 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1991.738 ; gain = 115.766 ; free physical = 2150 ; free virtual = 7956
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1991.738 ; gain = 0.000 ; free physical = 2140 ; free virtual = 7956
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josefonseca/Documents/thesis/verilog/dot_prod/Synth_dot_prod/Synth_dot_prod.runs/impl_6/dot_prod_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 12fbf2e41
----- Checksum: : d3fcde24 : 5bc2501d 

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2079.805 ; gain = 0.000 ; free physical = 2098 ; free virtual = 7912
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.805 ; gain = 0.000 ; free physical = 2098 ; free virtual = 7912

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.173 | TNS=-1.306 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[236]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[443]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[494]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[494]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[494]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[494]_i_9_n_0. Critial path length was reduced through logic transformation on cell outputMAC[494]_i_9_comp.
INFO: [Physopt 32-735] Processed net outputMAC[398]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.143 | TNS=-1.229 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[473]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net p_31_out[218]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.142 | TNS=-1.221 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[218]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[473]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[473]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[473]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.105 | TNS=-1.080 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[137]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[281]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[281]_i_4_n_0. Critial path length was reduced through logic transformation on cell outputMAC[281]_i_4_comp.
INFO: [Physopt 32-735] Processed net outputMAC[409]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.097 | TNS=-0.977 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-710] Processed net outputMAC[494]_i_9_n_0. Critial path length was reduced through logic transformation on cell outputMAC[494]_i_9_comp_1.
INFO: [Physopt 32-735] Processed net outputMAC[514]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.092 | TNS=-0.919 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[335]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[335]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[335]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[335]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.091 | TNS=-0.826 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[166]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[348]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[348]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[348]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.085 | TNS=-0.739 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[294]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[609]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[609]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[609]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-0.735 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-710] Processed net outputMAC[609]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[609]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net outputMAC[609]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.076 | TNS=-0.654 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[1029]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[1029]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[1029]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[1029]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.074 | TNS=-0.578 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[772]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[772]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[772]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[772]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.067 | TNS=-0.504 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[476]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[476]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[476]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[476]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.062 | TNS=-0.438 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[362]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[362]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[362]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[362]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.060 | TNS=-0.375 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[375]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_31_out[111]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[375]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[375]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[375]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.058 | TNS=-0.316 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[373]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[373]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[373]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[373]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.055 | TNS=-0.340 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[343]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[343]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[343]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[343]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.039 | TNS=-0.284 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[475]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[475]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[475]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[475]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.030 | TNS=-0.245 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[328]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[328]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[328]_i_3_n_0. Critial path length was reduced through logic transformation on cell outputMAC[328]_i_3_comp.
INFO: [Physopt 32-735] Processed net outputMAC[456]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.030 | TNS=-0.211 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[237]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[495]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[495]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[495]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[495]_i_10_n_0. Critial path length was reduced through logic transformation on cell outputMAC[495]_i_10_comp.
INFO: [Physopt 32-735] Processed net outputMAC[515]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.027 | TNS=-0.195 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-710] Processed net outputMAC[373]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[373]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net outputMAC[373]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.026 | TNS=-0.169 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[599]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_31_out[323]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[599]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[599]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[599]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.025 | TNS=-0.142 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[511]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[511]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[511]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[511]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.025 | TNS=-0.117 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[622]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[622]_i_5_n_0. Critial path length was reduced through logic transformation on cell outputMAC[622]_i_5_comp.
INFO: [Physopt 32-735] Processed net outputMAC[654]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.023 | TNS=-0.104 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[217]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[456]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[456]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[456]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.022 | TNS=-0.081 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[409]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[409]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[409]_i_4_n_0. Critial path length was reduced through logic transformation on cell outputMAC[409]_i_4_comp.
INFO: [Physopt 32-735] Processed net outputMAC[409]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.018 | TNS=-0.058 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[201]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[421]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[421]_i_2_n_0. Critial path length was reduced through logic transformation on cell outputMAC[421]_i_2_comp.
INFO: [Physopt 32-735] Processed net outputMAC[421]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.012 | TNS=-0.040 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[597]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net outputMAC[597]_i_1_n_0. Critial path length was reduced through logic transformation on cell outputMAC[597]_i_1_comp.
INFO: [Physopt 32-735] Processed net outputMAC[597]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.012 | TNS=-0.034 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net p_31_out[236]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_31_out[218]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[494]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[622]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[558]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[594]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC5_n_93. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC5_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net outputMAC[494]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.008 | TNS=-0.008 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-702] Processed net outputMAC[302]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_31_out[111]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[302]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[494]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[350]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC[350]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net outputMAC7_n_85. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net outputMAC7_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.167 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.167 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 15c7c5a26
----- Checksum: : b2c4af45 : a9b7aae1 

Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 2135.832 ; gain = 56.027 ; free physical = 1948 ; free virtual = 7774
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.832 ; gain = 0.000 ; free physical = 1948 ; free virtual = 7774
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.167 | THS=0.000 |
Ending Physical Synthesis Task | Checksum: 15c7c5a26
----- Checksum: : b2c4af45 : a9b7aae1 

Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 2135.832 ; gain = 56.027 ; free physical = 1947 ; free virtual = 7773
INFO: [Common 17-83] Releasing license: Implementation
881 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 2135.832 ; gain = 56.027 ; free physical = 1949 ; free virtual = 7775
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2135.832 ; gain = 0.000 ; free physical = 1937 ; free virtual = 7772
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Common 17-206] Exiting Vivado at Tue Jul 12 15:09:30 2016...
