; Memory configuration file examples 
; As an example, the Micron DDR3-1333_4Gb_8B_x8 memory chip is defined
 
;================================================================================
; Interface specifications

; 666 MHz clock (1333 MT/s DDR). Clock period = 1.5 ns
CLK 1466

; Multipler. 1 for DDR, 2 for DDR2, 4 for DDR3
;MULT 4

; Data Rate. 1 for SDR, 2 for DDR
RATE 2

; Bus width in bits. JEDEC standard is 64-bits
BusWidth 64

; Number of bits provided by each device in a rank
; Number of devices is calculated using BusWidth / DeviceWidth.
DeviceWidth 8

; Number of bits per clock cycle
;BPC 8

CPUFreq 2600
;================================================================================

;********************************************************************************
; General memory system configuration

; Number of banks per rank 
BANKS 16

BANKGROUPS 4
; Number of ranks per channel
RANKS 2

; Number of channels in the system
CHANNELS 2

; Number of rows in one bank
ROWS 2048

; Number of VISIBLE columns in one LOGIC bank 
COLS 1024
RBSize 1024
; whether enable sub-array level parallelism (SALP)
; options: 
;   No SALP: MATHeight = ROWS
;   SALP: number of subarrays = ROWS / MATHeight
MATHeight 2048

; Whether use refresh? 
UseRefresh true
OffChipLatency 29
; the refresh granularity (the number of banks refreshed together in a rank)
; this must NOT be 0 when UseRefresh is true
BanksPerRefresh 16

; RefreshRows is the number of rows to refresh per refresh operation 
; for example, RefreshRows = ROWS/8192 for DRAM
RefreshRows 16

; the number of refresh that can be delayed
; options: 1 -- 8 (DDR-3 defines the maximum 9*tREFI)
; when 1 is applied, immediate refresh is used, otherwise the refresh can be
; delayed
DelayedRefreshThreshold 1; 
;********************************************************************************

;================================================================================
; Memory device timing parameters (in memory cycle) 

tBURST 4 ; length of data burst
;tBURST 16 ; length of data burst
tCMD 1
tRAS 47
tRCD 21
tAL 0
tCCD_L 8
tCCD_L_WR 8
tCCD_S 4
tCWD 20
tWTR_L 11
tWTR_S 4
tWR 22
tRP 21
tCAS 21; tCAS is also known as tCL

tRTRS 1 ; for DDR-1, tRTRS can be 0
tRTP 11
tRFC 514
tOST 1 ; ODT switching time

tRRDR_L 8 ; tRRDR is used for tRRD by default
tRRDR_S 4 ; tRRDR is used for tRRD by default
tRRDW 5 ; not use

; Row Activation Window (RAW), which specifies the maximum Activation in a
; rolling window. tRAW is the corresponding window width (in cycle).
; Options:
;   for 2D DRAM, RAW = 4, Four Activation Window (FAW)
;   for WideI/O DRAM, RAW = 2, Two Activation Window (TAW)
RAW 4
tRAW 31

; powerdown mode enter and exit 
tRDPDEN 24
tWRPDEN 42
tWRAPDEN 43
tPD 7
tXP 8
tXPDLL 17
tXS 480 
tXSDLL 854

; refresh window between two refreshes to a cell (in cycle, e.g., 64ms/tCK)
; options: for DDR3, 64ms (normal) or 32ms (thermal extended)
;          for LPDDR3, 32ms (normal) or 16ms (thermal extended)
;          for 3D DRAM, 32ms/16ms/8ms are all possible
tREFW 93841642
;================================================================================

;********************************************************************************
; Memory device energy and power parameters
 
; Read/write values are in nano Joules
; NOTES:
;   NVSIM energy is per word
;   Erd is the read energy from a single mat
;   Ewr is the write energy (SET or RESET, they are the same)
;   These values are the energys required to read a page into a row buffer.
;
;   Other energy values are taken from CACTI
;

; whether use low power mode?
;UseLowPower true
EnergyModel current
; PowerDown mode 
; Option:
;    FASTEXIT: Precharge PowerDown with Fast Exit
;    SLOWEXIT: Precharge PowerDown with Slow Exit
;    <TO DO>: extend to support more power down mode 
PowerDownMode FASTEXIT

EnergyModel current

; Subarray write energy per bit
Ewrpb 0.000202

Erd 3.405401
Eopenrd 1.081080
Ewr 1.023750
Eref 38.558533
Eactstdby 0.090090
Eprestdby 0.083333
Epda 0.000000
Epdpf 0.078829
Epdps 0.000000

; DRAM style power calculation. All values below in mA, taken from datasheet.

Voltage 1.5

EIDD0 85 
EIDD1 54
EIDD2P0 30
EIDD2P1 30
EIDD2N 37
EIDD2NT 37
EIDD3P 35
EIDD3N 40
EIDD4R 160
EIDD4W 165
EIDD5B 200
EIDD6 12
;********************************************************************************

;================================================================================
; Memory controller parameters

; Specify which memory controller to use
; options: PerfectMemory, FCFS, FRFCFS, FRFCFS-WQF, DRC (for 3D DRAM Cache)
MEM_CTL FRFCFS

;Use Tag Cache (AKA Channel 0 as a DRAM media cache)
TAGCACHE false

; whether dump the memory request trace?
CTL_DUMP false

; whether use close-page row buffer management policy?
; options: 
;   0--Open-Page, the row will be closed until a row buffer miss occurs
;   1--Relaxed Close-Page, the row will be closed if no other row buffer hit exists
;   2--Restricted Close-Page, the row will be closed immediately, no row
;      buffer hit can be exploited
ClosePage 0

; command scheduling scheme
; options: 0--fixed priority, 1--rank first round-robin, 2--bank first round-robin
ScheduleScheme 2

Decoder Default

; address mapping scheme
; options: SA:R:RK:BK:CH:C (SA-Subarray, R-row, C:column, BK:bank, RK:rank, CH:channel)
AddressMappingScheme SA:R:RK:BK:CH:C

; interconnect between controller and memory chips
; options: OffChipBus (for 2D), OnChipBus (for 3D)
INTERCONNECT OffChipBus

; FRFCFS-WQF specific parameters
QueueSize 512

ReadQueueSize 24 ; 32 ; read queue size

WriteQueueSize 24 ; 32 ; write queue size

HighWaterMark 24  ; write drain high watermark. write drain is triggerred if it is reached

LowWaterMark 12 ;16 ; write drain low watermark. write drain is stopped if it is reached
;LogLevel 7
;================================================================================

;********************************************************************************
; Simulation control parameters
;
PrintGraphs false
PrintPreTrace false
PreTraceFile mcf.trace
EchoPreTrace false
PeriodicStatsInterval 100000000

TraceReader NVMainTrace
;********************************************************************************

;================================================================================
; Endurance model parameters
; This is used for Non-volatile memory

EnduranceModel NullModel
EnduranceDist Normal
EnduranceDistMean 1000000 
EnduranceDistVariance  100000
FlipNWriteGranularity 32

; Everything below this can be overridden for heterogeneous channels
;CONFIG_CHANNEL0 lp_rram.config
;CONFIG_CHANNEL1 hp_rram.config

; whether set the DRAM in powerdown mode at the beginning?
InitPD false

;StatsFile parallel_hybrid.stats
IgnoreData true
;================================================================================

;AddHook PostTrace
;PostTraceFile drampower2.trace
;PostTraceWriter DRAMPower2Trace
;DRAMPower2XML nvmain_config.xml 

