// Seed: 2667600073
module module_0 #(
    parameter id_5 = 32'd95
) (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  input id_1;
  always @(posedge 1) begin
    id_1 <= 1;
  end
  type_6(
      1, 1, (!id_1 && 1)
  );
  logic id_4;
  genvar _id_5;
  type_8(
      1, (1), 1
  );
  assign id_2[id_5] = 1'b0;
  type_9(
      1, 1, id_3
  );
  assign id_1 = 1;
  assign id_4 = id_2;
endmodule
