

================================================================
== Vivado HLS Report for 'towerMerge_top'
================================================================
* Date:           Fri Jul 17 03:54:21 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        towerMerge
* Solution:       fullpipeline
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     1.682|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------+-----+-----+-----+-----+----------+
        |                             |             |  Latency  |  Interval | Pipeline |
        |           Instance          |    Module   | min | max | min | max |   Type   |
        +-----------------------------+-------------+-----+-----+-----+-----+----------+
        |call_ret_stitchInPhi_fu_250  |stitchInPhi  |    0|    0|    1|    1| function |
        +-----------------------------+-------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      108|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|     6443|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      444|    -|
|Register             |        -|      -|     9282|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     9282|     6995|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        1|        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------+---------+-------+---+------+-----+
    |           Instance          |    Module   | BRAM_18K| DSP48E| FF|  LUT | URAM|
    +-----------------------------+-------------+---------+-------+---+------+-----+
    |call_ret_stitchInPhi_fu_250  |stitchInPhi  |        0|      0|  0|  6443|    0|
    +-----------------------------+-------------+---------+-------+---+------+-----+
    |Total                        |             |        0|      0|  0|  6443|    0|
    +-----------------------------+-------------+---------+-------+---+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |link_in_0_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |link_in_0_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |link_in_1_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |link_in_1_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |link_in_2_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |link_in_2_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |link_in_3_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |link_in_3_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |link_out_0_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |link_out_0_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |link_out_1_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |link_out_1_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |link_out_2_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |link_out_2_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |link_out_3_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |link_out_3_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |link_in_0_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |link_in_1_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |link_in_2_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |link_in_3_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |link_out_0_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |link_out_1_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |link_out_2_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |link_out_3_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_io                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 108|          38|          31|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |link_in_0_TDATA_blk_n           |   9|          2|    1|          2|
    |link_in_0_V_data_V_0_data_out   |   9|          2|  576|       1152|
    |link_in_0_V_data_V_0_state      |  15|          3|    2|          6|
    |link_in_0_V_last_V_0_state      |  15|          3|    2|          6|
    |link_in_1_TDATA_blk_n           |   9|          2|    1|          2|
    |link_in_1_V_data_V_0_data_out   |   9|          2|  576|       1152|
    |link_in_1_V_data_V_0_state      |  15|          3|    2|          6|
    |link_in_1_V_last_V_0_state      |  15|          3|    2|          6|
    |link_in_2_TDATA_blk_n           |   9|          2|    1|          2|
    |link_in_2_V_data_V_0_data_out   |   9|          2|  576|       1152|
    |link_in_2_V_data_V_0_state      |  15|          3|    2|          6|
    |link_in_2_V_last_V_0_state      |  15|          3|    2|          6|
    |link_in_3_TDATA_blk_n           |   9|          2|    1|          2|
    |link_in_3_V_data_V_0_data_out   |   9|          2|  576|       1152|
    |link_in_3_V_data_V_0_state      |  15|          3|    2|          6|
    |link_in_3_V_last_V_0_state      |  15|          3|    2|          6|
    |link_out_0_TDATA_blk_n          |   9|          2|    1|          2|
    |link_out_0_V_data_V_1_data_out  |   9|          2|  576|       1152|
    |link_out_0_V_data_V_1_state     |  15|          3|    2|          6|
    |link_out_0_V_last_V_1_state     |  15|          3|    2|          6|
    |link_out_0_V_user_V_1_state     |  15|          3|    2|          6|
    |link_out_1_TDATA_blk_n          |   9|          2|    1|          2|
    |link_out_1_V_data_V_1_data_out  |   9|          2|  576|       1152|
    |link_out_1_V_data_V_1_state     |  15|          3|    2|          6|
    |link_out_1_V_last_V_1_state     |  15|          3|    2|          6|
    |link_out_1_V_user_V_1_state     |  15|          3|    2|          6|
    |link_out_2_TDATA_blk_n          |   9|          2|    1|          2|
    |link_out_2_V_data_V_1_data_out  |   9|          2|  576|       1152|
    |link_out_2_V_data_V_1_state     |  15|          3|    2|          6|
    |link_out_2_V_last_V_1_state     |  15|          3|    2|          6|
    |link_out_2_V_user_V_1_state     |  15|          3|    2|          6|
    |link_out_3_TDATA_blk_n          |   9|          2|    1|          2|
    |link_out_3_V_data_V_1_data_out  |   9|          2|  576|       1152|
    |link_out_3_V_data_V_1_state     |  15|          3|    2|          6|
    |link_out_3_V_last_V_1_state     |  15|          3|    2|          6|
    |link_out_3_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 444|         92| 4656|       9352|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |link_in_0_V_data_V_0_payload_A   |  576|   0|  576|          0|
    |link_in_0_V_data_V_0_payload_B   |  576|   0|  576|          0|
    |link_in_0_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |link_in_0_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |link_in_0_V_data_V_0_state       |    2|   0|    2|          0|
    |link_in_0_V_last_V_0_state       |    2|   0|    2|          0|
    |link_in_1_V_data_V_0_payload_A   |  576|   0|  576|          0|
    |link_in_1_V_data_V_0_payload_B   |  576|   0|  576|          0|
    |link_in_1_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |link_in_1_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |link_in_1_V_data_V_0_state       |    2|   0|    2|          0|
    |link_in_1_V_last_V_0_state       |    2|   0|    2|          0|
    |link_in_2_V_data_V_0_payload_A   |  576|   0|  576|          0|
    |link_in_2_V_data_V_0_payload_B   |  576|   0|  576|          0|
    |link_in_2_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |link_in_2_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |link_in_2_V_data_V_0_state       |    2|   0|    2|          0|
    |link_in_2_V_last_V_0_state       |    2|   0|    2|          0|
    |link_in_3_V_data_V_0_payload_A   |  576|   0|  576|          0|
    |link_in_3_V_data_V_0_payload_B   |  576|   0|  576|          0|
    |link_in_3_V_data_V_0_sel_rd      |    1|   0|    1|          0|
    |link_in_3_V_data_V_0_sel_wr      |    1|   0|    1|          0|
    |link_in_3_V_data_V_0_state       |    2|   0|    2|          0|
    |link_in_3_V_last_V_0_state       |    2|   0|    2|          0|
    |link_out_0_V_data_V_1_payload_A  |  576|   0|  576|          0|
    |link_out_0_V_data_V_1_payload_B  |  576|   0|  576|          0|
    |link_out_0_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_0_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |link_out_0_V_data_V_1_state      |    2|   0|    2|          0|
    |link_out_0_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_0_V_last_V_1_state      |    2|   0|    2|          0|
    |link_out_0_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_0_V_user_V_1_state      |    2|   0|    2|          0|
    |link_out_1_V_data_V_1_payload_A  |  576|   0|  576|          0|
    |link_out_1_V_data_V_1_payload_B  |  576|   0|  576|          0|
    |link_out_1_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_1_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |link_out_1_V_data_V_1_state      |    2|   0|    2|          0|
    |link_out_1_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_1_V_last_V_1_state      |    2|   0|    2|          0|
    |link_out_1_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_1_V_user_V_1_state      |    2|   0|    2|          0|
    |link_out_2_V_data_V_1_payload_A  |  576|   0|  576|          0|
    |link_out_2_V_data_V_1_payload_B  |  576|   0|  576|          0|
    |link_out_2_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_2_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |link_out_2_V_data_V_1_state      |    2|   0|    2|          0|
    |link_out_2_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_2_V_last_V_1_state      |    2|   0|    2|          0|
    |link_out_2_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_2_V_user_V_1_state      |    2|   0|    2|          0|
    |link_out_3_V_data_V_1_payload_A  |  576|   0|  576|          0|
    |link_out_3_V_data_V_1_payload_B  |  576|   0|  576|          0|
    |link_out_3_V_data_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_3_V_data_V_1_sel_wr     |    1|   0|    1|          0|
    |link_out_3_V_data_V_1_state      |    2|   0|    2|          0|
    |link_out_3_V_last_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_3_V_last_V_1_state      |    2|   0|    2|          0|
    |link_out_3_V_user_V_1_sel_rd     |    1|   0|    1|          0|
    |link_out_3_V_user_V_1_state      |    2|   0|    2|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 9282|   0| 9282|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    towerMerge_top   | return value |
|link_out_0_TREADY  |  in |    1|    axis    | link_out_0_V_last_V |    pointer   |
|link_out_0_TVALID  | out |    1|    axis    | link_out_0_V_last_V |    pointer   |
|link_out_0_TLAST   | out |    1|    axis    | link_out_0_V_last_V |    pointer   |
|link_out_1_TREADY  |  in |    1|    axis    | link_out_1_V_last_V |    pointer   |
|link_out_1_TVALID  | out |    1|    axis    | link_out_1_V_last_V |    pointer   |
|link_out_1_TLAST   | out |    1|    axis    | link_out_1_V_last_V |    pointer   |
|link_out_2_TREADY  |  in |    1|    axis    | link_out_2_V_last_V |    pointer   |
|link_out_2_TVALID  | out |    1|    axis    | link_out_2_V_last_V |    pointer   |
|link_out_2_TLAST   | out |    1|    axis    | link_out_2_V_last_V |    pointer   |
|link_out_3_TREADY  |  in |    1|    axis    | link_out_3_V_last_V |    pointer   |
|link_out_3_TVALID  | out |    1|    axis    | link_out_3_V_last_V |    pointer   |
|link_out_3_TLAST   | out |    1|    axis    | link_out_3_V_last_V |    pointer   |
|link_in_0_TDATA    |  in |  576|    axis    |  link_in_0_V_data_V |    pointer   |
|link_in_0_TVALID   |  in |    1|    axis    |  link_in_0_V_last_V |    pointer   |
|link_in_0_TREADY   | out |    1|    axis    |  link_in_0_V_last_V |    pointer   |
|link_in_0_TLAST    |  in |    1|    axis    |  link_in_0_V_last_V |    pointer   |
|link_in_1_TDATA    |  in |  576|    axis    |  link_in_1_V_data_V |    pointer   |
|link_in_1_TVALID   |  in |    1|    axis    |  link_in_1_V_last_V |    pointer   |
|link_in_1_TREADY   | out |    1|    axis    |  link_in_1_V_last_V |    pointer   |
|link_in_1_TLAST    |  in |    1|    axis    |  link_in_1_V_last_V |    pointer   |
|link_in_2_TDATA    |  in |  576|    axis    |  link_in_2_V_data_V |    pointer   |
|link_in_2_TVALID   |  in |    1|    axis    |  link_in_2_V_last_V |    pointer   |
|link_in_2_TREADY   | out |    1|    axis    |  link_in_2_V_last_V |    pointer   |
|link_in_2_TLAST    |  in |    1|    axis    |  link_in_2_V_last_V |    pointer   |
|link_in_3_TDATA    |  in |  576|    axis    |  link_in_3_V_data_V |    pointer   |
|link_in_3_TVALID   |  in |    1|    axis    |  link_in_3_V_last_V |    pointer   |
|link_in_3_TREADY   | out |    1|    axis    |  link_in_3_V_last_V |    pointer   |
|link_in_3_TLAST    |  in |    1|    axis    |  link_in_3_V_last_V |    pointer   |
|link_in_0_TUSER    |  in |    8|    axis    |  link_in_0_V_user_V |    pointer   |
|link_in_1_TUSER    |  in |    8|    axis    |  link_in_1_V_user_V |    pointer   |
|link_in_2_TUSER    |  in |    8|    axis    |  link_in_2_V_user_V |    pointer   |
|link_in_3_TUSER    |  in |    8|    axis    |  link_in_3_V_user_V |    pointer   |
|link_out_0_TDATA   | out |  576|    axis    | link_out_0_V_data_V |    pointer   |
|link_out_1_TDATA   | out |  576|    axis    | link_out_1_V_data_V |    pointer   |
|link_out_2_TDATA   | out |  576|    axis    | link_out_2_V_data_V |    pointer   |
|link_out_3_TDATA   | out |  576|    axis    | link_out_3_V_data_V |    pointer   |
|link_out_0_TUSER   | out |    8|    axis    | link_out_0_V_user_V |    pointer   |
|link_out_1_TUSER   | out |    8|    axis    | link_out_1_V_user_V |    pointer   |
|link_out_2_TUSER   | out |    8|    axis    | link_out_2_V_user_V |    pointer   |
|link_out_3_TUSER   | out |    8|    axis    | link_out_3_V_user_V |    pointer   |
+-------------------+-----+-----+------------+---------------------+--------------+

