
---------- Begin Simulation Statistics ----------
final_tick                               746791342500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75685                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701940                       # Number of bytes of host memory used
host_op_rate                                    75911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8997.36                       # Real time elapsed on the host
host_tick_rate                               83001193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680961301                       # Number of instructions simulated
sim_ops                                     682998908                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.746791                       # Number of seconds simulated
sim_ticks                                746791342500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.462893                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               84637024                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            99033652                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9671376                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        131510425                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          13018986                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       13139027                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          120041                       # Number of indirect misses.
system.cpu0.branchPred.lookups              167837777                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083143                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018210                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6029501                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151188570                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26237536                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       65998262                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623571703                       # Number of instructions committed
system.cpu0.commit.committedOps             624591204                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1112804653                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.561277                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.455948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    845860749     76.01%     76.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    150439009     13.52%     89.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39279279      3.53%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     30107520      2.71%     95.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13304177      1.20%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4543953      0.41%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1792694      0.16%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1239736      0.11%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26237536      2.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1112804653                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130143                       # Number of function calls committed.
system.cpu0.commit.int_insts                604887378                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190128932                       # Number of loads committed
system.cpu0.commit.membars                    2037603                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037609      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347086346     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400510      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191147134     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78377485     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624591204                       # Class of committed instruction
system.cpu0.commit.refs                     269524647                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623571703                       # Number of Instructions Simulated
system.cpu0.committedOps                    624591204                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.375818                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.375818                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            229983495                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3649765                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83408694                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             702837197                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               401382537                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                482354278                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6037309                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9605243                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5806747                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  167837777                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                126057359                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    709388594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3666844                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     718840511                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1312                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               19358708                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113290                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         406494689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          97656010                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.485214                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1125564366                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880890                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               607931121     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               386570162     34.34%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                81258241      7.22%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37109190      3.30%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6552562      0.58%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4647838      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  472591      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019663      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2998      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1125564366                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       50                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      355928410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6095219                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               158692699                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.459105                       # Inst execution rate
system.cpu0.iew.exec_refs                   305567504                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  88849385                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              167394151                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            217311964                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021188                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2424519                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            90443749                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          690570004                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            216718119                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5584400                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            680161168                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                774683                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11403941                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6037309                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13514694                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       285006                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19186572                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7843                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8651                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4132119                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27183032                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11048025                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8651                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       683637                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5411582                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                304243148                       # num instructions consuming a value
system.cpu0.iew.wb_count                    671992853                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827674                       # average fanout of values written-back
system.cpu0.iew.wb_producers                251814290                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.453592                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     672045578                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               838216820                       # number of integer regfile reads
system.cpu0.int_regfile_writes              429914205                       # number of integer regfile writes
system.cpu0.ipc                              0.420908                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.420908                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038657      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            370613704     54.05%     54.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4407125      0.64%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542875      0.22%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218981340     31.93%     87.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           88161816     12.86%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             685745569                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3283596                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004788                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 680660     20.73%     20.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   860      0.03%     20.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 400641     12.20%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2007419     61.13%     94.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               194012      5.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             686990452                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2500491341                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    671992801                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        756556749                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 687510867                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                685745569                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059137                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       65978737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           152350                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           622                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17821827                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1125564366                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609246                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.873814                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          646496556     57.44%     57.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          327214531     29.07%     86.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          118761571     10.55%     97.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           19709099      1.75%     98.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8323531      0.74%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2488326      0.22%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1987584      0.18%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             446003      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             137165      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1125564366                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.462875                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15619603                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5874883                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           217311964                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           90443749                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1481492776                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12345068                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              188972728                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399016839                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7614881                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               409446975                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22551596                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17375                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            861878294                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             699180509                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          450442178                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                479586851                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10963164                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6037309                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             41419113                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                51425289                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       861878244                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101390                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2912                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22995550                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2910                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1777145611                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1393951212                       # The number of ROB writes
system.cpu0.timesIdled                       12699268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  848                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            72.914849                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6734581                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9236227                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1002126                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10063911                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            815451                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         943762                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          128311                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12377605                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10127                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017934                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           573535                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114611                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2699062                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6388826                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57389598                       # Number of instructions committed
system.cpu1.commit.committedOps              58407704                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232814073                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.250877                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.070291                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    211600757     90.89%     90.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9899364      4.25%     95.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3843633      1.65%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2000354      0.86%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1341754      0.58%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       849770      0.36%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       444003      0.19%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       135376      0.06%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2699062      1.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232814073                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442863                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55971792                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460630                       # Number of loads committed
system.cpu1.commit.membars                    2035988                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035988      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34546911     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478564     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604749      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58407704                       # Class of committed instruction
system.cpu1.commit.refs                      21083325                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57389598                       # Number of Instructions Simulated
system.cpu1.committedOps                     58407704                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.089061                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.089061                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            192067293                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               435894                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6348928                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              67784865                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8940944                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29856556                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                573824                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               871693                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2563441                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12377605                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8903193                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    222948770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               110615                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      69960427                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                2004834                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052745                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10050851                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7550032                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.298123                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234002058                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.303326                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.760332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               189177529     80.84%     80.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28949793     12.37%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9796729      4.19%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3698680      1.58%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1012871      0.43%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  911093      0.39%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  455131      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     225      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234002058                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         667507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              610110                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10976440                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.266675                       # Inst execution rate
system.cpu1.iew.exec_refs                    22354193                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6797118                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163702310                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15687058                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018598                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           760550                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7008567                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64787626                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15557075                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           657991                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62580434                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                739459                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3170045                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                573824                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5182659                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18235                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          724520                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6310                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          239                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1226428                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       385872                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           302                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        79735                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        530375                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36646068                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62225951                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826222                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30277771                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.265164                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62252848                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79784766                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44210184                       # number of integer regfile writes
system.cpu1.ipc                              0.244555                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.244555                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036089      3.22%      3.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37968923     60.04%     63.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248035      0.39%     63.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493572      0.78%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16690571     26.39%     90.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5801223      9.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63238425                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1889638                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029881                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 251399     13.30%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3332      0.18%     13.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 400755     21.21%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1093482     57.87%     92.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               140666      7.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63091958                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         362470472                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62225939                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         71167801                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  61732814                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63238425                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054812                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6379921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           101954                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           352                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2984268                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234002058                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.270247                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.746953                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          194583137     83.15%     83.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25928881     11.08%     94.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8194138      3.50%     97.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2070603      0.88%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2270268      0.97%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             407891      0.17%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             296118      0.13%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             195952      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              55070      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234002058                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.269479                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6740875                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1111538                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15687058                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7008567                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       234669565                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1258896143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              176407795                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41366601                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7129809                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10452626                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2155044                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14998                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             85774686                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              66931489                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           47858777                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30431314                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6535276                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                573824                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16107881                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6492176                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        85774674                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28618                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               587                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14121299                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           587                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   294911281                       # The number of ROB reads
system.cpu1.rob.rob_writes                  130784039                       # The number of ROB writes
system.cpu1.timesIdled                          39179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11583191                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2431                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11628678                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                511276                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12841901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25631595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1101663                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        84746                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35188125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7811138                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     70353145                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7895884                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11082089                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2310545                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10479045                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              363                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1758299                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1758299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11082089                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           988                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38471983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38471983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    969659712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               969659712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              516                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12842005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12842005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12842005                       # Request fanout histogram
system.membus.respLayer1.occupancy        66913115170                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         38244258627                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   746791342500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   746791342500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    881791071.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1122000193.625111                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        54500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3047353000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   740618805000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6172537500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    109894420                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       109894420                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    109894420                       # number of overall hits
system.cpu0.icache.overall_hits::total      109894420                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16162938                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16162938                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16162938                       # number of overall misses
system.cpu0.icache.overall_misses::total     16162938                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 414652362998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 414652362998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 414652362998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 414652362998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    126057358                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    126057358                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    126057358                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    126057358                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.128219                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.128219                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.128219                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.128219                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25654.516710                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25654.516710                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25654.516710                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25654.516710                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2481                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.632653                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14061146                       # number of writebacks
system.cpu0.icache.writebacks::total         14061146                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2101756                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2101756                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2101756                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2101756                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14061182                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14061182                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14061182                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14061182                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 331508285999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 331508285999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 331508285999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 331508285999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111546                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111546                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111546                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111546                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23576.132220                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23576.132220                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23576.132220                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23576.132220                       # average overall mshr miss latency
system.cpu0.icache.replacements              14061146                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    109894420                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      109894420                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16162938                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16162938                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 414652362998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 414652362998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    126057358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    126057358                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.128219                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.128219                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25654.516710                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25654.516710                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2101756                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2101756                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14061182                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14061182                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 331508285999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 331508285999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111546                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111546                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23576.132220                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23576.132220                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999939                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          123955484                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14061149                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.815459                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        266175897                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       266175897                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    233728416                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233728416                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    233728416                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233728416                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37225407                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37225407                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37225407                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37225407                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1001544741810                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1001544741810                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1001544741810                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1001544741810                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    270953823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    270953823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    270953823                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    270953823                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137387                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137387                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137387                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137387                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26904.870155                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26904.870155                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26904.870155                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26904.870155                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10953904                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        26401                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           477105                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            366                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.959105                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.133880                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19653321                       # number of writebacks
system.cpu0.dcache.writebacks::total         19653321                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17968044                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17968044                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17968044                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17968044                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19257363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19257363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19257363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19257363                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 438378019775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 438378019775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 438378019775                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 438378019775                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071072                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071072                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071072                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071072                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22764.176994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22764.176994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22764.176994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22764.176994                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19653321                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171031546                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171031546                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21546620                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21546620                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 589528748000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 589528748000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    192578166                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    192578166                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111885                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111885                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27360.613776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27360.613776                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7634920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7634920                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13911700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13911700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 311668878000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 311668878000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072239                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072239                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22403.363931                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22403.363931                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     62696870                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      62696870                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15678787                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15678787                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 412015993810                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 412015993810                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78375657                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78375657                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200047                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200047                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26278.563119                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26278.563119                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10333124                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10333124                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5345663                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5345663                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 126709141775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 126709141775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068206                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23703.166806                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23703.166806                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          779                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6826000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6826000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412169                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412169                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8762.516046                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8762.516046                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          769                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       660500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       660500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005291                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005291                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        66050                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66050                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       697500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       697500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4332.298137                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4332.298137                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       538500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       538500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087216                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3344.720497                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3344.720497                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610372                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610372                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407838                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407838                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31217289000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31217289000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400544                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400544                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76543.355450                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76543.355450                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407838                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407838                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30809451000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30809451000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400544                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400544                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75543.355450                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75543.355450                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.967926                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          254007122                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19664912                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.916769                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.967926                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        563616482                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       563616482                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            11929813                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            16768831                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               48474                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              344803                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29091921                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           11929813                       # number of overall hits
system.l2.overall_hits::.cpu0.data           16768831                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              48474                       # number of overall hits
system.l2.overall_hits::.cpu1.data             344803                       # number of overall hits
system.l2.overall_hits::total                29091921                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2131365                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2881385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1054143                       # number of demand (read+write) misses
system.l2.demand_misses::total                6069977                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2131365                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2881385                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3084                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1054143                       # number of overall misses
system.l2.overall_misses::total               6069977                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 182750351500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 252028984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    278684000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 105082896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     540140915500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 182750351500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 252028984000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    278684000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 105082896000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    540140915500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14061178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19650216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51558                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1398946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35161898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14061178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19650216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51558                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1398946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35161898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.151578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.146634                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.059816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.753527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172629                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.151578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.146634                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.059816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.753527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172629                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85743.338893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87468.000285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90364.461738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99685.617606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88985.660984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85743.338893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87468.000285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90364.461738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99685.617606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88985.660984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6537793                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2310545                       # number of writebacks
system.l2.writebacks::total                   2310545                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         263403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          93584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              357068                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        263403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         93584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             357068                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2131297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2617982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       960559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5712909                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2131297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2617982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       960559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8610846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14323755                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 161433506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 209187359500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    247284500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  88718271504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 459586421504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 161433506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 209187359500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    247284500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  88718271504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 542946083279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1002532504783                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.151573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.133229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.059564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.686631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.151573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.133229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.059564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.686631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.407366                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75744.256197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79904.048042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80522.468251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92361.085060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80447.005458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75744.256197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79904.048042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80522.468251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92361.085060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63053.744461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69990.900067                       # average overall mshr miss latency
system.l2.replacements                       19129218                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6878923                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6878923                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6878923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6878923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     28159358                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         28159358                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     28159358                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     28159358                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8610846                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8610846                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 542946083279                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 542946083279                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63053.744461                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63053.744461                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                101                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       573000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       694000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          101                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.891089                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.878261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6366.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        11000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6871.287129                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1815000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       224000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2039000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.891089                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.878261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20363.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20188.118812                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        98000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       138000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4544106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138883                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4682989                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1195453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         716740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1912193                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  98408696000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  72452506500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  170861202500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5739559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       855623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6595182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.208283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.837682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.289938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82319.167713                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101086.176996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89353.534136                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       129049                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        49317                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           178366                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1066404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       667423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1733827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  78645544500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  61968021001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140613565501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.185799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.780043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.262893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73748.358502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92846.696924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81100.112930                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      11929813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         48474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11978287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2131365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2134449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 182750351500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    278684000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 183029035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14061178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14112736                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.151578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.059816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.151243                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85743.338893                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90364.461738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85750.015812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            81                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2131297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3071                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2134368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 161433506000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    247284500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 161680790500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.151573                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.059564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.151237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75744.256197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80522.468251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75751.131248                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12224725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       205920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12430645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1685932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       337403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2023335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 153620288000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32630389500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 186250677500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13910657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       543323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14453980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.121197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.620999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91118.911083                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96710.430850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92051.329859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       134354                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        44267                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       178621                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1551578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       293136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1844714                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 130541815000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26750250503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 157292065503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.111539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.539524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.127627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84134.871080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91255.425819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85266.369477                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          259                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               263                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2116                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2145                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     89269000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1250000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     90519000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2375                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2408                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.890947                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.878788                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.890781                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 42187.618147                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 43103.448276                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        42200                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1271                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1291                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          845                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          854                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     18006369                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       208997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     18215366                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.355789                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.272727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.354651                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21309.312426                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 23221.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21329.468384                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999859                       # Cycle average of tags in use
system.l2.tags.total_refs                    76970732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19130638                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.023427                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.101158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.017833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.039121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.207991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.618615                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.407831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.431541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 580752390                       # Number of tag accesses
system.l2.tags.data_accesses                580752390                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     136403136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     168574848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        196544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      62149696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    454460608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          821784832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    136403136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       196544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     136599680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    147874880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       147874880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2131299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2633982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         971089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7100947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12840388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2310545                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2310545                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        182652273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        225732194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           263185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83222304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    608550986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1100420941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    182652273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       263185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        182915457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198013651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198013651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198013651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       182652273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       225732194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          263185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83222304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    608550986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1298434592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1988541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2131298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2286849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    948234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7069875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003923590750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       121237                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       121237                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24170581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1873312                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12840388                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2310545                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12840388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2310545                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 401061                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                322004                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            301046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            449290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            411195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            412538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1978567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3870973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            567965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            482629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            417866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            394513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           373061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           542189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           450712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           442088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           293397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1051298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            152421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            131261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            156358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            170858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            153679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           135870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           136809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86679                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 312176525700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                62196635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            545413906950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25095.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43845.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9408661                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1344182                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12840388                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2310545                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4283226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2765671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2860218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  932641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  663116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  471261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  178949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  127246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   86848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   28733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  18078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  94220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 117525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 127722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 129900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 130288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 131085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 131740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 134498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 139219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 130869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 128519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 125854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 124181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 123663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 125206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3674994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.259952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.909542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.091094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1198542     32.61%     32.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1542511     41.97%     74.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       232855      6.34%     80.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       219120      5.96%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        92528      2.52%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40149      1.09%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        88574      2.41%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52341      1.42%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       208374      5.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3674994                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       121237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.603331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    371.193684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       121232    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        121237                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       121237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.401907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.375147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.982335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           100936     83.26%     83.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2165      1.79%     85.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11424      9.42%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4289      3.54%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1625      1.34%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              539      0.44%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              184      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               56      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        121237                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              796116928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25667904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               127265152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               821784832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147874880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1066.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1100.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  746791315500                       # Total gap between requests
system.mem_ctrls.avgGap                      49290.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    136403072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    146358336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       196544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     60686976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    452472000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    127265152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 182652187.079953998327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 195982904.019806563854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 263184.625764458440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81263630.878259673715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 605888116.599316358566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170415944.531386941671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2131299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2633982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       971089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7100947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2310545                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  73526259794                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 103833745220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    118141666                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  48667306765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 319268453505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17973228895486                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34498.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39420.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38470.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50116.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44961.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7778783.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7437752280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3953247705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28310985360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4703277420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58950737040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     316901253270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19903662240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       440160915315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        589.402809                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48803547677                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24936860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 673050934823                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18801762000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9993354525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         60505809420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5676786540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58950737040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     329750900070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9082907040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       492762256635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        659.839273                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19842482047                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24936860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 702012000453                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7963381993.670886                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   37022321606.594154                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     96.20%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 286311929500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117684165000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 629107177500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8850892                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8850892                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8850892                       # number of overall hits
system.cpu1.icache.overall_hits::total        8850892                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        52301                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         52301                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        52301                       # number of overall misses
system.cpu1.icache.overall_misses::total        52301                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    965375000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    965375000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    965375000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    965375000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8903193                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8903193                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8903193                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8903193                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005874                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005874                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005874                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005874                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18458.060075                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18458.060075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18458.060075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18458.060075                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51526                       # number of writebacks
system.cpu1.icache.writebacks::total            51526                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          743                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          743                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          743                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          743                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51558                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51558                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51558                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51558                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    897239000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    897239000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    897239000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    897239000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005791                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005791                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005791                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005791                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17402.517553                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17402.517553                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17402.517553                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17402.517553                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51526                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8850892                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8850892                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        52301                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        52301                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    965375000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    965375000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8903193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8903193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005874                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005874                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18458.060075                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18458.060075                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          743                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          743                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51558                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51558                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    897239000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    897239000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17402.517553                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17402.517553                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984954                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8814578                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51526                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           171.070489                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349436000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984954                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999530                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999530                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17857944                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17857944                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16644024                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16644024                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16644024                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16644024                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3724894                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3724894                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3724894                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3724894                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 305116599673                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 305116599673                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 305116599673                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 305116599673                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20368918                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20368918                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20368918                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20368918                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182871                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182871                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182871                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182871                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81912.827499                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81912.827499                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81912.827499                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81912.827499                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1111273                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       125459                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19954                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1270                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.691741                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.786614                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1398189                       # number of writebacks
system.cpu1.dcache.writebacks::total          1398189                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2743433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2743433                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2743433                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2743433                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       981461                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       981461                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       981461                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       981461                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  76202678406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  76202678406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  76202678406                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  76202678406                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048184                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 77642.085020                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77642.085020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 77642.085020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77642.085020                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1398189                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12589095                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12589095                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2175501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2175501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 152206156500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 152206156500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14764596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14764596                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69963.726286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69963.726286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1631886                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1631886                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       543615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       543615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  36037564000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  36037564000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66292.438582                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66292.438582                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4054929                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4054929                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1549393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1549393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 152910443173                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 152910443173                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604322                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.276464                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.276464                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98690.547313                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98690.547313                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1111547                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1111547                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       437846                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       437846                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  40165114406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  40165114406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078126                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078126                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91733.427749                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91733.427749                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5343500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5343500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.324503                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.324503                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36350.340136                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36350.340136                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004415                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004415                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       597500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       597500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          437                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          437                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.249428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5481.651376                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5481.651376                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       488500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       488500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.249428                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.249428                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4481.651376                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4481.651376                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588635                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588635                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429299                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429299                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35993455000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35993455000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017934                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017934                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421736                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421736                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83842.391899                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83842.391899                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429299                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429299                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35564156000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35564156000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421736                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421736                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82842.391899                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82842.391899                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.802918                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18637908                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1410632                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.212452                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349447500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.802918                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.931341                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.931341                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44186145                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44186145                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 746791342500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28567410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9189468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     28285237                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16818673                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12361082                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             372                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            640                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6618524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6618524                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14112740                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14454671                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2408                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2408                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42183505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     58971380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       154642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4208054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             105517581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1799828672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2515425792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6597376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    179016256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4500868096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31514862                       # Total snoops (count)
system.tol2bus.snoopTraffic                 149413824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66679285                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136566                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347071                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57657877     86.47%     86.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8936662     13.40%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84746      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66679285                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        70340738987                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29498289427                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21226477048                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2116990645                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77350473                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1411517400500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139524                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719292                       # Number of bytes of host memory used
host_op_rate                                   140199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6605.76                       # Real time elapsed on the host
host_tick_rate                              100628199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   921664657                       # Number of instructions simulated
sim_ops                                     926120181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.664726                       # Number of seconds simulated
sim_ticks                                664726058000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.296943                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15809935                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17905416                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2783943                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32201091                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            836329                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1047203                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          210874                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36907371                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       120975                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        186027                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2254954                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20587321                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6316350                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2956643                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51479831                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           113875587                       # Number of instructions committed
system.cpu0.commit.committedOps             115184235                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    688559259                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.167283                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.917653                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    649419239     94.32%     94.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18740123      2.72%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4685872      0.68%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5554138      0.81%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1467832      0.21%     98.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       785206      0.11%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1051697      0.15%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       538802      0.08%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6316350      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    688559259                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     15452                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1681460                       # Number of function calls committed.
system.cpu0.commit.int_insts                111748751                       # Number of committed integer instructions.
system.cpu0.commit.loads                     36571957                       # Number of loads committed
system.cpu0.commit.membars                    2025497                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2029031      1.76%      1.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        66321274     57.58%     59.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1203790      1.05%     60.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          571087      0.50%     60.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2356      0.00%     60.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          7069      0.01%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1178      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1212      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       36755574     31.91%     92.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8288027      7.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2410      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1211      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        115184235                       # Class of committed instruction
system.cpu0.commit.refs                      45047222                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  113875587                       # Number of Instructions Simulated
system.cpu0.committedOps                    115184235                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.356442                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.356442                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            547312841                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               537966                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13023262                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             177977874                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                79055040                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 63265592                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2290661                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1182159                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5035917                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36907371                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13300352                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    603052943                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               727100                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         7116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     212740335                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3536                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        16275                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5644394                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038785                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          91057984                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16646264                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.223562                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         696960051                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.308641                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.849548                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               575612849     82.59%     82.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                76970329     11.04%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16342299      2.34%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12818060      1.84%     97.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12478792      1.79%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1439313      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  215948      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   65769      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1016692      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           696960051                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    13731                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    9829                       # number of floating regfile writes
system.cpu0.idleCycles                      254634707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2405638                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                24400791                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.164292                       # Inst execution rate
system.cpu0.iew.exec_refs                    69781141                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9151246                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17432650                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             56513914                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1290792                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           549878                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9864451                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          165503309                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             60629895                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1484927                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            156339384                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                169330                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            163110311                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2290661                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            163080171                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2333657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          287880                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4077                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3600                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          359                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19941957                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1389195                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3600                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1021049                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1384589                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                112568079                       # num instructions consuming a value
system.cpu0.iew.wb_count                    142888944                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.777294                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 87498468                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.150157                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     143308906                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               201038515                       # number of integer regfile reads
system.cpu0.int_regfile_writes              109777012                       # number of integer regfile writes
system.cpu0.ipc                              0.119668                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.119668                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2066314      1.31%      1.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             82710860     52.41%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1799706      1.14%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               571388      0.36%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 62      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2356      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               7069      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            121      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1178      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1212      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            61618055     39.04%     94.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9041783      5.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           2796      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1410      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             157824310                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  16244                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              32453                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        15902                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             17126                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1976666                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012524                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 531220     26.87%     26.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2309      0.12%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     26.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1324216     66.99%     93.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               118880      6.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               36      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             157718418                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1015096944                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    142873042                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        215807654                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 161592627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                157824310                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3910682                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50319136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           544059                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        954039                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28780022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    696960051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.226447                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.733288                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          609350079     87.43%     87.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           49842034      7.15%     94.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20163516      2.89%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8476749      1.22%     98.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5667269      0.81%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1868269      0.27%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1136686      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             249132      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             206317      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      696960051                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.165852                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3387511                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          600645                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            56513914                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9864451                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  51677                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 11831                       # number of misc regfile writes
system.cpu0.numCycles                       951594758                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   377857750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              184627053                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             85912193                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2899413                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                83077777                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             140323176                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               194123                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            222370437                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             169403613                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          130271018                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 63719291                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2688744                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2290661                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            144950755                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44358875                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            13807                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       222356630                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     218294514                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1098276                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27434234                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1116922                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   848616035                       # The number of ROB reads
system.cpu0.rob.rob_writes                  341738653                       # The number of ROB writes
system.cpu0.timesIdled                        3121092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                33805                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.368462                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16264214                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19508833                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2874077                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31999471                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1458736                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1744051                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          285315                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37675341                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       232692                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        158030                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2312421                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  23628748                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6235178                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2561019                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45088099                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           126827769                       # Number of instructions committed
system.cpu1.commit.committedOps             127937038                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    653057942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.195905                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.958363                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    606114357     92.81%     92.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23244890      3.56%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6871246      1.05%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6007454      0.92%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2010513      0.31%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       962899      0.15%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1090512      0.17%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       520893      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6235178      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    653057942                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    110184                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2748308                       # Number of function calls committed.
system.cpu1.commit.int_insts                124792582                       # Number of committed integer instructions.
system.cpu1.commit.loads                     37341629                       # Number of loads committed
system.cpu1.commit.membars                    1705330                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1730746      1.35%      1.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76005637     59.41%     60.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1190585      0.93%     61.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          545118      0.43%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16944      0.01%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         50832      0.04%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8472      0.01%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8472      0.01%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       37482683     29.30%     91.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10872085      8.50%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16976      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8488      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        127937038                       # Class of committed instruction
system.cpu1.commit.refs                      48380232                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  126827769                       # Number of Instructions Simulated
system.cpu1.committedOps                    127937038                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.363462                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.363462                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            466069170                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               568613                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13930299                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             183380800                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               115474457                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72336560                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2377335                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1132653                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4438161                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37675341                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16159911                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    528431831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               950965                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        11567                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     213378613                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         8117                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5880558                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035519                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         129301575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17722950                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201164                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         660695683                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.865761                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               537391953     81.34%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                79327138     12.01%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17248761      2.61%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12233520      1.85%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11479862      1.74%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1480253      0.22%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  353726      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  135232      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1045238      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           660695683                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    93512                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   67961                       # number of floating regfile writes
system.cpu1.idleCycles                      400023587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2458349                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26887937                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.153958                       # Inst execution rate
system.cpu1.iew.exec_refs                    69934968                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11653705                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15274708                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             54747275                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1146737                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           673055                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12268520                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          171982588                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             58281263                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1610497                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            163305884                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                156922                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            148308519                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2377335                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            148284522                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2097184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          695694                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4532                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3551                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          351                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17405646                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1229917                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3551                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1093566                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1364783                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                108105990                       # num instructions consuming a value
system.cpu1.iew.wb_count                    151273769                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780416                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 84367596                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.142614                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     151683492                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               209906370                       # number of integer regfile reads
system.cpu1.int_regfile_writes              113821470                       # number of integer regfile writes
system.cpu1.ipc                              0.119568                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.119568                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1795382      1.09%      1.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             90016713     54.58%     55.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1638010      0.99%     56.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               546976      0.33%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  8      0.00%     57.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16944      0.01%     57.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              50832      0.03%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             71      0.00%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8472      0.01%     57.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8472      0.01%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     57.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59237537     35.92%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11571195      7.02%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          17199      0.01%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8570      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             164916381                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 110575                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             221143                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       110408                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            111038                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2003721                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012150                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 500682     24.99%     24.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7922      0.40%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    225      0.01%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1304724     65.12%     90.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               190161      9.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             165014145                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         992778153                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    151163361                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        215919628                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 168672408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                164916381                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3310180                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       44045550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           467130                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        749161                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26228650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    660695683                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.249610                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.754684                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          566364236     85.72%     85.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55903915      8.46%     94.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20995770      3.18%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8392374      1.27%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5580959      0.84%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1908613      0.29%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1084879      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             251867      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             213070      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      660695683                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.155476                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2947085                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          569601                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            54747275                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12268520                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 190127                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 84720                       # number of misc regfile writes
system.cpu1.numCycles                      1060719270                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   268655580                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              166956613                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             93758552                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2724805                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               119260459                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             119013669                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               164895                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            229869714                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             175920375                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          132890832                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 72504995                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2085231                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2377335                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            122802305                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39132280                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            93547                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       229776167                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     176793976                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            956992                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24161071                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        971308                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   819252280                       # The number of ROB reads
system.cpu1.rob.rob_writes                  353691435                       # The number of ROB writes
system.cpu1.timesIdled                        4798619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         34598894                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                90433                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            35261224                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1068184                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     45780512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      89791411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2873949                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2499536                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23471870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20617351                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     46989263                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       23116887                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           43933380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4258087                       # Transaction distribution
system.membus.trans_dist::WritebackClean           72                       # Transaction distribution
system.membus.trans_dist::CleanEvict         39777830                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           144294                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          77269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1590799                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1587736                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      43933380                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          9680                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    135312527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              135312527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3185873600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3185873600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           173780                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          45755422                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                45755422    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            45755422                       # Request fanout histogram
system.membus.respLayer1.occupancy       234645895186                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        115954685408                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   664726058000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   664726058000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23208                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11604                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16281857.721475                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25828571.642966                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11604    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    635066000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11604                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   475791381000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 188934677000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10169294                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10169294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10169294                       # number of overall hits
system.cpu0.icache.overall_hits::total       10169294                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3131046                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3131046                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3131046                       # number of overall misses
system.cpu0.icache.overall_misses::total      3131046                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 201231599440                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 201231599440                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 201231599440                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 201231599440                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13300340                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13300340                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13300340                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13300340                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.235411                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.235411                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.235411                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.235411                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64269.767816                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64269.767816                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64269.767816                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64269.767816                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       164430                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             1740                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    94.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2883781                       # number of writebacks
system.cpu0.icache.writebacks::total          2883781                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       245580                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       245580                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       245580                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       245580                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2885466                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2885466                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2885466                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2885466                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 184067627948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 184067627948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 184067627948                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 184067627948                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.216947                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.216947                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.216947                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.216947                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63791.300243                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63791.300243                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63791.300243                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63791.300243                       # average overall mshr miss latency
system.cpu0.icache.replacements               2883781                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10169294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10169294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3131046                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3131046                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 201231599440                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 201231599440                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13300340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13300340                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.235411                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.235411                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64269.767816                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64269.767816                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       245580                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       245580                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2885466                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2885466                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 184067627948                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 184067627948                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.216947                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.216947                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63791.300243                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63791.300243                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.986309                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13054877                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2885498                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.524306                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.986309                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999572                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999572                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29486146                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29486146                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39125812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39125812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39125812                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39125812                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18056088                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18056088                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18056088                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18056088                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1578933992979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1578933992979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1578933992979                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1578933992979                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     57181900                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     57181900                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     57181900                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     57181900                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.315766                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.315766                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.315766                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.315766                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87446.073201                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87446.073201                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87446.073201                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87446.073201                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    178231657                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        46366                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2622817                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            715                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.954286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.847552                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8141426                       # number of writebacks
system.cpu0.dcache.writebacks::total          8141426                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9754889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9754889                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9754889                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9754889                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8301199                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8301199                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8301199                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8301199                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 815174152553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 815174152553                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 815174152553                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 815174152553                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145172                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98199.567623                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98199.567623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98199.567623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98199.567623                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8141338                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     34106079                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34106079                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15494363                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15494363                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1386911374000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1386911374000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     49600442                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49600442                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.312384                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.312384                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89510.706184                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89510.706184                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8212271                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8212271                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7282092                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7282092                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 726157487000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 726157487000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99718.252255                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99718.252255                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5019733                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5019733                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2561725                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2561725                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 192022618979                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 192022618979                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7581458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7581458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.337893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.337893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74958.326510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74958.326510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1542618                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1542618                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1019107                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1019107                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  89016665553                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  89016665553                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.134421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.134421                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87347.712804                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87347.712804                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       689453                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       689453                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        56254                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        56254                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2640198500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2640198500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       745707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       745707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075437                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075437                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46933.524727                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46933.524727                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        45007                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        45007                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11247                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11247                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    338532000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    338532000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015082                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015082                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30099.759936                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30099.759936                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       669253                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       669253                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        38251                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        38251                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    341690000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    341690000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       707504                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       707504                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054065                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054065                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8932.838357                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8932.838357                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        38072                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        38072                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    303637000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    303637000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.053812                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053812                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7975.336205                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7975.336205                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       426000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       426000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       407000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       407000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       124479                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         124479                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        61548                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        61548                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1054227843                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1054227843                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       186027                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       186027                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.330855                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.330855                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17128.547524                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17128.547524                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        61539                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        61539                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    992531343                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    992531343                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.330807                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.330807                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16128.493199                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16128.493199                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.774547                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           49051484                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8287199                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.918946                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.774547                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992955                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992955                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        125929443                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       125929443                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1190732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              970589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1783508                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1027882                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4972711                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1190732                       # number of overall hits
system.l2.overall_hits::.cpu0.data             970589                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1783508                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1027882                       # number of overall hits
system.l2.overall_hits::total                 4972711                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1694199                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7141382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2694583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6634454                       # number of demand (read+write) misses
system.l2.demand_misses::total               18164618                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1694199                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7141382                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2694583                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6634454                       # number of overall misses
system.l2.overall_misses::total              18164618                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 166355198706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 789354717902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 255726523901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 733848531002                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1945284971511                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 166355198706                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 789354717902                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 255726523901                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 733848531002                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1945284971511                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2884931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8111971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4478091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7662336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23137329                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2884931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8111971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4478091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7662336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23137329                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.587258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.880351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.601726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865853                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785078                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.587258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.880351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.601726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865853                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785078                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 98191.061797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110532.487676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94903.932780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110611.744539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107091.983520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 98191.061797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110532.487676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94903.932780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110611.744539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107091.983520                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1442131                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     47638                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.272702                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  26718467                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4258073                       # number of writebacks
system.l2.writebacks::total                   4258073                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          20048                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         468255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          16395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         400471                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              905169                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         20048                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        468255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         16395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        400471                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             905169                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1674151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6673127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2678188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6233983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17259449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1674151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6673127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2678188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6233983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     30988878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         48248327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 148204148297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 691209886774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 227845566964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 644166556129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1711426158164                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 148204148297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 691209886774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 227845566964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 644166556129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2464553494525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4175979652689                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.580309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.822627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.598065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.813588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.745957                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.580309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.822627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.598065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.813588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.085302                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 88524.958798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103581.107744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85074.523134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103331.458576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99158.794592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 88524.958798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103581.107744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85074.523134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103331.458576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79530.259034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86551.802152                       # average overall mshr miss latency
system.l2.replacements                       62352552                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4782516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4782516                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           14                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             14                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4782530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4782530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           14                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           14                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16314844                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16314844                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           72                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             72                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16314916                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16314916                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           72                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           72                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     30988878                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       30988878                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2464553494525                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2464553494525                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79530.259034                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79530.259034                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5949                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2044                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7993                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         25421                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         11075                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36496                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     54361000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     49312000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    103673000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        31370                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        13119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            44489                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.810360                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.844195                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.820338                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2138.428858                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4452.550790                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2840.667470                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          142                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           66                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             208                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        25279                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        11009                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         36288                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    512156498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    222554498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    734710996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.805834                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.839165                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.815662                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20260.156573                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20215.686983                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20246.665454                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4172                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1252                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5424                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         4970                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         8767                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            13737                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     19726000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     12131500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     31857500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         9142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        10019                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19161                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.543645                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.716925                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3969.014085                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1383.768678                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2319.101696                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          101                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           42                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           143                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         4869                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         8725                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        13594                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    103757971                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    174691982                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    278449953                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.532597                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.870845                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.709462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21309.913945                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20022.003668                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20483.297999                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            93587                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           131286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                224873                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         875118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         855361                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1730479                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  86104976477                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81701900975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  167806877452                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       968705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       986647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1955352                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.903390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.866937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.884996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98392.418482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95517.449328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96971.345767                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79498                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        67146                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           146644                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       795620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       788215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1583835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72171330493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68735532990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140906863483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.821323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.798882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.810000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90710.804772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87204.040763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88965.620461                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1190732                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1783508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2974240                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1694199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2694583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4388782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 166355198706                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 255726523901                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 422081722607                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2884931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4478091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7363022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.587258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.601726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.596057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 98191.061797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94903.932780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96172.861310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        20048                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        16395                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         36443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1674151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2678188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4352339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 148204148297                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 227845566964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 376049715261                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.580309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.598065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.591108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 88524.958798                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85074.523134                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86401.752083                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       877002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       896596                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1773598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6266264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5779093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        12045357                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 703249741425                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 652146630027                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1355396371452                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7143266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6675689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13818955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.877227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.865692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112227.914659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112845.844500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112524.383582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       388757                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       333325                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       722082                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5877507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5445768                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11323275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 619038556281                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 575431023139                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1194469579420                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.822804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.815761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.819402                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 105323.320973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105665.724860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105487.995250                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1189                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          659                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1848                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         4031                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         6215                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           10246                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     31744000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     14017500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     45761500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5220                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6874                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         12094                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.772222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.904132                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.847197                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7874.968990                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2255.430410                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  4466.279524                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          445                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          190                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          635                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         3586                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6025                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         9611                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     70062946                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    121496484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    191559430                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.686973                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.876491                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.794692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19537.910206                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20165.391535                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19931.269379                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999653                       # Cycle average of tags in use
system.l2.tags.total_refs                    71611155                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  62355031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.148442                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.382409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.022196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.801807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.910503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.748186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    44.134552                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.255975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.015972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.012528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.014227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.689602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 416841383                       # Number of tag accesses
system.l2.tags.data_accesses                416841383                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     107148096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     429647616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     171407936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     401244288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1803903488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2913351424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    107148096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    171407936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     278556032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    272517568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       272517568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1674189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6713244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2678249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6269442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     28185992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            45521116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4258087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4258087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        161191358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        646352901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        257862519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        603623528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2713754736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4382785042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    161191358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    257862519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        419053877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      409969738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            409969738                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      409969738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       161191358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       646352901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       257862519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       603623528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2713754736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4792754780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4067787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1674137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6427641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2678202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5996970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  27980306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243230750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       252037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       252037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            67031429                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3834342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    45521116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4258159                       # Number of write requests accepted
system.mem_ctrls.readBursts                  45521116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4258159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 763860                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                190372                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            966182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1316922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3301840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1945447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2368216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6006178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4774817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4717251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3192580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3004538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2756797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4248522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2024393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1756713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1331970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1044890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            122545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            273906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            298689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            245714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            242673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            266258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            345298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            232354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           223926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           425008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           373440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           108277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           155438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           111655                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1730319377479                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               223786280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2569517927479                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38660.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57410.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 35284676                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2740410                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              45521116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4258159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4633272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4808484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5028315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4162982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4044442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3684184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3131523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2885261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2593314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2241077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2117131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2166685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1440428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 746854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 499755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 294216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 171884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  87189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 124093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 235252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 251246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 258106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 260677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 262123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 270637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 279428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 274477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 266134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 263073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 261764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 260616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 260956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10799965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.334680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.706720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.145855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1383784     12.81%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5625617     52.09%     64.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1115528     10.33%     75.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1047323      9.70%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       476445      4.41%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       247740      2.29%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       204110      1.89%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       144088      1.33%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       555330      5.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10799965                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       252037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     177.582113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    141.787050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.833804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          24753      9.82%      9.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        89773     35.62%     45.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        52309     20.75%     66.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        30598     12.14%     78.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        20988      8.33%     86.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        15711      6.23%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         8700      3.45%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         4121      1.64%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2203      0.87%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1250      0.50%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          660      0.26%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          418      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          239      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          139      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           72      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           44      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           30      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        252037                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       252037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.139674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.130901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.557983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           234600     93.08%     93.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4501      1.79%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9305      3.69%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2677      1.06%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              753      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              164      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        252037                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2864464384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                48887040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               260338880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2913351424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            272522176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4309.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       391.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4382.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    409.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  664725996000                       # Total gap between requests
system.mem_ctrls.avgGap                      13353.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    107144768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    411369024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    171404928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    383806080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1790739584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    260338880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 161186351.445846289396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 618854968.974301934242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 257857994.187434136868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 577389851.625163793564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2693951233.667448997498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 391648374.344307720661                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1674189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6713244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2678249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6269442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     28185992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4258159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  78444116247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 413694931912                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 116526463091                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 385051705723                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1575800710506                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16555623327324                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     46854.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61623.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43508.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61417.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55907.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3887976.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          36552608820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          19428172335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        138233277420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10311567120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52473046080.001480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     298603612020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3799133280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       559401417075.013428                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        841.551810                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7394995238                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22196720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 635134342762                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          40559141280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          21557687250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        181333530420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10922301900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52473046080.001472                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     300863110830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1896397440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       609605215200.013550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        917.077355                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2436972649                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22196720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 640092365351                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              34394                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        17198                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7813411.123386                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   39554234.309831                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        17198    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1083831500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          17198                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   530351013500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 134375044500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11391694                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11391694                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11391694                       # number of overall hits
system.cpu1.icache.overall_hits::total       11391694                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4768207                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4768207                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4768207                       # number of overall misses
system.cpu1.icache.overall_misses::total      4768207                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 302336428439                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 302336428439                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 302336428439                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 302336428439                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16159901                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16159901                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16159901                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16159901                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.295064                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.295064                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.295064                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.295064                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63406.733063                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63406.733063                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63406.733063                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63406.733063                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       380730                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             3382                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   112.575399                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4477239                       # number of writebacks
system.cpu1.icache.writebacks::total          4477239                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       289815                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       289815                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       289815                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       289815                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4478392                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4478392                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4478392                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4478392                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 282335857444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 282335857444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 282335857444                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 282335857444                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.277130                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.277130                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.277130                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.277130                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63044.025053                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63044.025053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63044.025053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63044.025053                       # average overall mshr miss latency
system.cpu1.icache.replacements               4477239                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11391694                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11391694                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4768207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4768207                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 302336428439                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 302336428439                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16159901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16159901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.295064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.295064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63406.733063                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63406.733063                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       289815                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       289815                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4478392                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4478392                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 282335857444                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 282335857444                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.277130                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.277130                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63044.025053                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63044.025053                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983152                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15957958                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4478424                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.563298                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983152                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999473                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999473                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36798194                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36798194                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40880138                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40880138                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40880138                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40880138                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17398210                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17398210                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17398210                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17398210                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1483907457399                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1483907457399                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1483907457399                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1483907457399                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     58278348                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     58278348                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     58278348                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     58278348                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.298536                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.298536                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.298536                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.298536                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85290.811951                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85290.811951                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85290.811951                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85290.811951                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    161048443                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        49587                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2346337                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            684                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.638240                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.495614                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7726268                       # number of writebacks
system.cpu1.dcache.writebacks::total          7726268                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9545594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9545594                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9545594                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9545594                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7852616                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7852616                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7852616                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7852616                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 757840793109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 757840793109                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 757840793109                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 757840793109                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.134743                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.134743                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.134743                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.134743                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96508.067262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96508.067262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96508.067262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96508.067262                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7726268                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33462541                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33462541                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14544490                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14544490                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1286477199000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1286477199000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     48007031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     48007031                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.302966                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.302966                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88451.172850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88451.172850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7739875                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7739875                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6804615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6804615                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 672002981000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 672002981000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141742                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98756.943780                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98756.943780                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7417597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7417597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2853720                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2853720                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 197430258399                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 197430258399                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10271317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10271317                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.277834                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.277834                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69183.472239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69183.472239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1805719                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1805719                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1048001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1048001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  85837812109                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  85837812109                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102032                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102032                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81906.231110                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81906.231110                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       580349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       580349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        72443                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        72443                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4594139500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4594139500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       652792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       652792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.110974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.110974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 63417.300498                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 63417.300498                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38472                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38472                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        33971                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        33971                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2922987500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2922987500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.052040                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.052040                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 86043.610727                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86043.610727                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       563447                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       563447                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44695                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44695                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    441810000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    441810000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       608142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       608142                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.073494                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.073494                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9884.998322                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9884.998322                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44684                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44684                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    397144000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    397144000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.073476                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.073476                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8887.834572                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8887.834572                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       251500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       251500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       233500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       233500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       110709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         110709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        47321                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        47321                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    471020971                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    471020971                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       158030                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       158030                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.299443                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.299443                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9953.740855                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9953.740855                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          151                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          151                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47170                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47170                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    418237471                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    418237471                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.298488                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.298488                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8866.598919                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8866.598919                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.745187                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50142295                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7868962                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.372161                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.745187                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        127263557                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       127263557                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 664726058000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21495643                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9040603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18446161                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        58094495                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         48422346                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             151                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          151648                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         82719                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         234367                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           37                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           37                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2012273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2012273                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7363857                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14131785                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        12094                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        12094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8654178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     24711253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13433722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23397176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70196329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    369197632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1040220608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    573141120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    984875648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2967435008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       111316405                       # Total snoops (count)
system.tol2bus.snoopTraffic                 296246208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        134532242                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.213468                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.452834                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              108313418     80.51%     80.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1               23719279     17.63%     98.14% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2499544      1.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          134532242                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46726640854                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12499501606                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4335455938                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11862435778                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6724595945                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           226549                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
