
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003615                       # Number of seconds simulated
sim_ticks                                  3615366648                       # Number of ticks simulated
final_tick                               530581729833                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156772                       # Simulator instruction rate (inst/s)
host_op_rate                                   197934                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280359                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903340                       # Number of bytes of host memory used
host_seconds                                 12895.47                       # Real time elapsed on the host
sim_insts                                  2021649482                       # Number of instructions simulated
sim_ops                                    2552452456                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       178048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25728                       # Number of bytes read from this memory
system.physmem.bytes_read::total               207488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       106496                       # Number of bytes written to this memory
system.physmem.bytes_written::total            106496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1391                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          201                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1621                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             832                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  832                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       495662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49247564                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       531066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7116291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57390583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       495662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       531066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1026729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29456487                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29456487                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29456487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       495662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49247564                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       531066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7116291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               86847070                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8669945                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3124055                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2538436                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214492                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1284026                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213018                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328277                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9215                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3129861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17307859                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3124055                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541295                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3801964                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147765                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        659177                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1532371                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91826                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8519593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.509221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4717629     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335180      3.93%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268526      3.15%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653773      7.67%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176208      2.07%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227609      2.67%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165633      1.94%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92965      1.09%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882070     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8519593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360332                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996306                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3275603                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       640120                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3655232                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24642                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923994                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534048                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4651                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20678851                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9975                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923994                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3516300                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         136835                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       149852                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3433582                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359028                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19943667                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2969                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148099                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111714                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          547                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27924965                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93077693                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93077693                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10855655                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4109                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2338                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           984432                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1859398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14928                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       315951                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18854700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3967                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14956516                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30213                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6544863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19984246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          663                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8519593                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755543                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2977407     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1825470     21.43%     56.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200693     14.09%     70.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886067     10.40%     80.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       760682      8.93%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394529      4.63%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339261      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63352      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72132      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8519593                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87649     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17718     14.39%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17770     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12463220     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212725      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484005      9.92%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       794913      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14956516                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.725099                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123137                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38585971                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25403599                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14572622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15079653                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56265                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736040                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244239                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923994                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59121                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8343                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18858667                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41202                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1859398                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946854                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2315                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126371                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248156                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14716402                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392459                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240110                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2166529                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076448                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            774070                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.697404                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14582460                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14572622                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9489695                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26786094                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680821                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354277                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6578039                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214534                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7595599                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616823                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136128                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2970189     39.10%     39.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097888     27.62%     66.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851713     11.21%     77.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       481047      6.33%     84.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392254      5.16%     89.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159386      2.10%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189839      2.50%     94.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94959      1.25%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358324      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7595599                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358324                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26096054                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38642133                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 150352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.866995                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.866995                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.153410                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.153410                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66197096                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20143498                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19088060                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8669945                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3275548                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2674962                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219580                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1392052                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1288767                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          338978                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9758                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3391534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17793259                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3275548                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1627745                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3858520                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1143623                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        468715                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1652120                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8641036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4782516     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          317464      3.67%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          474080      5.49%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          327164      3.79%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          231036      2.67%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          224921      2.60%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          136500      1.58%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          288991      3.34%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1858364     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8641036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377805                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.052292                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3486716                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       493266                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3685227                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53787                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        922039                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       549359                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21317415                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        922039                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3684477                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51206                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       160434                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3537339                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       285537                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20676515                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        118813                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        97515                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29001286                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96252677                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96252677                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17819214                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11182044                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3721                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1776                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           851019                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1899695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       967550                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11607                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       349294                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19260158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15368265                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30563                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6439586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19735478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8641036                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778521                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.913142                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3071519     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1713963     19.84%     55.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1285758     14.88%     70.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       836171      9.68%     79.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       825469      9.55%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       404582      4.68%     94.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       356594      4.13%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65917      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        81063      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8641036                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          83668     71.42%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16628     14.19%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16858     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12857384     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194042      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1770      0.01%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1511927      9.84%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       803142      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15368265                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772591                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             117154                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007623                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39525277                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25703331                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14942815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15485419                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48615                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       741714                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          677                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       231061                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        922039                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26612                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5221                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19263708                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        74723                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1899695                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       967550                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1776                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252953                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15085712                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1411256                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282547                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2196395                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2143336                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785139                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740001                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14949444                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14942815                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9685057                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27525404                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723519                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351859                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10360846                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12771300                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6492426                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       221157                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7718997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654528                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2939798     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2215527     28.70%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       836156     10.83%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       468162      6.07%     83.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399862      5.18%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178774      2.32%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172113      2.23%     93.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       115861      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       392744      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7718997                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10360846                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12771300                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1894470                       # Number of memory references committed
system.switch_cpus1.commit.loads              1157981                       # Number of loads committed
system.switch_cpus1.commit.membars               1770                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1852937                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11497494                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       264148                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       392744                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26589979                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39450114                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1755                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10360846                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12771300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10360846                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836799                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836799                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195030                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195030                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67754715                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20791043                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19582161                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3540                       # number of misc regfile writes
system.l20.replacements                          1405                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          834904                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34173                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.431686                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         8181.917468                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.953198                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   712.122975                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                   81                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23779.006360                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.249692                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.021732                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002472                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.725678                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5844                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5844                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2328                       # number of Writeback hits
system.l20.Writeback_hits::total                 2328                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5844                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5844                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5844                       # number of overall hits
system.l20.overall_hits::total                   5844                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1391                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1405                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1391                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1405                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1391                       # number of overall misses
system.l20.overall_misses::total                 1405                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1401320                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    126766901                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      128168221                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1401320                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    126766901                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       128168221                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1401320                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    126766901                       # number of overall miss cycles
system.l20.overall_miss_latency::total      128168221                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7235                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7249                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2328                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2328                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7235                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7249                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7235                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7249                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.192260                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193820                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.192260                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193820                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.192260                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193820                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91133.645579                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91222.933096                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91133.645579                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91222.933096                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 100094.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91133.645579                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91222.933096                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 633                       # number of writebacks
system.l20.writebacks::total                      633                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1391                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1405                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1391                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1405                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1391                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1405                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    116422518                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    117718898                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    116422518                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    117718898                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1296380                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    116422518                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    117718898                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.192260                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193820                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.192260                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193820                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.192260                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193820                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83696.993530                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83785.692527                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83696.993530                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83785.692527                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 92598.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83696.993530                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83785.692527                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           216                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          355398                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32984                       # Sample count of references to valid blocks.
system.l21.avg_refs                         10.774861                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        10249.053512                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.967785                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   100.295167                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           165.936998                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22237.746539                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.312776                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.003061                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.005064                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.678642                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3283                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3284                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1110                       # number of Writeback hits
system.l21.Writeback_hits::total                 1110                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3283                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3284                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3283                       # number of overall hits
system.l21.overall_hits::total                   3284                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          201                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  216                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          201                       # number of demand (read+write) misses
system.l21.demand_misses::total                   216                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          201                       # number of overall misses
system.l21.overall_misses::total                  216                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1222954                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     17342148                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       18565102                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1222954                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     17342148                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        18565102                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1222954                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     17342148                       # number of overall miss cycles
system.l21.overall_miss_latency::total       18565102                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3484                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3500                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1110                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1110                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3484                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3500                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3484                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3500                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.057692                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.061714                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.057692                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.061714                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.057692                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.061714                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86279.343284                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85949.546296                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86279.343284                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85949.546296                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86279.343284                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85949.546296                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 199                       # number of writebacks
system.l21.writebacks::total                      199                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          201                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             216                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          201                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              216                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          201                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             216                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     15779594                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     16885929                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     15779594                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     16885929                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     15779594                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     16885929                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.057692                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.061714                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.057692                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.061714                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.057692                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.061714                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78505.442786                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78175.597222                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78505.442786                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78175.597222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78505.442786                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78175.597222                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.953159                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539971                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015170.967807                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.953159                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1532354                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1532354                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1532354                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1532354                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1532354                       # number of overall hits
system.cpu0.icache.overall_hits::total        1532354                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1855442                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1855442                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1855442                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1855442                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1532371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1532371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1532371                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1532371                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1532371                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1532371                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109143.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 109143.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109143.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1450660                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1450660                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1450660                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 103618.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 103618.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7235                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721420                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7491                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21989.243092                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.493463                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.506537                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.873021                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.126979                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057732                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057732                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2242                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757042                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757042                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757042                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757042                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15612                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15612                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15612                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15612                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15612                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    603297329                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    603297329                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    603297329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    603297329                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    603297329                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    603297329                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772654                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772654                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772654                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772654                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014545                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008807                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008807                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38643.180182                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38643.180182                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 38643.180182                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38643.180182                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 38643.180182                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38643.180182                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2328                       # number of writebacks
system.cpu0.dcache.writebacks::total             2328                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8377                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8377                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8377                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8377                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8377                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8377                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7235                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7235                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7235                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7235                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7235                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    174250625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    174250625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    174250625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    174250625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    174250625                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    174250625                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006741                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006741                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24084.398756                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24084.398756                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24084.398756                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24084.398756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24084.398756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24084.398756                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.967071                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002948387                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170883.954545                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.967071                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740332                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1652101                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1652101                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1652101                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1652101                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1652101                       # number of overall hits
system.cpu1.icache.overall_hits::total        1652101                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1521855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1521855                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1521855                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1521855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1521855                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1521855                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1652120                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1652120                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1652120                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1652120                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1652120                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1652120                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80097.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80097.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80097.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1242633                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1242633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1242633                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77664.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3484                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148179775                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3740                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              39620.260695                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.451217                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.548783                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.841606                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.158394                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1073760                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1073760                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       732949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        732949                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1773                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1770                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1770                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1806709                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1806709                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1806709                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1806709                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7021                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7021                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7021                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7021                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7021                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7021                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    171978068                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    171978068                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    171978068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    171978068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    171978068                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    171978068                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1080781                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1080781                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       732949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       732949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1770                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1813730                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1813730                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1813730                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1813730                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006496                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006496                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003871                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003871                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003871                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003871                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24494.810996                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24494.810996                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24494.810996                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24494.810996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24494.810996                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24494.810996                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1110                       # number of writebacks
system.cpu1.dcache.writebacks::total             1110                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3537                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3537                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3537                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3537                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3537                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3537                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3484                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3484                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3484                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3484                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3484                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3484                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     43850445                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     43850445                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     43850445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     43850445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     43850445                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     43850445                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001921                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001921                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001921                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001921                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12586.235649                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12586.235649                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12586.235649                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12586.235649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12586.235649                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12586.235649                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
