# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\vitya\Desktop\project\connections.csv
# Generated on: Thu Mar 24 14:08:33 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,PIN_N2,2,B2_N1,PIN_P2,,,,
debug_o[7],Output,PIN_AC21,7,B7_N0,PIN_J22,,,,
debug_o[6],Output,PIN_AD21,7,B7_N0,PIN_B20,,,,
debug_o[5],Output,PIN_AD23,7,B7_N0,PIN_E20,,,,
debug_o[4],Output,PIN_AD22,7,B7_N0,PIN_B19,,,,
debug_o[3],Output,PIN_AC22,7,B7_N0,PIN_A20,,,,
debug_o[2],Output,PIN_AB21,7,B7_N0,PIN_D19,,,,
debug_o[1],Output,PIN_AF23,7,B7_N0,PIN_C19,,,,
debug_o[0],Output,PIN_AE23,7,B7_N0,PIN_A19,,,,
rst_raw_n,Input,PIN_G26,5,B5_N0,PIN_P1,,,,
rx_i,Input,PIN_C25,5,B5_N0,PIN_C13,,,,
tx_o,Output,PIN_B25,5,B5_N0,PIN_F18,,,,
