CMD:./cbp traces/int/int_36_trace.gz
Bimodal [bimodal::table] & Prediction: 2$^{16}$ 1-bit entries, hysteresis: 2$^{14}$ 1-bit entries & 10 KB \\
TAGE [gtable] & Low-history tables $\rightarrow$ Tag: 9 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 14 entries & 45.5 KB \\
TAGE [gtable] & High-history tables $\rightarrow$ Tag: 12 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 30 entries & 120 KB \\
TAGE [gtable] & Global history register: 3157, path history register: 27, decrease replacement counter: 11 & 0.390015 KB \\
Counter: 6 bits, 256 entries & 0.1875 KB \\
Loop 0.304688
Counter: 7 bits, 32 entries & 0.0273438 KB \\
Thresholds and sum weights & 0.081543 KB \\
Three bias tables & 1.125 KB \\
Global history table & 3.00488 KB \\
Path history table & 3 KB \\
Fist local history table & 3.69336 KB \\
Second local history table & 1.63086 KB \\
Third local history table & 1.54102 KB \\
IMLI table & 1.06836 KB \\
Counter: 7 bits, 16 entries & 0.0136719 KB \\
 (TOTAL 1572047 bits 1535.202148 Kbits 191.900269 KB) 5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
EOF
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 16097187
Number of loads that miss in SQ: 11623174 (72.21%)
Number of PFs issued to the memory system 1317320
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 62889815
	misses     = 453631
	miss ratio = 0.72%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 25589321
	misses     = 507378
	miss ratio = 1.98%
	pf accesses   = 1317320
	pf misses     = 103204
	pf miss ratio = 7.83%
L2$:
	accesses   = 961009
	misses     = 381746
	miss ratio = 39.72%
	pf accesses   = 103204
	pf misses     = 60923
	pf miss ratio = 59.03%
L3$:
	accesses   = 381746
	misses     = 171314
	miss ratio = 44.88%
	pf accesses   = 60923
	pf misses     = 25775
	pf miss ratio = 42.31%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :16097187
Num Prefetches generated :1321657
Num Prefetches issued :2530611
Num Prefetches filtered by PF queue :102960
Num untimely prefetches dropped from PF queue :4337
Num prefetches not issued LDST contention :1213291
Num prefetches not issued stride 0 :3867764
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 53761949
cycles       = 34427481
CycWP        = 8496466
IPC          = 1.5616

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          7755130     157750   2.0341%   2.9342
JumpDirect          1734977          0   0.0000%   0.0000
JumpIndirect         511447          0   0.0000%   0.0000
JumpReturn          1265090          0   0.0000%   0.0000
Not control        51623171          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10761949      5581048   1.9283    1611180      33319   0.2887       0.0060   2.0680%   3.0960    1649332    49.5012   153.2559
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25761949     13448824   1.9156    3841981      67168   0.2857       0.0050   1.7483%   2.6073    3350033    49.8754   130.0380
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    27761949     14758983   1.8810    4116890      73928   0.2789       0.0050   1.7957%   2.6629    3662792    49.5454   131.9357
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    53761949     34427481   1.5616    7755130     157750   0.2253       0.0046   2.0341%   2.9342    8496466    53.8603   158.0387
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 53761949 instrs 

ExecTime = 351.987811088562
