

================================================================
== Vitis HLS Report for 'TrotterUnitFinal'
================================================================
* Date:           Thu Aug 26 17:23:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       15|  3.333 ns|  49.995 ns|    1|   15|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 16 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%logRandNumber_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandNumber"   --->   Operation 17 'read' 'logRandNumber_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dHTunnel_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dHTunnel"   --->   Operation 18 'read' 'dHTunnel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Beta"   --->   Operation 19 'read' 'Beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%downSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin"   --->   Operation 20 'read' 'downSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%upSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin"   --->   Operation 21 'read' 'upSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dH_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH"   --->   Operation 22 'read' 'dH_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%iSpin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin"   --->   Operation 23 'read' 'iSpin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%iPack_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %iPack"   --->   Operation 24 'read' 'iPack_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stage_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %stage"   --->   Operation 25 'read' 'stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %t_offset"   --->   Operation 26 'read' 't_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_offset_cast = zext i2 %t_offset_read"   --->   Operation 27 'zext' 't_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.64ns)   --->   "%icmp_ln111 = icmp_ult  i13 %stage_read, i13 %t_offset_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 28 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node inside)   --->   "%xor_ln111 = xor i1 %icmp_ln111, i1 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 29 'xor' 'xor_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 1024, i2 %t_offset_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 30 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.64ns)   --->   "%icmp_ln111_1 = icmp_ugt  i13 %or_ln, i13 %stage_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 31 'icmp' 'icmp_ln111_1' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.12ns) (out node of the LUT)   --->   "%inside = and i1 %xor_ln111, i1 %icmp_ln111_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:111]   --->   Operation 32 'and' 'inside' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %inside, void %._crit_edge, void %branch1_ifconv" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:112]   --->   Operation 33 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.12ns)   --->   "%xor_ln1049 = xor i1 %upSpin_read, i1 %downSpin_read"   --->   Operation 34 'xor' 'xor_ln1049' <Predicate = (inside)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [12/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 35 'fdiv' 'div' <Predicate = (inside)> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 36 [7/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 36 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [7/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 37 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [11/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 38 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 39 [6/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 39 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [6/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 40 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [10/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 41 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 42 [5/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 42 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [5/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 43 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [9/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 44 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 45 [4/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 45 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [4/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 46 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [8/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 47 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 48 [3/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 48 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [3/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 49 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [7/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 50 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 51 [2/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 51 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [2/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 52 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [6/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 53 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 54 [1/7] (2.34ns)   --->   "%sub = fsub i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:123]   --->   Operation 54 'fsub' 'sub' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/7] (2.34ns)   --->   "%add4 = fadd i32 %dH_read, i32 %dHTunnel_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:125]   --->   Operation 55 'fadd' 'add4' <Predicate = (!xor_ln1049)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [5/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 56 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%xor_ln1049_1 = xor i1 %xor_ln1049, i1 1"   --->   Operation 57 'xor' 'xor_ln1049_1' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%and_ln122 = and i1 %upSpin_read, i1 %xor_ln1049_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:122]   --->   Operation 58 'and' 'and_ln122' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1049)   --->   "%select_ln122 = select i1 %and_ln122, i32 %sub, i32 %add4" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:122]   --->   Operation 59 'select' 'select_ln122' <Predicate = (!xor_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln1049 = select i1 %xor_ln1049, i32 %dH_read, i32 %select_ln122"   --->   Operation 60 'select' 'select_ln1049' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 61 [4/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 61 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 62 [4/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 62 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [3/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 63 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 64 [3/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 64 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [2/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 65 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln819 = trunc i8 %iPack_read"   --->   Operation 66 'trunc' 'trunc_ln819' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %iPack_read, i32 4, i32 7"   --->   Operation 67 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln819_1 = zext i4 %lshr_ln"   --->   Operation 68 'zext' 'zext_ln819_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%trotters_addr = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_1"   --->   Operation 69 'getelementptr' 'trotters_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%trotters1_addr = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_1"   --->   Operation 70 'getelementptr' 'trotters1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%trotters2_addr = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_1"   --->   Operation 71 'getelementptr' 'trotters2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%trotters3_addr = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_1"   --->   Operation 72 'getelementptr' 'trotters3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%trotters4_addr = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_1"   --->   Operation 73 'getelementptr' 'trotters4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%trotters5_addr = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_1"   --->   Operation 74 'getelementptr' 'trotters5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%trotters6_addr = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_1"   --->   Operation 75 'getelementptr' 'trotters6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%trotters7_addr = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_1"   --->   Operation 76 'getelementptr' 'trotters7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%trotters8_addr = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_1"   --->   Operation 77 'getelementptr' 'trotters8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%trotters9_addr = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_1"   --->   Operation 78 'getelementptr' 'trotters9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%trotters10_addr = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_1"   --->   Operation 79 'getelementptr' 'trotters10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%trotters11_addr = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_1"   --->   Operation 80 'getelementptr' 'trotters11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trotters12_addr = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_1"   --->   Operation 81 'getelementptr' 'trotters12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%trotters13_addr = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_1"   --->   Operation 82 'getelementptr' 'trotters13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%trotters14_addr = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_1"   --->   Operation 83 'getelementptr' 'trotters14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%trotters15_addr = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_1"   --->   Operation 84 'getelementptr' 'trotters15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [2/2] (0.68ns)   --->   "%trotters_load = load i4 %trotters_addr"   --->   Operation 85 'load' 'trotters_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 86 [2/2] (0.68ns)   --->   "%trotters1_load = load i4 %trotters1_addr"   --->   Operation 86 'load' 'trotters1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 87 [2/2] (0.68ns)   --->   "%trotters2_load = load i4 %trotters2_addr"   --->   Operation 87 'load' 'trotters2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 88 [2/2] (0.68ns)   --->   "%trotters3_load = load i4 %trotters3_addr"   --->   Operation 88 'load' 'trotters3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 89 [2/2] (0.68ns)   --->   "%trotters4_load = load i4 %trotters4_addr"   --->   Operation 89 'load' 'trotters4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 90 [2/2] (0.68ns)   --->   "%trotters5_load = load i4 %trotters5_addr"   --->   Operation 90 'load' 'trotters5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 91 [2/2] (0.68ns)   --->   "%trotters6_load = load i4 %trotters6_addr"   --->   Operation 91 'load' 'trotters6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 92 [2/2] (0.68ns)   --->   "%trotters7_load = load i4 %trotters7_addr"   --->   Operation 92 'load' 'trotters7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 93 [2/2] (0.68ns)   --->   "%trotters8_load = load i4 %trotters8_addr"   --->   Operation 93 'load' 'trotters8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 94 [2/2] (0.68ns)   --->   "%trotters9_load = load i4 %trotters9_addr"   --->   Operation 94 'load' 'trotters9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 95 [2/2] (0.68ns)   --->   "%trotters10_load = load i4 %trotters10_addr"   --->   Operation 95 'load' 'trotters10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 96 [2/2] (0.68ns)   --->   "%trotters11_load = load i4 %trotters11_addr"   --->   Operation 96 'load' 'trotters11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 97 [2/2] (0.68ns)   --->   "%trotters12_load = load i4 %trotters12_addr"   --->   Operation 97 'load' 'trotters12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 98 [2/2] (0.68ns)   --->   "%trotters13_load = load i4 %trotters13_addr"   --->   Operation 98 'load' 'trotters13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 99 [2/2] (0.68ns)   --->   "%trotters14_load = load i4 %trotters14_addr"   --->   Operation 99 'load' 'trotters14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 100 [2/2] (0.68ns)   --->   "%trotters15_load = load i4 %trotters15_addr"   --->   Operation 100 'load' 'trotters15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_12 : Operation 101 [2/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 101 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/12] (2.32ns)   --->   "%div = fdiv i32 %logRandNumber_read, i32 %Beta_read" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 102 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i4 %trunc_ln819"   --->   Operation 103 'zext' 'zext_ln819' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/2] (0.68ns)   --->   "%trotters_load = load i4 %trotters_addr"   --->   Operation 104 'load' 'trotters_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 105 [1/2] (0.68ns)   --->   "%trotters1_load = load i4 %trotters1_addr"   --->   Operation 105 'load' 'trotters1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 106 [1/2] (0.68ns)   --->   "%trotters2_load = load i4 %trotters2_addr"   --->   Operation 106 'load' 'trotters2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 107 [1/2] (0.68ns)   --->   "%trotters3_load = load i4 %trotters3_addr"   --->   Operation 107 'load' 'trotters3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 108 [1/2] (0.68ns)   --->   "%trotters4_load = load i4 %trotters4_addr"   --->   Operation 108 'load' 'trotters4_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 109 [1/2] (0.68ns)   --->   "%trotters5_load = load i4 %trotters5_addr"   --->   Operation 109 'load' 'trotters5_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 110 [1/2] (0.68ns)   --->   "%trotters6_load = load i4 %trotters6_addr"   --->   Operation 110 'load' 'trotters6_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 111 [1/2] (0.68ns)   --->   "%trotters7_load = load i4 %trotters7_addr"   --->   Operation 111 'load' 'trotters7_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 112 [1/2] (0.68ns)   --->   "%trotters8_load = load i4 %trotters8_addr"   --->   Operation 112 'load' 'trotters8_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 113 [1/2] (0.68ns)   --->   "%trotters9_load = load i4 %trotters9_addr"   --->   Operation 113 'load' 'trotters9_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 114 [1/2] (0.68ns)   --->   "%trotters10_load = load i4 %trotters10_addr"   --->   Operation 114 'load' 'trotters10_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 115 [1/2] (0.68ns)   --->   "%trotters11_load = load i4 %trotters11_addr"   --->   Operation 115 'load' 'trotters11_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 116 [1/2] (0.68ns)   --->   "%trotters12_load = load i4 %trotters12_addr"   --->   Operation 116 'load' 'trotters12_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 117 [1/2] (0.68ns)   --->   "%trotters13_load = load i4 %trotters13_addr"   --->   Operation 117 'load' 'trotters13_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 118 [1/2] (0.68ns)   --->   "%trotters14_load = load i4 %trotters14_addr"   --->   Operation 118 'load' 'trotters14_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 119 [1/2] (0.68ns)   --->   "%trotters15_load = load i4 %trotters15_addr"   --->   Operation 119 'load' 'trotters15_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_13 : Operation 120 [1/1] (0.49ns)   --->   "%p_Val2_s = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load, i16 %trotters1_load, i16 %trotters2_load, i16 %trotters3_load, i16 %trotters4_load, i16 %trotters5_load, i16 %trotters6_load, i16 %trotters7_load, i16 %trotters8_load, i16 %trotters9_load, i16 %trotters10_load, i16 %trotters11_load, i16 %trotters12_load, i16 %trotters13_load, i16 %trotters14_load, i16 %trotters15_load, i64 %zext_ln819"   --->   Operation 120 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln819_1 = trunc i32 %iSpin_read"   --->   Operation 121 'trunc' 'trunc_ln819_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %p_Val2_s, i16 %trunc_ln819_1"   --->   Operation 122 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/4] (2.32ns)   --->   "%dHTmp = fmul i32 %select_ln1049, i32 2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:117]   --->   Operation 123 'fmul' 'dHTmp' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.87>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%bitcast_ln132 = bitcast i32 %dHTmp" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:132]   --->   Operation 124 'bitcast' 'bitcast_ln132' <Predicate = (p_Result_1)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%xor_ln132 = xor i32 %bitcast_ln132, i32 2147483648" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:132]   --->   Operation 125 'xor' 'xor_ln132' <Predicate = (p_Result_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node dHTmp_1)   --->   "%bitcast_ln132_1 = bitcast i32 %xor_ln132" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:132]   --->   Operation 126 'bitcast' 'bitcast_ln132_1' <Predicate = (p_Result_1)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.22ns) (out node of the LUT)   --->   "%dHTmp_1 = select i1 %p_Result_1, i32 %bitcast_ln132_1, i32 %dHTmp" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:131]   --->   Operation 127 'select' 'dHTmp_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %dHTmp_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 128 'bitcast' 'bitcast_ln136' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 129 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i32 %bitcast_ln136" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 130 'trunc' 'trunc_ln136' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln136_1 = bitcast i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 131 'bitcast' 'bitcast_ln136_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_1, i32 23, i32 30" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 132 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = trunc i32 %bitcast_ln136_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 133 'trunc' 'trunc_ln136_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.58ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp, i8 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 134 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.75ns)   --->   "%icmp_ln136_1 = icmp_eq  i23 %trunc_ln136, i23 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 135 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.58ns)   --->   "%icmp_ln136_2 = icmp_ne  i8 %tmp_1, i8 255" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 136 'icmp' 'icmp_ln136_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.75ns)   --->   "%icmp_ln136_3 = icmp_eq  i23 %trunc_ln136_1, i23 0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 137 'icmp' 'icmp_ln136_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 138 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.77>
ST_15 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_1)   --->   "%or_ln136 = or i1 %icmp_ln136_1, i1 %icmp_ln136" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 139 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_1)   --->   "%or_ln136_1 = or i1 %icmp_ln136_3, i1 %icmp_ln136_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 140 'or' 'or_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_1)   --->   "%and_ln136 = and i1 %or_ln136, i1 %or_ln136_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 141 'and' 'and_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 142 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln136_1 = and i1 %and_ln136, i1 %tmp_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 143 'and' 'and_ln136_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %and_ln136_1, void %._crit_edge, void %branch0" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:136]   --->   Operation 144 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.12ns)   --->   "%p_Repl2_s = xor i1 %p_Result_1, i1 1"   --->   Operation 145 'xor' 'p_Repl2_s' <Predicate = (and_ln136_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %p_Val2_s, i32 %iSpin_read, i1 %p_Repl2_s"   --->   Operation 146 'bitset' 'p_Result_s' <Predicate = (and_ln136_1)> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.61ns)   --->   "%switch_ln838 = switch i4 %trunc_ln819, void %branch15, i4 0, void %branch033, i4 1, void %branch134, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14"   --->   Operation 147 'switch' 'switch_ln838' <Predicate = (and_ln136_1)> <Delay = 0.61>

State 16 <SV = 15> <Delay = 0.68>
ST_16 : Operation 148 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters14_addr"   --->   Operation 148 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 14)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 149 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 14)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters13_addr"   --->   Operation 150 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 13)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 151 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 13)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters12_addr"   --->   Operation 152 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 12)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 153 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 12)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters11_addr"   --->   Operation 154 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 11)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 155 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 11)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters10_addr"   --->   Operation 156 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 10)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 157 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 10)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters9_addr"   --->   Operation 158 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 9)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 159 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 9)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters8_addr"   --->   Operation 160 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 8)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 161 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 8)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters7_addr"   --->   Operation 162 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 7)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 163 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 7)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters6_addr"   --->   Operation 164 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 6)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 165 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 6)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters5_addr"   --->   Operation 166 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 5)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 167 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 5)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters4_addr"   --->   Operation 168 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 169 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 4)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters3_addr"   --->   Operation 170 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 3)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 171 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 3)> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters2_addr"   --->   Operation 172 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 173 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 2)> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters1_addr"   --->   Operation 174 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 175 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 1)> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters_addr"   --->   Operation 176 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 0)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 177 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 0)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.68ns)   --->   "%store_ln838 = store i16 %p_Result_s, i4 %trotters15_addr"   --->   Operation 178 'store' 'store_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 15)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln838 = br void %branch032"   --->   Operation 179 'br' 'br_ln838' <Predicate = (inside & and_ln136_1 & trunc_ln819 == 15)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln138 = br void %._crit_edge" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:138]   --->   Operation 180 'br' 'br_ln138' <Predicate = (inside & and_ln136_1)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln139 = ret" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:139]   --->   Operation 181 'ret' 'ret_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.33ns
The critical path consists of the following:
	wire read operation ('logRandNumber_read') on port 'logRandNumber' [27]  (0 ns)
	'fdiv' operation ('div', /home/edci/workspace/SQA_kernels/src/qmc.cpp:136) [96]  (2.33 ns)

 <State 2>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', /home/edci/workspace/SQA_kernels/src/qmc.cpp:123) [85]  (2.34 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', /home/edci/workspace/SQA_kernels/src/qmc.cpp:123) [85]  (2.34 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', /home/edci/workspace/SQA_kernels/src/qmc.cpp:123) [85]  (2.34 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', /home/edci/workspace/SQA_kernels/src/qmc.cpp:123) [85]  (2.34 ns)

 <State 6>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', /home/edci/workspace/SQA_kernels/src/qmc.cpp:123) [85]  (2.34 ns)

 <State 7>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', /home/edci/workspace/SQA_kernels/src/qmc.cpp:123) [85]  (2.34 ns)

 <State 8>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('sub', /home/edci/workspace/SQA_kernels/src/qmc.cpp:123) [85]  (2.34 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', /home/edci/workspace/SQA_kernels/src/qmc.cpp:136) [96]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', /home/edci/workspace/SQA_kernels/src/qmc.cpp:136) [96]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', /home/edci/workspace/SQA_kernels/src/qmc.cpp:136) [96]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div', /home/edci/workspace/SQA_kernels/src/qmc.cpp:136) [96]  (2.33 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:117) [91]  (2.32 ns)

 <State 14>: 1.88ns
The critical path consists of the following:
	'xor' operation ('xor_ln132', /home/edci/workspace/SQA_kernels/src/qmc.cpp:132) [93]  (0 ns)
	'select' operation ('dHTmp', /home/edci/workspace/SQA_kernels/src/qmc.cpp:131) [95]  (0.227 ns)
	'fcmp' operation ('tmp_2', /home/edci/workspace/SQA_kernels/src/qmc.cpp:136) [110]  (1.65 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', /home/edci/workspace/SQA_kernels/src/qmc.cpp:136) [110]  (1.65 ns)
	'and' operation ('and_ln136_1', /home/edci/workspace/SQA_kernels/src/qmc.cpp:136) [111]  (0.122 ns)

 <State 16>: 0.683ns
The critical path consists of the following:
	'store' operation ('store_ln838') of variable '__Result__' on array 'trotters5' [145]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
