//-------------------------------------------------
// Intel Arch SW Developer's Manual, Volume 3, document 325384-060, September 2016
//-------------------------------------------------
// Part 1: Architectural performance monitoring version 3, Volume 3B, section 18.2
//    and Section 35.1
//-------------------------------------------------
#define IA32_PMC0 0xC1L
#define IA32_PMC1 0xC2L
#define IA32_PMC2 0xC3L
#define IA32_PMC3 0xC4L
#define IA32_PMC4 0xC5L
#define IA32_PMC5 0xC6L
#define IA32_PMC6 0xC7L
#define IA32_PMC7 0xC8L
#define IA32_PERFEVTSEL0 0x186L
#define IA32_PERFEVTSEL1 0x187L
#define IA32_PERFEVTSEL2 0x188L
#define IA32_PERFEVTSEL3 0x189L
#define IA32_PERFEVTSEL4 0x18AL
#define IA32_PERFEVTSEL5 0x18BL
#define IA32_PERFEVTSEL6 0x18CL
#define IA32_PERFEVTSEL7 0x18DL
#define IA32_PERF_STATUS 0x198L
#define IA32_THERM_STATUS 0x19CL
#define IA32_PERF_CTL 0x199L
#define IA32_MISC_ENABLE 0x1A0L
#define IA32_FIXED_CTR0 0x309L
#define IA32_FIXED_CTR1 0x30AL
#define IA32_FIXED_CTR2 0x30BL
#define IA32_FIXED_CTR_CTRL 0x38DL
#define IA32_PERF_GLOBAL_STATUS 0x38EL
#define IA32_PERF_GLOBAL_CTRL 0x38FL
#define IA32_PERF_GLOBAL_OVF_CTRL 0x390L
