ARM GAS  /tmp/ccxFqpOk.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi2_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi2_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccxFqpOk.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 73 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 73 3 view .LVU2
  41 0004 0022     		movs	r2, #0
  42 0006 0092     		str	r2, [sp]
ARM GAS  /tmp/ccxFqpOk.s 			page 3


  43              		.loc 1 73 3 view .LVU3
  44 0008 0D4B     		ldr	r3, .L3
  45 000a 596C     		ldr	r1, [r3, #68]
  46 000c 41F48041 		orr	r1, r1, #16384
  47 0010 5964     		str	r1, [r3, #68]
  48              		.loc 1 73 3 view .LVU4
  49 0012 596C     		ldr	r1, [r3, #68]
  50 0014 01F48041 		and	r1, r1, #16384
  51 0018 0091     		str	r1, [sp]
  52              		.loc 1 73 3 view .LVU5
  53 001a 0099     		ldr	r1, [sp]
  54              	.LBE2:
  55              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 74 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 74 3 view .LVU8
  59 001c 0192     		str	r2, [sp, #4]
  60              		.loc 1 74 3 view .LVU9
  61 001e 196C     		ldr	r1, [r3, #64]
  62 0020 41F08051 		orr	r1, r1, #268435456
  63 0024 1964     		str	r1, [r3, #64]
  64              		.loc 1 74 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 74 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  78:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  72              		.loc 1 78 3 view .LVU13
  73 0030 0F21     		movs	r1, #15
  74 0032 6FF00100 		mvn	r0, #1
  75 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  76              	.LVL0:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** }
  77              		.loc 1 83 1 is_stmt 0 view .LVU14
  78 003a 03B0     		add	sp, sp, #12
  79              		.cfi_def_cfa_offset 4
  80              		@ sp needed
  81 003c 5DF804FB 		ldr	pc, [sp], #4
  82              	.L4:
  83              		.align	2
  84              	.L3:
  85 0040 00380240 		.word	1073887232
  86              		.cfi_endproc
  87              	.LFE130:
  89              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  90              		.align	1
ARM GAS  /tmp/ccxFqpOk.s 			page 4


  91              		.global	HAL_SPI_MspInit
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	HAL_SPI_MspInit:
  97              	.LVL1:
  98              	.LFB131:
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c **** */
  91:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  92:Core/Src/stm32f4xx_hal_msp.c **** {
  99              		.loc 1 92 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 32
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		.loc 1 92 1 is_stmt 0 view .LVU16
 104 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 105              		.cfi_def_cfa_offset 28
 106              		.cfi_offset 4, -28
 107              		.cfi_offset 5, -24
 108              		.cfi_offset 6, -20
 109              		.cfi_offset 7, -16
 110              		.cfi_offset 8, -12
 111              		.cfi_offset 9, -8
 112              		.cfi_offset 14, -4
 113 0004 89B0     		sub	sp, sp, #36
 114              		.cfi_def_cfa_offset 64
  93:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 93 3 is_stmt 1 view .LVU17
 116              		.loc 1 93 20 is_stmt 0 view .LVU18
 117 0006 0023     		movs	r3, #0
 118 0008 0393     		str	r3, [sp, #12]
 119 000a 0493     		str	r3, [sp, #16]
 120 000c 0593     		str	r3, [sp, #20]
 121 000e 0693     		str	r3, [sp, #24]
 122 0010 0793     		str	r3, [sp, #28]
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 123              		.loc 1 94 3 is_stmt 1 view .LVU19
 124              		.loc 1 94 10 is_stmt 0 view .LVU20
 125 0012 0268     		ldr	r2, [r0]
 126              		.loc 1 94 5 view .LVU21
 127 0014 3C4B     		ldr	r3, .L13
 128 0016 9A42     		cmp	r2, r3
 129 0018 02D0     		beq	.L10
 130              	.LVL2:
 131              	.L5:
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
ARM GAS  /tmp/ccxFqpOk.s 			page 5


 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 105:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 106:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 107:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 108:Core/Src/stm32f4xx_hal_msp.c ****     */
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI2_SCK_Pin;
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 121:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 DMA Init */
 124:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2_RX Init */
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Instance = DMA1_Stream3;
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 132:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 133:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 134:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 135:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 136:Core/Src/stm32f4xx_hal_msp.c ****     {
 137:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 138:Core/Src/stm32f4xx_hal_msp.c ****     }
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2_TX Init */
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Instance = DMA1_Stream4;
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 151:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 152:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 153:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 154:Core/Src/stm32f4xx_hal_msp.c ****     {
 155:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 156:Core/Src/stm32f4xx_hal_msp.c ****     }
 157:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccxFqpOk.s 			page 6


 158:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c ****   }
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c **** }
 132              		.loc 1 165 1 view .LVU22
 133 001a 09B0     		add	sp, sp, #36
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 28
 136              		@ sp needed
 137 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 138              	.LVL3:
 139              	.L10:
 140              		.cfi_restore_state
 141              		.loc 1 165 1 view .LVU23
 142 0020 0446     		mov	r4, r0
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 100 5 is_stmt 1 view .LVU24
 144              	.LBB4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 100 5 view .LVU25
 146 0022 0025     		movs	r5, #0
 147 0024 0095     		str	r5, [sp]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 100 5 view .LVU26
 149 0026 03F50033 		add	r3, r3, #131072
 150 002a 1A6C     		ldr	r2, [r3, #64]
 151 002c 42F48042 		orr	r2, r2, #16384
 152 0030 1A64     		str	r2, [r3, #64]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 100 5 view .LVU27
 154 0032 1A6C     		ldr	r2, [r3, #64]
 155 0034 02F48042 		and	r2, r2, #16384
 156 0038 0092     		str	r2, [sp]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 100 5 view .LVU28
 158 003a 009A     		ldr	r2, [sp]
 159              	.LBE4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 160              		.loc 1 100 5 view .LVU29
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 161              		.loc 1 102 5 view .LVU30
 162              	.LBB5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 163              		.loc 1 102 5 view .LVU31
 164 003c 0195     		str	r5, [sp, #4]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 165              		.loc 1 102 5 view .LVU32
 166 003e 1A6B     		ldr	r2, [r3, #48]
 167 0040 42F00402 		orr	r2, r2, #4
 168 0044 1A63     		str	r2, [r3, #48]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 169              		.loc 1 102 5 view .LVU33
 170 0046 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccxFqpOk.s 			page 7


 171 0048 02F00402 		and	r2, r2, #4
 172 004c 0192     		str	r2, [sp, #4]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 102 5 view .LVU34
 174 004e 019A     		ldr	r2, [sp, #4]
 175              	.LBE5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 176              		.loc 1 102 5 view .LVU35
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 177              		.loc 1 103 5 view .LVU36
 178              	.LBB6:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 179              		.loc 1 103 5 view .LVU37
 180 0050 0295     		str	r5, [sp, #8]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 181              		.loc 1 103 5 view .LVU38
 182 0052 1A6B     		ldr	r2, [r3, #48]
 183 0054 42F00202 		orr	r2, r2, #2
 184 0058 1A63     		str	r2, [r3, #48]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 185              		.loc 1 103 5 view .LVU39
 186 005a 1B6B     		ldr	r3, [r3, #48]
 187 005c 03F00203 		and	r3, r3, #2
 188 0060 0293     		str	r3, [sp, #8]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 189              		.loc 1 103 5 view .LVU40
 190 0062 029B     		ldr	r3, [sp, #8]
 191              	.LBE6:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 192              		.loc 1 103 5 view .LVU41
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 109 5 view .LVU42
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194              		.loc 1 109 25 is_stmt 0 view .LVU43
 195 0064 0C23     		movs	r3, #12
 196 0066 0393     		str	r3, [sp, #12]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 110 5 is_stmt 1 view .LVU44
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 110 26 is_stmt 0 view .LVU45
 199 0068 4FF00209 		mov	r9, #2
 200 006c CDF81090 		str	r9, [sp, #16]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 201              		.loc 1 111 5 is_stmt 1 view .LVU46
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 202              		.loc 1 112 5 view .LVU47
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 203              		.loc 1 112 27 is_stmt 0 view .LVU48
 204 0070 4FF00308 		mov	r8, #3
 205 0074 CDF81880 		str	r8, [sp, #24]
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 206              		.loc 1 113 5 is_stmt 1 view .LVU49
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 207              		.loc 1 113 31 is_stmt 0 view .LVU50
 208 0078 0527     		movs	r7, #5
 209 007a 0797     		str	r7, [sp, #28]
 114:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccxFqpOk.s 			page 8


 210              		.loc 1 114 5 is_stmt 1 view .LVU51
 211 007c 0DEB0301 		add	r1, sp, r3
 212 0080 2248     		ldr	r0, .L13+4
 213              	.LVL4:
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 214              		.loc 1 114 5 is_stmt 0 view .LVU52
 215 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL5:
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 217              		.loc 1 116 5 is_stmt 1 view .LVU53
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 218              		.loc 1 116 25 is_stmt 0 view .LVU54
 219 0086 4FF48066 		mov	r6, #1024
 220 008a 0396     		str	r6, [sp, #12]
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 117 5 is_stmt 1 view .LVU55
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 117 26 is_stmt 0 view .LVU56
 223 008c CDF81090 		str	r9, [sp, #16]
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 224              		.loc 1 118 5 is_stmt 1 view .LVU57
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 225              		.loc 1 118 26 is_stmt 0 view .LVU58
 226 0090 0595     		str	r5, [sp, #20]
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 227              		.loc 1 119 5 is_stmt 1 view .LVU59
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 228              		.loc 1 119 27 is_stmt 0 view .LVU60
 229 0092 CDF81880 		str	r8, [sp, #24]
 120:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 230              		.loc 1 120 5 is_stmt 1 view .LVU61
 120:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 231              		.loc 1 120 31 is_stmt 0 view .LVU62
 232 0096 0797     		str	r7, [sp, #28]
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 233              		.loc 1 121 5 is_stmt 1 view .LVU63
 234 0098 03A9     		add	r1, sp, #12
 235 009a 1D48     		ldr	r0, .L13+8
 236 009c FFF7FEFF 		bl	HAL_GPIO_Init
 237              	.LVL6:
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 238              		.loc 1 125 5 view .LVU64
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 239              		.loc 1 125 27 is_stmt 0 view .LVU65
 240 00a0 1C48     		ldr	r0, .L13+12
 241 00a2 1D4B     		ldr	r3, .L13+16
 242 00a4 0360     		str	r3, [r0]
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 243              		.loc 1 126 5 is_stmt 1 view .LVU66
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 244              		.loc 1 126 31 is_stmt 0 view .LVU67
 245 00a6 4560     		str	r5, [r0, #4]
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 246              		.loc 1 127 5 is_stmt 1 view .LVU68
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 247              		.loc 1 127 33 is_stmt 0 view .LVU69
 248 00a8 8560     		str	r5, [r0, #8]
ARM GAS  /tmp/ccxFqpOk.s 			page 9


 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 249              		.loc 1 128 5 is_stmt 1 view .LVU70
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 250              		.loc 1 128 33 is_stmt 0 view .LVU71
 251 00aa C560     		str	r5, [r0, #12]
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 252              		.loc 1 129 5 is_stmt 1 view .LVU72
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 253              		.loc 1 129 30 is_stmt 0 view .LVU73
 254 00ac 0661     		str	r6, [r0, #16]
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 255              		.loc 1 130 5 is_stmt 1 view .LVU74
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 256              		.loc 1 130 43 is_stmt 0 view .LVU75
 257 00ae 4561     		str	r5, [r0, #20]
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 258              		.loc 1 131 5 is_stmt 1 view .LVU76
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 259              		.loc 1 131 40 is_stmt 0 view .LVU77
 260 00b0 8561     		str	r5, [r0, #24]
 132:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 261              		.loc 1 132 5 is_stmt 1 view .LVU78
 132:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 262              		.loc 1 132 28 is_stmt 0 view .LVU79
 263 00b2 C561     		str	r5, [r0, #28]
 133:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 264              		.loc 1 133 5 is_stmt 1 view .LVU80
 133:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 265              		.loc 1 133 32 is_stmt 0 view .LVU81
 266 00b4 4FF40033 		mov	r3, #131072
 267 00b8 0362     		str	r3, [r0, #32]
 134:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 268              		.loc 1 134 5 is_stmt 1 view .LVU82
 134:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 269              		.loc 1 134 32 is_stmt 0 view .LVU83
 270 00ba 4562     		str	r5, [r0, #36]
 135:Core/Src/stm32f4xx_hal_msp.c ****     {
 271              		.loc 1 135 5 is_stmt 1 view .LVU84
 135:Core/Src/stm32f4xx_hal_msp.c ****     {
 272              		.loc 1 135 9 is_stmt 0 view .LVU85
 273 00bc FFF7FEFF 		bl	HAL_DMA_Init
 274              	.LVL7:
 135:Core/Src/stm32f4xx_hal_msp.c ****     {
 275              		.loc 1 135 8 view .LVU86
 276 00c0 D8B9     		cbnz	r0, .L11
 277              	.L7:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 278              		.loc 1 140 5 is_stmt 1 view .LVU87
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 279              		.loc 1 140 5 view .LVU88
 280 00c2 144B     		ldr	r3, .L13+12
 281 00c4 E364     		str	r3, [r4, #76]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 282              		.loc 1 140 5 view .LVU89
 283 00c6 9C63     		str	r4, [r3, #56]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 284              		.loc 1 140 5 view .LVU90
ARM GAS  /tmp/ccxFqpOk.s 			page 10


 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 285              		.loc 1 143 5 view .LVU91
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 286              		.loc 1 143 27 is_stmt 0 view .LVU92
 287 00c8 1448     		ldr	r0, .L13+20
 288 00ca 154B     		ldr	r3, .L13+24
 289 00cc 0360     		str	r3, [r0]
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 290              		.loc 1 144 5 is_stmt 1 view .LVU93
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 291              		.loc 1 144 31 is_stmt 0 view .LVU94
 292 00ce 0023     		movs	r3, #0
 293 00d0 4360     		str	r3, [r0, #4]
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 294              		.loc 1 145 5 is_stmt 1 view .LVU95
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 295              		.loc 1 145 33 is_stmt 0 view .LVU96
 296 00d2 4022     		movs	r2, #64
 297 00d4 8260     		str	r2, [r0, #8]
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 298              		.loc 1 146 5 is_stmt 1 view .LVU97
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 299              		.loc 1 146 33 is_stmt 0 view .LVU98
 300 00d6 C360     		str	r3, [r0, #12]
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 301              		.loc 1 147 5 is_stmt 1 view .LVU99
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 302              		.loc 1 147 30 is_stmt 0 view .LVU100
 303 00d8 4FF48062 		mov	r2, #1024
 304 00dc 0261     		str	r2, [r0, #16]
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 305              		.loc 1 148 5 is_stmt 1 view .LVU101
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 306              		.loc 1 148 43 is_stmt 0 view .LVU102
 307 00de 4361     		str	r3, [r0, #20]
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 308              		.loc 1 149 5 is_stmt 1 view .LVU103
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 309              		.loc 1 149 40 is_stmt 0 view .LVU104
 310 00e0 8361     		str	r3, [r0, #24]
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 311              		.loc 1 150 5 is_stmt 1 view .LVU105
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 312              		.loc 1 150 28 is_stmt 0 view .LVU106
 313 00e2 C361     		str	r3, [r0, #28]
 151:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 314              		.loc 1 151 5 is_stmt 1 view .LVU107
 151:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 315              		.loc 1 151 32 is_stmt 0 view .LVU108
 316 00e4 4FF40032 		mov	r2, #131072
 317 00e8 0262     		str	r2, [r0, #32]
 152:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 318              		.loc 1 152 5 is_stmt 1 view .LVU109
 152:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 319              		.loc 1 152 32 is_stmt 0 view .LVU110
 320 00ea 4362     		str	r3, [r0, #36]
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  /tmp/ccxFqpOk.s 			page 11


 321              		.loc 1 153 5 is_stmt 1 view .LVU111
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
 322              		.loc 1 153 9 is_stmt 0 view .LVU112
 323 00ec FFF7FEFF 		bl	HAL_DMA_Init
 324              	.LVL8:
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
 325              		.loc 1 153 8 view .LVU113
 326 00f0 30B9     		cbnz	r0, .L12
 327              	.L8:
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 158 5 is_stmt 1 view .LVU114
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 329              		.loc 1 158 5 view .LVU115
 330 00f2 0A4B     		ldr	r3, .L13+20
 331 00f4 A364     		str	r3, [r4, #72]
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 332              		.loc 1 158 5 view .LVU116
 333 00f6 9C63     		str	r4, [r3, #56]
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 334              		.loc 1 158 5 view .LVU117
 335              		.loc 1 165 1 is_stmt 0 view .LVU118
 336 00f8 8FE7     		b	.L5
 337              	.L11:
 137:Core/Src/stm32f4xx_hal_msp.c ****     }
 338              		.loc 1 137 7 is_stmt 1 view .LVU119
 339 00fa FFF7FEFF 		bl	Error_Handler
 340              	.LVL9:
 341 00fe E0E7     		b	.L7
 342              	.L12:
 155:Core/Src/stm32f4xx_hal_msp.c ****     }
 343              		.loc 1 155 7 view .LVU120
 344 0100 FFF7FEFF 		bl	Error_Handler
 345              	.LVL10:
 346 0104 F5E7     		b	.L8
 347              	.L14:
 348 0106 00BF     		.align	2
 349              	.L13:
 350 0108 00380040 		.word	1073756160
 351 010c 00080240 		.word	1073874944
 352 0110 00040240 		.word	1073873920
 353 0114 00000000 		.word	hdma_spi2_rx
 354 0118 58600240 		.word	1073897560
 355 011c 00000000 		.word	hdma_spi2_tx
 356 0120 70600240 		.word	1073897584
 357              		.cfi_endproc
 358              	.LFE131:
 360              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 361              		.align	1
 362              		.global	HAL_SPI_MspDeInit
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	HAL_SPI_MspDeInit:
 368              	.LVL11:
 369              	.LFB132:
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccxFqpOk.s 			page 12


 168:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 169:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 170:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 171:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 172:Core/Src/stm32f4xx_hal_msp.c **** */
 173:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 174:Core/Src/stm32f4xx_hal_msp.c **** {
 370              		.loc 1 174 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 175:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 374              		.loc 1 175 3 view .LVU122
 375              		.loc 1 175 10 is_stmt 0 view .LVU123
 376 0000 0268     		ldr	r2, [r0]
 377              		.loc 1 175 5 view .LVU124
 378 0002 0D4B     		ldr	r3, .L22
 379 0004 9A42     		cmp	r2, r3
 380 0006 00D0     		beq	.L21
 381 0008 7047     		bx	lr
 382              	.L21:
 174:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 383              		.loc 1 174 1 view .LVU125
 384 000a 10B5     		push	{r4, lr}
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 4, -8
 387              		.cfi_offset 14, -4
 388 000c 0446     		mov	r4, r0
 176:Core/Src/stm32f4xx_hal_msp.c ****   {
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 180:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 181:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 389              		.loc 1 181 5 is_stmt 1 view .LVU126
 390 000e 0B4A     		ldr	r2, .L22+4
 391 0010 136C     		ldr	r3, [r2, #64]
 392 0012 23F48043 		bic	r3, r3, #16384
 393 0016 1364     		str	r3, [r2, #64]
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 184:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 185:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 186:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 187:Core/Src/stm32f4xx_hal_msp.c ****     */
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, SPI2_MISO_Pin|SPI2_MOSI_Pin);
 394              		.loc 1 188 5 view .LVU127
 395 0018 0C21     		movs	r1, #12
 396 001a 0948     		ldr	r0, .L22+8
 397              	.LVL12:
 398              		.loc 1 188 5 is_stmt 0 view .LVU128
 399 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 400              	.LVL13:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(SPI2_SCK_GPIO_Port, SPI2_SCK_Pin);
 401              		.loc 1 190 5 is_stmt 1 view .LVU129
 402 0020 4FF48061 		mov	r1, #1024
ARM GAS  /tmp/ccxFqpOk.s 			page 13


 403 0024 0748     		ldr	r0, .L22+12
 404 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 405              	.LVL14:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 DMA DeInit */
 193:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 406              		.loc 1 193 5 view .LVU130
 407 002a E06C     		ldr	r0, [r4, #76]
 408 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 409              	.LVL15:
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 410              		.loc 1 194 5 view .LVU131
 411 0030 A06C     		ldr	r0, [r4, #72]
 412 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 413              	.LVL16:
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 198:Core/Src/stm32f4xx_hal_msp.c ****   }
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c **** }
 414              		.loc 1 200 1 is_stmt 0 view .LVU132
 415 0036 10BD     		pop	{r4, pc}
 416              	.LVL17:
 417              	.L23:
 418              		.loc 1 200 1 view .LVU133
 419              		.align	2
 420              	.L22:
 421 0038 00380040 		.word	1073756160
 422 003c 00380240 		.word	1073887232
 423 0040 00080240 		.word	1073874944
 424 0044 00040240 		.word	1073873920
 425              		.cfi_endproc
 426              	.LFE132:
 428              		.section	.bss.pdi_dma_transmission,"aw",%nobits
 431              	pdi_dma_transmission:
 432 0000 00       		.space	1
 433              		.text
 434              	.Letext0:
 435              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 436              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 437              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 438              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 439              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 440              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 441              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 442              		.file 9 "Core/Inc/pdo_override.h"
 443              		.file 10 "Core/Inc/main.h"
 444              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccxFqpOk.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccxFqpOk.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccxFqpOk.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccxFqpOk.s:85     .text.HAL_MspInit:0000000000000040 $d
     /tmp/ccxFqpOk.s:90     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccxFqpOk.s:96     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccxFqpOk.s:350    .text.HAL_SPI_MspInit:0000000000000108 $d
     /tmp/ccxFqpOk.s:361    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccxFqpOk.s:367    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccxFqpOk.s:421    .text.HAL_SPI_MspDeInit:0000000000000038 $d
     /tmp/ccxFqpOk.s:431    .bss.pdi_dma_transmission:0000000000000000 pdi_dma_transmission
     /tmp/ccxFqpOk.s:432    .bss.pdi_dma_transmission:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_spi2_rx
hdma_spi2_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
