Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: wishbone_gpio_6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "wishbone_gpio_6.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "wishbone_gpio_6"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : wishbone_gpio_6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jun/logibone/logiboneprojects/logi-hard/hdl/wishbone/logi_wishbone_pack.vhd" into library work
Parsing package <logi_wishbone_pack>.
Parsing package body <logi_wishbone_pack>.
Parsing VHDL file "/home/jun/logibone/logiboneprojects/logi-hard/hdl/utils/logi_utils_pack.vhd" into library work
Parsing package <logi_utils_pack>.
Parsing package body <logi_utils_pack>.
Parsing VHDL file "/home/jun/logibone/logiboneprojects/logi-hard/hdl/wishbone/wishbone_intercon.vhd" into library work
Parsing entity <wishbone_intercon>.
Parsing architecture <Behavioral> of entity <wishbone_intercon>.
Parsing VHDL file "/home/jun/logibone/logiboneprojects/logi-hard/hdl/wishbone/peripherals/wishbone_gpio.vhd" into library work
Parsing entity <wishbone_gpio>.
Parsing architecture <Behavioral> of entity <wishbone_gpio>.
Parsing VHDL file "/home/jun/logibone/logiboneprojects/logi-hard/hdl/wishbone/peripherals/logi_wishbone_peripherals_pack.vhd" into library work
Parsing package <logi_wishbone_peripherals_pack>.
Parsing package body <logi_wishbone_peripherals_pack>.
Parsing VHDL file "/home/jun/logibone/logiboneprojects/logi-hard/hdl/wishbone/gpmc_wishbone_wrapper.vhd" into library work
Parsing entity <gpmc_wishbone_wrapper>.
Parsing architecture <RTL> of entity <gpmc_wishbone_wrapper>.
Parsing VHDL file "/home/jun/logibone/logiboneprojects/wishbone_gpio_6/wishbone_gpio_6.vhd" into library work
Parsing entity <wishbone_gpio_6>.
Parsing architecture <structural> of entity <wishbone_gpio_6>.
WARNING:HDLCompiler:701 - "/home/jun/logibone/logiboneprojects/wishbone_gpio_6/wishbone_gpio_6.vhd" Line 131: Partially associated formal gpio cannot have actual OPEN
WARNING:HDLCompiler:701 - "/home/jun/logibone/logiboneprojects/wishbone_gpio_6/wishbone_gpio_6.vhd" Line 132: Partially associated formal gpio cannot have actual OPEN

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <wishbone_gpio_6> (architecture <structural>) from library <work>.

Elaborating entity <gpmc_wishbone_wrapper> (architecture <RTL>) with generics from library <work>.

Elaborating entity <wishbone_intercon> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <wishbone_gpio> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <wishbone_gpio_6>.
    Related source file is "/home/jun/logibone/logiboneprojects/wishbone_gpio_6/wishbone_gpio_6.vhd".
WARNING:Xst:647 - Input <PB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Always blocking tristate driving signal <PMOD1<7>> is removed.
Always blocking tristate driving signal <PMOD1<6>> is removed.
Always blocking tristate driving signal <PMOD1<5>> is removed.
Always blocking tristate driving signal <PMOD1<4>> is removed.
Always blocking tristate driving signal <PMOD1<3>> is removed.
Always blocking tristate driving signal <PMOD1<2>> is removed.
Always blocking tristate driving signal <PMOD1<1>> is removed.
Always blocking tristate driving signal <PMOD1<0>> is removed.
Always blocking tristate driving signal <PMOD2<7>> is removed.
Always blocking tristate driving signal <PMOD2<6>> is removed.
Always blocking tristate driving signal <PMOD2<5>> is removed.
Always blocking tristate driving signal <PMOD2<4>> is removed.
Always blocking tristate driving signal <PMOD2<3>> is removed.
Always blocking tristate driving signal <PMOD2<2>> is removed.
Always blocking tristate driving signal <PMOD2<1>> is removed.
Always blocking tristate driving signal <PMOD2<0>> is removed.
Always blocking tristate driving signal <ARD<5>> is removed.
Always blocking tristate driving signal <ARD<4>> is removed.
Always blocking tristate driving signal <ARD<3>> is removed.
Always blocking tristate driving signal <ARD<2>> is removed.
Always blocking tristate driving signal <ARD<1>> is removed.
Always blocking tristate driving signal <ARD<0>> is removed.
Always blocking tristate driving signal <ARD_SCL> is removed.
Always blocking tristate driving signal <ARD_SDA> is removed.
    Found 1-bit tristate buffer for signal <LED<1>> created at line 21
    Found 1-bit tristate buffer for signal <LED<0>> created at line 21
    Summary:
	inferred   2 Tristate(s).
Unit <wishbone_gpio_6> synthesized.

Synthesizing Unit <gpmc_wishbone_wrapper>.
    Related source file is "/home/jun/logibone/logiboneprojects/logi-hard/hdl/wishbone/gpmc_wishbone_wrapper.vhd".
        sync = true
        burst = false
    Set property "IOB = TRUE" for signal <iob_readdata>.
    Set property "IOB = TRUE" for signal <csn_bridge>.
    Set property "IOB = TRUE" for signal <wen_bridge>.
    Set property "IOB = TRUE" for signal <oen_bridge>.
WARNING:Xst:647 - Input <wbm_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wen_bridge>.
    Found 1-bit register for signal <oen_bridge>.
    Found 1-bit register for signal <iob_dq_hiz>.
    Found 1-bit register for signal <csn>.
    Found 1-bit register for signal <writen>.
    Found 1-bit register for signal <readn>.
    Found 1-bit register for signal <csn_sync_0>.
    Found 1-bit register for signal <writen_sync_0>.
    Found 1-bit register for signal <readn_sync_0>.
    Found 1-bit register for signal <csn_bridge>.
    Found 16-bit register for signal <address_bridge>.
    Found 16-bit register for signal <iob_readdata>.
    Found 16-bit register for signal <writedata_bridge>.
    Found 16-bit register for signal <writedata>.
    Found 16-bit register for signal <writedata_sync_0>.
    Found 16-bit register for signal <address>.
    Found 16-bit register for signal <address_sync_0>.
    Found 16-bit register for signal <readdata_bridge>.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal csn_bridge may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal wen_bridge may hinder XST clustering optimizations.
    Summary:
	inferred 138 D-type flip-flop(s).
Unit <gpmc_wishbone_wrapper> synthesized.

Synthesizing Unit <wishbone_intercon>.
    Related source file is "/home/jun/logibone/logiboneprojects/logi-hard/hdl/wishbone/wishbone_intercon.vhd".
        memory_map = ("000000000000000X")
WARNING:Xst:647 - Input <gls_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gls_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <wbs_readdata<15>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<14>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<13>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<12>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<11>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<10>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<9>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<8>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<7>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<6>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<5>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<4>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<3>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<2>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<1>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<0>> created at line 84
    Found 1-bit tristate buffer for signal <wbs_readdata<15>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<14>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<13>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<12>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<11>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<10>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<9>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<8>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<7>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<6>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<5>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<4>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<3>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<2>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<1>> created at line 91
    Found 1-bit tristate buffer for signal <wbs_readdata<0>> created at line 91
    Summary:
	inferred  32 Tristate(s).
Unit <wishbone_intercon> synthesized.

Synthesizing Unit <wishbone_gpio>.
    Related source file is "/home/jun/logibone/logiboneprojects/logi-hard/hdl/wishbone/peripherals/wishbone_gpio.vhd".
        wb_size = 16
WARNING:Xst:647 - Input <wbs_address<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <write_ack>.
    Found 16-bit register for signal <output>.
    Found 16-bit register for signal <dir>.
    Found 16-bit register for signal <input>.
    Found 16-bit register for signal <wbs_readdata>.
    Found 1-bit register for signal <read_ack>.
    Found 1-bit tristate buffer for signal <gpio<15>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<14>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<13>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<12>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<11>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<10>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<9>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<8>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<7>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<6>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<5>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<4>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<3>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<2>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<1>> created at line 50
    Found 1-bit tristate buffer for signal <gpio<0>> created at line 50
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <wishbone_gpio> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 1-bit register                                        : 12
 16-bit register                                       : 12
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 50
 1-bit tristate buffer                                 : 50
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 204
 Flip-Flops                                            : 204
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance PLL_BASE_inst in unit PLL_BASE_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2042 - Unit wishbone_gpio_6: 16 internal tristates are replaced by logic (pull-up yes): N2, N3, gpio/gpio<0>, gpio/gpio<10>, gpio/gpio<11>, gpio/gpio<12>, gpio/gpio<13>, gpio/gpio<14>, gpio/gpio<15>, gpio/gpio<3>, gpio/gpio<4>, gpio/gpio<5>, gpio/gpio<6>, gpio/gpio<7>, gpio/gpio<8>, gpio/gpio<9>.
WARNING:Xst:2040 - Unit wishbone_intercon: 16 multi-source signals are replaced by logic (pull-up yes): wbs_readdata<0>, wbs_readdata<10>, wbs_readdata<11>, wbs_readdata<12>, wbs_readdata<13>, wbs_readdata<14>, wbs_readdata<15>, wbs_readdata<1>, wbs_readdata<2>, wbs_readdata<3>, wbs_readdata<4>, wbs_readdata<5>, wbs_readdata<6>, wbs_readdata<7>, wbs_readdata<8>, wbs_readdata<9>.

Optimizing unit <wishbone_gpio_6> ...

Optimizing unit <gpmc_wishbone_wrapper> ...

Optimizing unit <wishbone_intercon> ...
WARNING:Xst:2677 - Node <gpio/read_ack> of sequential type is unconnected in block <wishbone_gpio_6>.
WARNING:Xst:2677 - Node <gpio/write_ack> of sequential type is unconnected in block <wishbone_gpio_6>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block wishbone_gpio_6, actual ratio is 4.
FlipFlop Master_0/writen has been replicated 1 time(s)
FlipFlop Master_0/iob_dq_hiz has been replicated 15 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 218
 Flip-Flops                                            : 218

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : wishbone_gpio_6.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 16
#      LUT3                        : 33
#      LUT5                        : 1
#      LUT6                        : 68
#      VCC                         : 1
# FlipFlops/Latches                : 218
#      FDC                         : 112
#      FDC_1                       : 32
#      FDCE_1                      : 16
#      FDE                         : 32
#      FDP                         : 7
#      FDP_1                       : 19
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 4
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUFT                       : 4
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             183  out of  11440     1%  
 Number of Slice LUTs:                  122  out of   5720     2%  
    Number used as Logic:               122  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    223
   Number with an unused Flip Flop:      40  out of    223    17%  
   Number with an unused LUT:           101  out of    223    45%  
   Number of fully used LUT-FF pairs:    82  out of    223    36%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  26  out of    102    25%  
    IOB Flip Flops/Latches:              35

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
PLL_BASE_inst/CLKOUT0              | NONE(gpio/wbs_readdata_15)| 151   |
GPMC_CLK                           | BUFGP                     | 67    |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.550ns (Maximum Frequency: 219.780MHz)
   Minimum input arrival time before clock: 3.747ns
   Maximum output required time after clock: 5.213ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_BASE_inst/CLKOUT0'
  Clock period: 4.550ns (frequency: 219.780MHz)
  Total number of paths / destination ports: 1124 / 116
-------------------------------------------------------------------------
Delay:               4.550ns (Levels of Logic = 3)
  Source:            Master_0/address_8 (FF)
  Destination:       Master_0/readdata_bridge_15 (FF)
  Source Clock:      PLL_BASE_inst/CLKOUT0 rising
  Destination Clock: PLL_BASE_inst/CLKOUT0 rising

  Data Path: Master_0/address_8 to Master_0/readdata_bridge_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.221  Master_0/address_8 (Master_0/address_8)
     LUT6:I0->O            1   0.254   0.790  Intercon_0/cs_vector<15>2_1 (Intercon_0/cs_vector<15>2)
     LUT5:I3->O           16   0.250   1.182  Intercon_0/cs_vector<15>3 (Intercon_0/cs_vector)
     LUT3:I2->O            1   0.254   0.000  Intercon_0/wbs_readdata<0>LogicTrst1 (Master_0_wbm_Intercon_0_wbs_0_readdata<0>)
     FDC:D                     0.074          Master_0/readdata_bridge_0
    ----------------------------------------
    Total                      4.550ns (1.357ns logic, 3.193ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GPMC_CLK'
  Total number of paths / destination ports: 67 / 67
-------------------------------------------------------------------------
Offset:              3.747ns (Levels of Logic = 2)
  Source:            GPMC_ADVN (PAD)
  Destination:       Master_0/address_bridge_15 (FF)
  Destination Clock: GPMC_CLK falling

  Data Path: GPMC_ADVN to Master_0/address_bridge_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  GPMC_ADVN_IBUF (GPMC_ADVN_IBUF)
     INV:I->O             16   0.255   1.181  Master_0/gpmc_advn_inv1_INV_0 (Master_0/gpmc_advn_inv)
     FDCE_1:CE                 0.302          Master_0/address_bridge_0
    ----------------------------------------
    Total                      3.747ns (1.885ns logic, 1.862ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GPMC_CLK'
  Total number of paths / destination ports: 32 / 16
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            Master_0/iob_readdata_15 (FF)
  Destination:       GPMC_AD<15> (PAD)
  Source Clock:      GPMC_CLK falling

  Data Path: Master_0/iob_readdata_15 to GPMC_AD<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.525   0.681  Master_0/iob_readdata_15 (Master_0/iob_readdata_15)
     IOBUF:I->IO               2.912          Master_0/gen_syn.iob_dq_g[15].iob_dq_iob (GPMC_AD<15>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_BASE_inst/CLKOUT0'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.213ns (Levels of Logic = 2)
  Source:            gpio/dir_2 (FF)
  Destination:       gpio_out<1> (PAD)
  Source Clock:      PLL_BASE_inst/CLKOUT0 rising

  Data Path: gpio/dir_2 to gpio_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   0.840  gpio/dir_2 (gpio/dir_2)
     INV:I->O              1   0.255   0.681  gpio/dir<2>_inv1_INV_0 (gpio/dir<2>_inv)
     OBUFT:T->O                2.912          gpio_out_1_OBUFT (gpio_out<1>)
    ----------------------------------------
    Total                      5.213ns (3.692ns logic, 1.521ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GPMC_CLK
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
PLL_BASE_inst/CLKOUT0|         |         |    1.280|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_BASE_inst/CLKOUT0
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
GPMC_CLK             |         |    1.280|         |         |
PLL_BASE_inst/CLKOUT0|    4.550|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 9.71 secs
 
--> 


Total memory usage is 414212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    4 (   0 filtered)

