Starting process: IPCFG

GenerateCore within package Core_Generate 1.0.0 in file LatticeIP_generate.tcl
Starting process: '"/home/soft/lattice/diamond/2.2_x64/bin/lin64/synpwrap" -rem -e tsmac36 -target lattice-ecp3'

Warning: You are running on an unsupported platform 
End process: completed successfully.

Starting process: '"/home/soft/lattice/diamond/2.2_x64/ispfpga/bin/lin64/edif2ngd" -ip "/home/hadaq/trispeed_mac_v3.6/lib/../.." -ic trispeed_mac_v3.6 -l LatticeECP3 -nopropwarn "tsmac36.edi" "tsmac36.ngo"'
edif2ngd:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
No device specified. Will use default.

Writing the design to tsmac36.ngo...

Generating edif netlist for IP cell pmi_ram_dpEbnonessdn96649664p132b6db5.edn
SCUBA, Version Diamond_2.2_Production (99)
Wed Jun 19 11:51:41 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /home/soft/lattice/diamond/2.2_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 9 -num_rows 64 -rdata_width 9 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dpEbnonessdn96649664p132b6db5 -pmi 
    Circuit name     : pmi_ram_dpEbnonessdn96649664p132b6db5
    Module type      : RAM_DP
    Module Version   : 6.2
    Ports            : 
	Inputs       : WrAddress[5:0], RdAddress[5:0], Data[8:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[8:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonessdn96649664p132b6db5.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonessdn96649664p132b6db5.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonessdn96649664p132b6db5.ngo...

Generating edif netlist for IP cell pmi_ram_dpEbnonessdn208256208256p13732cfe.edn
SCUBA, Version Diamond_2.2_Production (99)
Wed Jun 19 11:51:41 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /home/soft/lattice/diamond/2.2_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 20 -num_rows 256 -rdata_width 20 -gsr DISABLED -sync_reset -memformat bin -cascade -1 -n pmi_ram_dpEbnonessdn208256208256p13732cfe -pmi 
    Circuit name     : pmi_ram_dpEbnonessdn208256208256p13732cfe
    Module type      : RAM_DP
    Module Version   : 6.2
    Ports            : 
	Inputs       : WrAddress[7:0], RdAddress[7:0], Data[19:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[19:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonessdn208256208256p13732cfe.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonessdn208256208256p13732cfe.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonessdn208256208256p13732cfe.ngo...

End process: completed successfully.

=============================================================================
Filelist generated by IPexpress    06/19/2013    11:51:41          
Filename: tsmac36_filelist.log                                         
Copyright(c) 2008 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================
-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: /home/hadaq/greg/projects/git/gbe2_ecp3/ipcores_ecp3/tsmac36 
-----------------------------------------------------------------------------
  tsmac36.lpc
      : IP ispLEVER LPC File
  tsmac36.ngo
      : IP ispLEVER Database File
  tsmac36_bb.v
      : IP Verilog Blackbox Module
  tsmac36_inst.v
      : IP Verilog Instantiation Template
  tsmac36_beh.v
      : IP Verilog Behaviorial Sim Model
  tsmac36_gen.log
      : IP Status Log
  tsmac36_generate.log
      : IP Generate Log
-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:

Testbench files common to all Tri-Speed MAC configurations
    ../ts_mac_eval/testbench/top 
    ../ts_mac_eval/testbench/tests 

Models common to all Tri-Speed MAC configurations
    ../ts_mac_eval/models/ecp3 

Evaluation source files specific to tsmac36 configuration
    ../ts_mac_eval/tsmac36/src/rtl/top 
    ../ts_mac_eval/tsmac36/src/rtl/templates 
    ../ts_mac_eval/tsmac36/src/params 

Simulation files specific to tsmac36 configuration
    ../ts_mac_eval/tsmac36/sim/modelsim 

Implementation files specific to tsmac36 configuration
    ../ts_mac_eval/tsmac36/impl/synplify 

Total Warnings:  1


Total Errors:  0



