#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr 12 00:26:04 2023
# Process ID: 15516
# Current directory: E:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.runs/system_flashing_light_0_0_synth_1
# Command line: vivado.exe -log system_flashing_light_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_flashing_light_0_0.tcl
# Log file: E:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.runs/system_flashing_light_0_0_synth_1/system_flashing_light_0_0.vds
# Journal file: E:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.runs/system_flashing_light_0_0_synth_1\vivado.jou
# Running On: JingDevice, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
source system_flashing_light_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/ZynqLearning/code/C/1_AXI_CUSTOM_IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.cache/ip 
Command: synth_design -top system_flashing_light_0_0 -part xc7z035ffg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-86] Your Synthesis license expires in 13 day(s)
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15420
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_flashing_light_0_0' [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ip/system_flashing_light_0_0/synth/system_flashing_light_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'flashing_light_v1_0' [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'flashing_light_v1_0_S00_AXI' [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6155] done synthesizing module 'flashing_light_v1_0_S00_AXI' (0#1) [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'flashing_light' [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flashing_light' (0#1) [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flashing_light_v1_0' (0#1) [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_flashing_light_0_0' (0#1) [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ip/system_flashing_light_0_0/synth/system_flashing_light_0_0.v:53]
WARNING: [Synth 8-7137] Register cnt_reg in module flashing_light has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [e:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.gen/sources_1/bd/system/ipshared/1f71/hdl/flashing_light.v:36]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module flashing_light_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module flashing_light_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module flashing_light_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module flashing_light_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module flashing_light_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module flashing_light_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1717.516 ; gain = 86.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1717.516 ; gain = 86.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1717.516 ; gain = 86.934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1717.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1795.371 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.371 ; gain = 164.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.371 ; gain = 164.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.371 ; gain = 164.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1795.371 ; gain = 164.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/flashing_light/cnt1, operation Mode is: (C:0xfffffa0a1eff)+(A:0x562ad)*B.
DSP Report: operator inst/flashing_light/cnt1 is absorbed into DSP inst/flashing_light/cnt1.
DSP Report: operator inst/flashing_light/cnt3 is absorbed into DSP inst/flashing_light/cnt1.
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module system_flashing_light_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module system_flashing_light_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module system_flashing_light_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module system_flashing_light_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module system_flashing_light_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module system_flashing_light_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1795.371 ; gain = 164.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping                      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|flashing_light | (C:0xfffffa0a1eff)+(A:0x562ad)*B | 19     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1795.371 ; gain = 164.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1795.371 ; gain = 164.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1795.371 ; gain = 164.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.059 ; gain = 171.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.059 ; gain = 171.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.059 ; gain = 171.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.059 ; gain = 171.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.059 ; gain = 171.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.059 ; gain = 171.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|flashing_light | C+A*B'      | 19     | 8      | 48     | -      | 32     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     8|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |    65|
|5     |LUT3    |    66|
|6     |LUT4    |    25|
|7     |LUT5    |     3|
|8     |LUT6    |    53|
|9     |FDCE    |    33|
|10    |FDPE    |    32|
|11    |FDRE    |   169|
|12    |FDSE    |     1|
|13    |LDC     |    32|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.059 ; gain = 171.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1802.059 ; gain = 93.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1802.059 ; gain = 171.477
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1814.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

Synth Design complete, checksum: 1628b247
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1823.027 ; gain = 192.445
INFO: [Common 17-1381] The checkpoint 'E:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.runs/system_flashing_light_0_0_synth_1/system_flashing_light_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_flashing_light_0_0, cache-ID = d257880aec5e0003
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Project/ZynqLearning/code/C/2_AXI_FLASHING_LIGHT/2_AXI_FLASHING_LIGHT.runs/system_flashing_light_0_0_synth_1/system_flashing_light_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_flashing_light_0_0_utilization_synth.rpt -pb system_flashing_light_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 00:26:57 2023...
