{
  "processor": "Intel i960CA",
  "manufacturer": "Intel",
  "year": 1989,
  "schema_version": "1.0",
  "source": "Intel i960CA User's Manual, 1990",
  "clock_mhz": 33,
  "instruction_count": 120,
  "notes": "Superscalar i960 variant. Three-issue: can dispatch REG, MEM, and CTRL instructions simultaneously each clock. 1KB instruction cache, 1KB data cache. Used extensively in RAID controllers. Includes DMA channels on-chip. Same ISA base as i960 with additional instructions.",
  "instructions": [
    {"mnemonic": "MOV", "operands": "reg, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register move. REG class, can be paired"},
    {"mnemonic": "MOVL", "operands": "reg, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move long pair. REG class"},
    {"mnemonic": "MOVQ", "operands": "reg, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move quad. REG class"},
    {"mnemonic": "LDA", "operands": "reg, addr", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load address. REG class"},
    {"mnemonic": "LD", "operands": "reg, mem", "bytes": 4, "cycles": 2, "cycles_note": "2 cache hit, pipelined", "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load word. MEM class"},
    {"mnemonic": "LDL", "operands": "reg, mem", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load long (64-bit). MEM class"},
    {"mnemonic": "LDT", "operands": "reg, mem", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load triple. MEM class"},
    {"mnemonic": "LDQ", "operands": "reg, mem", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load quad. MEM class"},
    {"mnemonic": "LDOB", "operands": "reg, mem", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load byte zero-extend"},
    {"mnemonic": "LDOS", "operands": "reg, mem", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load short zero-extend"},
    {"mnemonic": "LDIB", "operands": "reg, mem", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load byte sign-extend"},
    {"mnemonic": "LDIS", "operands": "reg, mem", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load short sign-extend"},
    {"mnemonic": "ST", "operands": "mem, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store word. MEM class, pipelined write buffer"},
    {"mnemonic": "STL", "operands": "mem, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store long"},
    {"mnemonic": "STT", "operands": "mem, reg", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store triple"},
    {"mnemonic": "STQ", "operands": "mem, reg", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store quad"},
    {"mnemonic": "STOB", "operands": "mem, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "STOS", "operands": "mem, reg", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store short"},
    {"mnemonic": "ADD", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Add. REG class"},
    {"mnemonic": "ADDO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add ordinal. REG class"},
    {"mnemonic": "ADDI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Add integer. REG class"},
    {"mnemonic": "SUB", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Subtract. REG class"},
    {"mnemonic": "SUBO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract ordinal"},
    {"mnemonic": "SUBI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Subtract integer"},
    {"mnemonic": "MUL", "operands": "dst, src1, src2", "bytes": 4, "cycles": 2, "cycles_note": "2 for 32-bit, pipelined", "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply. Enhanced hardware multiplier vs i960KA/KB"},
    {"mnemonic": "MULO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply ordinal"},
    {"mnemonic": "MULI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Multiply integer"},
    {"mnemonic": "EMUL", "operands": "dst, src1, src2", "bytes": 4, "cycles": 4, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Extended multiply (32x32->64). CA new"},
    {"mnemonic": "DIV", "operands": "dst, src1, src2", "bytes": 4, "cycles": 21, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide"},
    {"mnemonic": "DIVO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 21, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide ordinal"},
    {"mnemonic": "DIVI", "operands": "dst, src1, src2", "bytes": 4, "cycles": 21, "category": "divide", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Divide integer"},
    {"mnemonic": "EDIV", "operands": "dst, src1, src2", "bytes": 4, "cycles": 35, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Extended divide (64/32). CA new"},
    {"mnemonic": "REMO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 21, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Remainder ordinal"},
    {"mnemonic": "AND", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise AND. REG class"},
    {"mnemonic": "ANDNOT", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND-NOT"},
    {"mnemonic": "OR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise OR"},
    {"mnemonic": "XOR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise XOR"},
    {"mnemonic": "NOT", "operands": "dst, src", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Bitwise NOT"},
    {"mnemonic": "NAND", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "NAND"},
    {"mnemonic": "NOR", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "NOR"},
    {"mnemonic": "SHLO", "operands": "dst, src, count", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left ordinal"},
    {"mnemonic": "SHRO", "operands": "dst, src, count", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right ordinal"},
    {"mnemonic": "SHRI", "operands": "dst, src, count", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right integer"},
    {"mnemonic": "ROTATE", "operands": "dst, src, count", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Rotate left"},
    {"mnemonic": "SETBIT", "operands": "dst, src, bit", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Set bit"},
    {"mnemonic": "CLRBIT", "operands": "dst, src, bit", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Clear bit"},
    {"mnemonic": "CHKBIT", "operands": "src, bit", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Check bit"},
    {"mnemonic": "SCANBIT", "operands": "dst, src", "bytes": 4, "cycles": 4, "category": "bit", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Scan for most significant set bit"},
    {"mnemonic": "EXTRACT", "operands": "dst, src, bit, len", "bytes": 4, "cycles": 1, "category": "bit", "addressing_mode": "register", "flags_affected": "none", "notes": "Extract bit field"},
    {"mnemonic": "CMPO", "operands": "src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Compare ordinal. REG class"},
    {"mnemonic": "CMPI", "operands": "src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Compare integer"},
    {"mnemonic": "CMPINCO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Compare and increment ordinal"},
    {"mnemonic": "CMPDECO", "operands": "dst, src1, src2", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "condition_code", "notes": "Compare and decrement ordinal"},
    {"mnemonic": "TESTE", "operands": "dst", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Test equal"},
    {"mnemonic": "TESTNE", "operands": "dst", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Test not equal"},
    {"mnemonic": "B", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch unconditional. CTRL class"},
    {"mnemonic": "BX", "operands": "reg", "bytes": 4, "cycles": 3, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch indirect"},
    {"mnemonic": "BE", "operands": "target", "bytes": 4, "cycles": 1, "cycles_note": "0 if predicted + parallel issued", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal. CTRL class, can execute in parallel with REG+MEM"},
    {"mnemonic": "BNE", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BL", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if less"},
    {"mnemonic": "BLE", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if less or equal"},
    {"mnemonic": "BG", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if greater"},
    {"mnemonic": "BGE", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if greater or equal"},
    {"mnemonic": "CALL", "operands": "target", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Call with register frame save. Faster than i960KA/KB"},
    {"mnemonic": "CALLX", "operands": "reg", "bytes": 4, "cycles": 6, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Call indirect"},
    {"mnemonic": "BAL", "operands": "target", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch and link (leaf). CTRL class"},
    {"mnemonic": "BALX", "operands": "reg, link", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch and link indirect"},
    {"mnemonic": "RET", "operands": "", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return. Faster register frame restore"},
    {"mnemonic": "FLUSHREG", "operands": "", "bytes": 4, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Flush register cache"},
    {"mnemonic": "ATADD", "operands": "dst, src1, src2", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Atomic add"},
    {"mnemonic": "ATMOD", "operands": "dst, mask, src", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Atomic modify"},
    {"mnemonic": "SYNLD", "operands": "dst, src", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "memory", "flags_affected": "condition_code", "notes": "Synchronous load. CA new"},
    {"mnemonic": "SYNMOV", "operands": "dst, src", "bytes": 4, "cycles": 6, "category": "special", "addressing_mode": "memory", "flags_affected": "condition_code", "notes": "Synchronous move (16 bytes). CA new"},
    {"mnemonic": "SYNMOVL", "operands": "dst, src", "bytes": 4, "cycles": 6, "category": "special", "addressing_mode": "memory", "flags_affected": "condition_code", "notes": "Synchronous move long. CA new"},
    {"mnemonic": "SYNMOVQ", "operands": "dst, src", "bytes": 4, "cycles": 6, "category": "special", "addressing_mode": "memory", "flags_affected": "condition_code", "notes": "Synchronous move quad. CA new"},
    {"mnemonic": "DMOVT", "operands": "dst, src", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "DMA data move transfer. CA new"},
    {"mnemonic": "CONDREC", "operands": "dst, src", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "memory", "flags_affected": "condition_code", "notes": "Conditional receive. CA new"},
    {"mnemonic": "RECEIVE", "operands": "dst, src", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Receive. CA new"},
    {"mnemonic": "INTCTL", "operands": "", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Interrupt control"},
    {"mnemonic": "NOP", "operands": "", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation. Can fill CTRL slot"}
  ]
}
