
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017238                       # Number of seconds simulated
sim_ticks                                 17237783918                       # Number of ticks simulated
final_tick                                17237783918                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71936                       # Simulator instruction rate (inst/s)
host_op_rate                                   118242                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100086831                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   172.23                       # Real time elapsed on the host
sim_insts                                    12389443                       # Number of instructions simulated
sim_ops                                      20364675                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19102                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4017222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          66904192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70921413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4017222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4017222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4017222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66904192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70921413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17237592489                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    723.488152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   532.268093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.476173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          196     11.61%     11.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          148      8.77%     20.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98      5.81%     26.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      3.73%     29.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      3.02%     32.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      3.20%     36.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          161      9.54%     45.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      2.43%     48.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          876     51.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1688                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4017221.722317218315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66904191.715486384928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37525335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    527395423                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34681.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29267.23                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    206758258                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               564920758                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95510000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10823.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29573.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        70.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     902397.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6190380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3286470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66673320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         100800960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            129315900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5455200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       408265350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        33711360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3836830920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4590529860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            266.306265                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          16939898921                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5691341                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      42640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15956881983                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     87786116                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     249504221                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    895280257                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5904780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3119490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69714960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105103440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            134187120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       441572730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23869920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3819685620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4609318860                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            267.396255                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          16927196773                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6965286                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  15896947137                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     62156667                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     258915807                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    968339021                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2356248                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2356248                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8327                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2336845                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1890                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                418                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2336845                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294153                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42692                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4705                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      192725                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212960                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2292                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41097                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      171772                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           154                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25843755                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             201777                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12675126                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2356248                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296043                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25570244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16790                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           401                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    171713                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2430                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25781139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.810635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.355195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 22932921     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8128      0.03%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3759      0.01%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70551      0.27%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   304765      1.18%     90.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69900      0.27%     90.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10070      0.04%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5550      0.02%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2375495      9.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25781139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.091173                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.490452                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   905434                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22239896                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    723988                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1903426                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8395                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20807107                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8395                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1343763                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6890168                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2427                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2171463                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15364923                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20765203                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1832                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  57697                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    189                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14865636                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30050109                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51379432                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28127984                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4392041                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547072                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   503037                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 95                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9265257                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204545                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217939                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1073                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              183                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20695670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 131                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20593759                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2916                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          331125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       465589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             87                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25781139                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.798792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.806304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20491509     79.48%     79.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              856670      3.32%     82.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1022584      3.97%     86.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              222137      0.86%     87.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              657355      2.55%     90.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1064082      4.13%     94.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1253415      4.86%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              151906      0.59%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61481      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25781139                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   48806     18.14%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78075     29.02%     47.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78105     29.03%     76.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62485     23.23%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    997      0.37%     99.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   495      0.18%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                28      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               41      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4069      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16672273     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1253      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1214      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 335      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500509      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126114      0.61%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126262      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750701      3.65%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                366      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69741      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213426     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127031      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            459      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20593759                       # Type of FU issued
system.cpu.iq.rate                           0.796856                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      269032                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013064                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63008029                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19012168                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18555107                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232576                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2014801                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006163                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18633106                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225616                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2444                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43164                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9360                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8395                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  352743                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6462308                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20695801                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               360                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204545                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217939                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 78                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    947                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6461144                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2228                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8507                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10735                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20574989                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                192656                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18770                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405611                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306767                       # Number of branches executed
system.cpu.iew.exec_stores                    2212955                       # Number of stores executed
system.cpu.iew.exec_rate                     0.796130                       # Inst execution rate
system.cpu.iew.wb_sent                       20566965                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20561270                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11851117                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17993770                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.795599                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.658623                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          332252                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8361                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25731721                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.791423                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.865199                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20478884     79.59%     79.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       789974      3.07%     82.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1006460      3.91%     86.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1066251      4.14%     90.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37796      0.15%     90.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1522870      5.92%     96.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18565      0.07%     96.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1264      0.00%     96.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       809657      3.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25731721                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389443                       # Number of instructions committed
system.cpu.commit.committedOps               20364675                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369960                       # Number of memory references committed
system.cpu.commit.loads                        161381                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486083                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488742     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35571      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208195     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364675                       # Class of committed instruction
system.cpu.commit.bw_lim_events                809657                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45618991                       # The number of ROB reads
system.cpu.rob.rob_writes                    41443842                       # The number of ROB writes
system.cpu.timesIdled                             672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           62616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389443                       # Number of Instructions Simulated
system.cpu.committedOps                      20364675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.085950                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.085950                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.479398                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.479398                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27789414                       # number of integer regfile reads
system.cpu.int_regfile_writes                14039828                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384611                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005302                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11552950                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13741345                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7040322                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           961.340286                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2337880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781749                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.990576                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   961.340286                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.938809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.938809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          968                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          909                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19955893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19955893                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       111267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111267                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1444864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1444864                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1556131                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1556131                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1556131                       # number of overall hits
system.cpu.dcache.overall_hits::total         1556131                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76922                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76922                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       763715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763715                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       840637                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         840637                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       840637                       # number of overall misses
system.cpu.dcache.overall_misses::total        840637                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1923636004                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1923636004                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14598357530                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14598357530                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16521993534                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16521993534                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16521993534                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16521993534                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208579                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2396768                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2396768                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2396768                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2396768                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.408749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.408749                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345795                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.350738                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.350738                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.350738                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.350738                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25007.618159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25007.618159                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19114.928383                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19114.928383                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19654.135535                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19654.135535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19654.135535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19654.135535                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10588                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               219                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.347032                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778791                       # number of writebacks
system.cpu.dcache.writebacks::total            778791                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58881                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58888                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58888                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58888                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18041                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       763708                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       763708                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       781749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781749                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781749                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    433590687                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    433590687                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13579226886                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13579226886                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14012817573                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14012817573                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14012817573                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14012817573                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.326168                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.326168                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.326168                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.326168                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24033.628236                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24033.628236                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17780.652928                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17780.652928                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17924.957465                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17924.957465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17924.957465                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17924.957465                       # average overall mshr miss latency
system.cpu.dcache.replacements                 415312                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           757.371529                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1098                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            156.049180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   757.371529                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.739621                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.739621                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          849                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          628                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.829102                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            344522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           344522                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170244                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170244                       # number of overall hits
system.cpu.icache.overall_hits::total          170244                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1468                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1468                       # number of overall misses
system.cpu.icache.overall_misses::total          1468                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    129174554                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    129174554                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    129174554                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    129174554                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    129174554                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    129174554                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       171712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171712                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008549                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008549                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008549                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008549                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008549                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008549                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87993.565395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87993.565395                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87993.565395                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87993.565395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87993.565395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87993.565395                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          652                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          249                       # number of writebacks
system.cpu.icache.writebacks::total               249                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          370                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          370                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          370                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          370                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          370                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1098                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1098                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1098                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1098                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1098                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1098                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98961455                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98961455                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98961455                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98961455                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98961455                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98961455                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006394                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006394                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006394                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006394                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006394                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90128.829690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90128.829690                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90128.829690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90128.829690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90128.829690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90128.829690                       # average overall mshr miss latency
system.cpu.icache.replacements                    249                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17715.431279                       # Cycle average of tags in use
system.l2.tags.total_refs                     1563867                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.869281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       860.140556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16855.290723                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.514383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.540632                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18863                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582947                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12530046                       # Number of tag accesses
system.l2.tags.data_accesses                 12530046                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       778791                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778791                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          248                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              248                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            747638                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                747638                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16090                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               763728                       # number of demand (read+write) hits
system.l2.demand_hits::total                   763744                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              763728                       # number of overall hits
system.l2.overall_hits::total                  763744                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16070                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1082                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1951                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18021                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19103                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1082                       # number of overall misses
system.l2.overall_misses::.cpu.data             18021                       # number of overall misses
system.l2.overall_misses::total                 19103                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1339627479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1339627479                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96514233                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96514233                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    172025303                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    172025303                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     96514233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1511652782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1608167015                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96514233                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1511652782                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1608167015                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       778791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          248                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        763708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            763708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782847                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782847                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021042                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985428                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.108143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108143                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024402                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024402                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83362.008650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83362.008650                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89199.845656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89199.845656                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88172.887237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88172.887237                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 89199.845656                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83882.846790                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84184.003298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89199.845656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83882.846790                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84184.003298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16070                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1082                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1950                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19102                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19102                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1125253679                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1125253679                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82080353                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82080353                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    145409335                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    145409335                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     82080353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1270663014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1352743367                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82080353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1270663014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1352743367                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021042                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985428                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.108087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108087                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985428                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985428                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024401                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70022.008650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70022.008650                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75859.845656                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75859.845656                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74568.889744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74568.889744                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75859.845656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70514.040733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70816.844676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75859.845656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70514.040733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70816.844676                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3032                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16070                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16070                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3032                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19102                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12741034                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           74515725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1563877                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       781035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17237783918                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          249                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1990                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           763708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          763708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1098                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18041                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2344279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2346724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99874560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99960768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           782847                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004229                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782833    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             782847                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2082345319                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2197098                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1564280415                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
