module top_module (
    input clk,
    input [7:0] in,
    output [7:0] anyedge
);
    reg [7:0] delayed;
    always @(posedge clk) begin
       delayed<=in;
        anyedge<=delayed^in;
    end
endmodule
