// Library - IO_CELLS_JIC3V, Cell - ICPC, View - cmos_sch
// LAST TIME SAVED: Nov 16 02:00:25 2021
// NETLIST TIME: Feb 12 01:23:41 2024
`timescale 1ns / 1ps 

`worklib IO_CELLS_JIC3V
`view cmos_sch

(* cds_ams_schematic *) 
(* dfII_lib="IO_CELLS_JIC3V", dfII_cell="ICPC", dfII_view="cmos_sch", worklib_name="IO_CELLS_JIC3V", view_name="cmos_sch", last_save_time="Nov 16 02:00:25 2021" *)

module ICPC (PO, Y, GNDI, GNDOI, GNDRI, PAD, PI, PSUB, VDD3I, VDDOI, 
    VDDRI);

output  PO, Y;

input  GNDI, GNDOI, GNDRI, PAD, PI, PSUB, VDD3I, VDDOI, VDDRI;


jio_ipdio_pc I5 ( .PSUB(PSUB), .DNWR(VDDRI), .PWIR(GNDRI));

jio_opdio_pc I6 ( .VDN(VDDOI), .PSUB(PSUB), .NW(VDDOI), .DNLW(VDD3I), 
    .DNW(VDDOI), .PWI(GNDOI), .LPWI(GNDI));

jio_ndtr_pc I4 ( .YN(net12), .PI(PI), .PO(PO), .VDD(VDD3I), .Y(Y), 
    .VDDR(VDDRI), .GNDR(GNDRI), .GND(GNDI));

jio_bufc_pc I3 ( .A(net13), .Y(net12), .VDDR(VDDRI), .GNDR(GNDRI));

jio_esd1_pc I1 ( .Y(net13), .A(PAD), .GNDO(GNDOI), .VDDR(VDDRI), 
    .GNDR(GNDRI), .VDDO(VDDOI), .PSUB(PSUB));

endmodule
